{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587650353846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587650353846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 08:59:13 2020 " "Processing started: Thu Apr 23 08:59:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587650353846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587650353846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum3bcc -c sum3bcc --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum3bcc -c sum3bcc --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587650353846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587650354314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587650354314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1bcc.v 1 1 " "Found 1 design units, including 1 entities, in source file sum1bcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1bcc " "Found entity 1: sum1bcc" {  } { { "sum1bcc.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/sum1bcc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587650366545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587650366545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum3bcc.v 1 1 " "Found 1 design units, including 1 entities, in source file sum3bcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum3bcc " "Found entity 1: sum3bcc" {  } { { "sum3bcc.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/sum3bcc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587650366545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587650366545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587650366545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587650366545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587650366576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testbench.v(24) " "Verilog HDL assignment warning at testbench.v(24): truncated value with size 32 to match size of target (3)" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testbench.v(22) " "Verilog HDL assignment warning at testbench.v(22): truncated value with size 32 to match size of target (3)" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366576 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366592 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366607 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366623 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366638 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366654 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366670 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366685 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366701 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366716 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366732 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366748 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366763 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366779 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366794 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366810 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366826 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366841 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366857 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366872 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366888 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366904 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366919 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366935 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366950 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366966 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366982 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650366997 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367013 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367028 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367044 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367060 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367075 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367091 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367106 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367122 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367138 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367153 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367169 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367184 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367200 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367216 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367231 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367247 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 2 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 2 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 3 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 3 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 4 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 4 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 5 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 5 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 6 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 6 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 7 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 7 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 0 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 0 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 0 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 0 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 1 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 1 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 2 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 2 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 3 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 3 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 4 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 4 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 5 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 5 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 6 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 6 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "el valor de 1 + 7 =  0 testbench.v(25) " "Verilog HDL Display System Task info at testbench.v(25): el valor de 1 + 7 =  0" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1587650367262 "|testbench"}
{ "Error" "EVRFX_VERI_INFINITE_LOOP" "5000 testbench.v(22) " "Verilog HDL Loop error at testbench.v(22): loop must terminate within 5000 iterations" {  } { { "testbench.v" "" { Text "D:/QUARTUS/GitHub/lab05-grupo15_/alu/src/sum3bcc/testbench.v" 22 0 0 } }  } 0 10106 "Verilog HDL Loop error at %2!s!: loop must terminate within %1!d! iterations" 0 0 "Design Software" 0 -1 1587650367262 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1587650367262 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587650367481 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 23 08:59:27 2020 " "Processing ended: Thu Apr 23 08:59:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587650367481 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587650367481 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587650367481 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587650367481 ""}
