// Seed: 156588727
module module_0 ();
  always id_1 = 1'b0;
  id_2(
      1, 1
  );
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  tri1 id_3, id_4;
  module_0 modCall_1 ();
  id_5 :
  assert property (@(posedge 1) id_0)
    if (1 > id_3) id_5 = id_5;
    else id_1 <= id_5;
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri id_4,
    input wire id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri id_8,
    output uwire id_9,
    output wor id_10,
    input uwire id_11,
    input wor id_12,
    input tri id_13,
    input tri id_14,
    input supply0 id_15,
    output uwire id_16,
    input wand id_17,
    input tri0 id_18,
    output tri1 id_19,
    input tri0 id_20,
    input tri0 id_21
);
  assign id_9 = id_20;
  wire id_23;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_24;
  wire id_25;
endmodule
