// Seed: 4031998697
module module_0 ();
  wire id_1;
  tri1 id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  initial id_6 = 1 == 1;
endmodule
module module_1 (
    input logic id_0,
    output tri id_1
    , id_9,
    output wor id_2,
    output wor id_3
    , id_10,
    input wire id_4,
    output supply1 id_5,
    input wor id_6,
    output wor id_7
);
  initial begin
    id_9 <= 1;
    id_9 <= 1;
  end
  wire id_11;
  wire id_12;
  assign id_9 = id_0;
  module_0();
endmodule
