<stg><name>Linear_layer_qkv_Pipeline_l_j_init</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_init = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_init"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i10 0, i10 %j_init

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc20:0 %j_init_1 = load i10 %j_init

]]></Node>
<StgValue><ssdm name="j_init_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc20:1 %icmp_ln29 = icmp_eq  i10 %j_init_1, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc20:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc20:3 %add_ln29 = add i10 %j_init_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc20:4 %br_ln29 = br i1 %icmp_ln29, void %for.inc20.split, void %for.inc43.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="10">
<![CDATA[
for.inc20.split:0 %zext_ln29 = zext i10 %j_init_1

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc20.split:1 %specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35

]]></Node>
<StgValue><ssdm name="specpipeline_ln30"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc20.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.split:3 %v7_addr = getelementptr i32 %v7, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="v7_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc20.split:4 %store_ln31 = store i32 0, i10 %v7_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20.split:5 %store_ln29 = store i10 %add_ln29, i10 %j_init

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.split:6 %br_ln29 = br void %for.inc20

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
for.inc43.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="v7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="j_init" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="store_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="j_init" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="j_init" to="j_init_1" fromId="4" toId="7">
</dataflow>
<dataflow id="33" from="j_init_1" to="icmp_ln29" fromId="7" toId="8">
</dataflow>
<dataflow id="35" from="StgValue_34" to="icmp_ln29" fromId="34" toId="8">
</dataflow>
<dataflow id="37" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="36" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_38" to="empty" fromId="38" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_38" to="empty" fromId="38" toId="9">
</dataflow>
<dataflow id="41" from="StgValue_38" to="empty" fromId="38" toId="9">
</dataflow>
<dataflow id="42" from="j_init_1" to="add_ln29" fromId="7" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_43" to="add_ln29" fromId="43" toId="10">
</dataflow>
<dataflow id="45" from="icmp_ln29" to="br_ln29" fromId="8" toId="11">
</dataflow>
<dataflow id="46" from="j_init_1" to="zext_ln29" fromId="7" toId="12">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecPipeline" to="specpipeline_ln30" fromId="47" toId="13">
</dataflow>
<dataflow id="49" from="StgValue_27" to="specpipeline_ln30" fromId="27" toId="13">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specpipeline_ln30" fromId="50" toId="13">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specpipeline_ln30" fromId="50" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_50" to="specpipeline_ln30" fromId="50" toId="13">
</dataflow>
<dataflow id="55" from="empty_35" to="specpipeline_ln30" fromId="54" toId="13">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="56" toId="14">
</dataflow>
<dataflow id="59" from="empty_17" to="specloopname_ln29" fromId="58" toId="14">
</dataflow>
<dataflow id="60" from="v7" to="v7_addr" fromId="26" toId="15">
</dataflow>
<dataflow id="62" from="StgValue_61" to="v7_addr" fromId="61" toId="15">
</dataflow>
<dataflow id="63" from="zext_ln29" to="v7_addr" fromId="12" toId="15">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln31" fromId="64" toId="16">
</dataflow>
<dataflow id="66" from="v7_addr" to="store_ln31" fromId="15" toId="16">
</dataflow>
<dataflow id="67" from="add_ln29" to="store_ln29" fromId="10" toId="17">
</dataflow>
<dataflow id="68" from="j_init" to="store_ln29" fromId="4" toId="17">
</dataflow>
<dataflow id="69" from="icmp_ln29" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
