

================================================================
== Vitis HLS Report for 'fxp_sqrt_top'
================================================================
* Date:           Mon Oct 13 18:50:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fxp_sqrt_top
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  9.081 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       33|       33|  33.000 us|  33.000 us|   34|   34|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                  |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58  |fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1  |       31|       31|  31.000 us|  31.000 us|   30|   30|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      96|    422|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     17|    -|
|Register         |        -|    -|     116|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     212|    541|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58  |fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1  |        0|   0|  96|  422|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |Total                                             |                                        |        0|   0|  96|  422|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln118_fu_90_p2   |         +|   0|  0|  36|          29|           1|
    |icmp_ln117_fu_84_p2  |      icmp|   0|  0|  38|          31|           1|
    |ap_return            |    select|   0|  0|  28|           1|          28|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 102|          61|          30|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   3|   0|    3|          0|
    |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |p_v_loc_fu_44                                                  |  28|   0|   28|          0|
    |q_1_loc_fu_40                                                  |  29|   0|   29|          0|
    |s_1_reg_132                                                    |  24|   0|   28|          4|
    |s_5_loc_fu_48                                                  |  31|   0|   31|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 116|   0|  120|          4|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_return  |  out|   28|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|in_val     |   in|   24|     ap_none|        in_val|       pointer|
+-----------+-----+-----+------------+--------------+--------------+

