WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 34 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 34 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500047 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 9240272 heartbeat IPC: 1.48363 cumulative IPC: 1.48363 (Simulation time: 0 hr 1 min 37 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 16185646 heartbeat IPC: 1.43981 cumulative IPC: 1.4614 (Simulation time: 0 hr 2 min 49 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 23077259 heartbeat IPC: 1.45104 cumulative IPC: 1.45793 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 30201018 heartbeat IPC: 1.40376 cumulative IPC: 1.444 (Simulation time: 0 hr 4 min 26 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 37066979 heartbeat IPC: 1.45647 cumulative IPC: 1.44647 (Simulation time: 0 hr 5 min 5 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 34566937 cumulative IPC: 1.44647 (Simulation time: 0 hr 5 min 5 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 34566937 (Simulation time: 0 hr 5 min 5 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.44647 instructions: 50000002 cycles: 34566937
CPU 0 Branch Prediction Accuracy: 96.5202% MPKI: 9.7045 Average ROB Occupancy at Mispredict: 72.7981
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.7045
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     765033  HIT:     702112  MISS:      62921
LLC LOAD         ACCESS:     757722  HIT:     695791  MISS:      61931
LLC RFO          ACCESS:       4501  HIT:       3655  MISS:        846
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       2754  HIT:       2644  MISS:        110
LLC TRANSLATION  ACCESS:         56  HIT:         22  MISS:         34
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 87.2128 cycles
cpu0_DTLB TOTAL       ACCESS:   12235898  HIT:   10258090  MISS:    1977808
cpu0_DTLB LOAD         ACCESS:   12235898  HIT:   10258090  MISS:    1977808
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.38314 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14035131  HIT:    9657146  MISS:    4377985
cpu0_L1D LOAD         ACCESS:   13378798  HIT:    9214716  MISS:    4164082
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:     656260  HIT:     442430  MISS:     213830
cpu0_L1D TRANSLATION  ACCESS:         73  HIT:          0  MISS:         73
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.65374 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1626764  HIT:     863716  MISS:     763048
cpu0_L2C LOAD         ACCESS:    1433729  HIT:     676008  MISS:     757721
cpu0_L2C RFO          ACCESS:     176371  HIT:     171870  MISS:       4501
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      16604  HIT:      15834  MISS:        770
cpu0_L2C TRANSLATION  ACCESS:         60  HIT:          4  MISS:         56
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 27.2538 cycles
cpu0_STLB TOTAL       ACCESS:    1076606  HIT:    1076546  MISS:         60
cpu0_STLB LOAD         ACCESS:    1076606  HIT:    1076546  MISS:         60
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 389 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      51353
  ROW_BUFFER_MISS:      11458
 AVG DBUS CONGESTED CYCLE:    3.73455
 WQ ROW_BUFFER_HIT:          2
  ROW_BUFFER_MISS:         14  FULL:          0

