DIFF_CLK=CLK_P,CLK_N
FPGA_CFG=FPGA_DIN,FPGA_CCLK,FPGA_PROG_B,FPGA_DONE,FPGA_INIT_B
FPGA_THERM=DXP,DXN
I2C=SDA,SCL
JTAG4=TDI,TDO,TCK,TMS
LVDS_PORT=LVDS6_N,LVDS6_P,LVDS5_N,LVDS5_P,LVDS4_N,LVDS4_P,LVDS3_N,LVDS3_P,LVDS2_N,LVDS2_P,LVDS1_N,LVDS1_P,LVDS0_N,LVDS0_P
MEZZ_LVDS=MEZZ_LVDS0_N,MEZZ_LVDS0_P,MEZZ_LVDS1_N,MEZZ_LVDS1_P,MEZZ_LVDS2_N,MEZZ_LVDS2_P,MEZZ_LVDS3_N,MEZZ_LVDS3_P,MEZZ_LVDS4_N,MEZZ_LVDS4_P,MEZZ_LVDS5_N,MEZZ_LVDS5_P,MEZZ_LVDS6_N,MEZZ_LVDS6_P,MEZZ_LVDS7_N,MEZZ_LVDS7_P
SPI=CSB,MOSI,CLK,MISO
WR_I2C_CTRL=SI5324_RST,SI5324_INT_ALM,Main_DCXO_OE,Main_DCXO_SDA,Main_DCXO_SCL,CLK_SEL,Helper_DCXO_OE,Helper_DCXO_SDA,Helper_DCXO_SCL
