// Seed: 2659587732
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    output reg id_0,
    input id_1
);
  supply0 id_2;
  always @(1 or 1) begin
    id_0 <= id_1 ^ id_1;
  end
  tri1 id_3;
  integer id_4 = 1;
  logic id_5;
  logic id_6;
  logic id_7;
  assign id_2 = id_3;
  wor id_8;
  assign id_8[1] = !id_2[1'b0];
  logic id_9;
endmodule
