

================================================================
== Vitis HLS Report for 'decode_regular_Pipeline_VITIS_LOOP_53_1'
================================================================
* Date:           Sun May  7 10:30:18 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    211|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     157|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     157|    320|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln14_fu_329_p2     |         +|   0|  0|   14|           9|           2|
    |add_ln16_fu_279_p2     |         +|   0|  0|   15|           8|           2|
    |add_ln6_fu_298_p2      |         +|   0|  0|   39|          32|           1|
    |ap_condition_332       |       and|   0|  0|    2|           1|           1|
    |ap_condition_337       |       and|   0|  0|    2|           1|           1|
    |ap_condition_340       |       and|   0|  0|    2|           1|           1|
    |icmp_ln1072_fu_252_p2  |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln13_fu_273_p2    |      icmp|   0|  0|   11|           8|           1|
    |retVal_19_fu_339_p2    |      lshr|   0|  0|  100|          32|          32|
    |or_ln1543_fu_393_p2    |        or|   0|  0|    9|           9|           9|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  211|         126|          53|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |aligned_word_fu_104                     |   9|          2|    8|         16|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_write_flag2_1_phi_fu_197_p4  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_val_reg_205        |  14|          3|    9|         27|
    |empty_53_fu_88                          |   9|          2|   32|         64|
    |ret_8_fu_92                             |   9|          2|   32|         64|
    |state_bstate_currIdx_0_fu_100           |   9|          2|   32|         64|
    |state_bstate_n_bits_held_0_fu_96        |  14|          3|    8|         24|
    |write_flag2_1_reg_192                   |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 109|         24|  126|        269|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |aligned_word_fu_104                      |   8|   0|    8|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_val_reg_205         |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter2_val_reg_205         |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter3_val_reg_205         |   9|   0|    9|          0|
    |empty_53_fu_88                           |  32|   0|   32|          0|
    |icmp_ln1072_reg_483                      |   1|   0|    1|          0|
    |icmp_ln1072_reg_483_pp0_iter2_reg        |   1|   0|    1|          0|
    |icmp_ln13_reg_492                        |   1|   0|    1|          0|
    |ret_8_fu_92                              |  32|   0|   32|          0|
    |state_bstate_currIdx_0_fu_100            |  32|   0|   32|          0|
    |state_bstate_n_bits_held_0_fu_96         |   8|   0|    8|          0|
    |state_bstate_n_bits_held_0_load_reg_487  |   8|   0|    8|          0|
    |write_flag2_1_reg_192                    |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 157|   0|  157|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|  decode_regular_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|  decode_regular_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|  decode_regular_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|  decode_regular_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|  decode_regular_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|  decode_regular_Pipeline_VITIS_LOOP_53_1|  return value|
|p_read5                                      |   in|    8|     ap_none|                                  p_read5|        scalar|
|p_read4                                      |   in|    8|     ap_none|                                  p_read4|        scalar|
|write_flag2_0                                |   in|    1|     ap_none|                            write_flag2_0|        scalar|
|p_read1                                      |   in|   32|     ap_none|                                  p_read1|        scalar|
|empty_41                                     |   in|   32|     ap_none|                                 empty_41|        scalar|
|empty                                        |   in|   32|     ap_none|                                    empty|        scalar|
|bStream_address0                             |  out|    3|   ap_memory|                                  bStream|         array|
|bStream_ce0                                  |  out|    1|   ap_memory|                                  bStream|         array|
|bStream_q0                                   |   in|    8|   ap_memory|                                  bStream|         array|
|state_bstate_held_aligned_word_0_out         |  out|    8|      ap_vld|     state_bstate_held_aligned_word_0_out|       pointer|
|state_bstate_held_aligned_word_0_out_ap_vld  |  out|    1|      ap_vld|     state_bstate_held_aligned_word_0_out|       pointer|
|state_bstate_n_bits_held_0_out               |  out|    8|      ap_vld|           state_bstate_n_bits_held_0_out|       pointer|
|state_bstate_n_bits_held_0_out_ap_vld        |  out|    1|      ap_vld|           state_bstate_n_bits_held_0_out|       pointer|
|write_flag2_1_out                            |  out|    1|      ap_vld|                        write_flag2_1_out|       pointer|
|write_flag2_1_out_ap_vld                     |  out|    1|      ap_vld|                        write_flag2_1_out|       pointer|
|state_bstate_currIdx_0_out                   |  out|   32|      ap_vld|               state_bstate_currIdx_0_out|       pointer|
|state_bstate_currIdx_0_out_ap_vld            |  out|    1|      ap_vld|               state_bstate_currIdx_0_out|       pointer|
|state_ivlOffset_1_out                        |  out|   32|      ap_vld|                    state_ivlOffset_1_out|       pointer|
|state_ivlOffset_1_out_ap_vld                 |  out|    1|      ap_vld|                    state_ivlOffset_1_out|       pointer|
|baeState_0_constprop                         |  out|   32|      ap_vld|                     baeState_0_constprop|       pointer|
|baeState_0_constprop_ap_vld                  |  out|    1|      ap_vld|                     baeState_0_constprop|       pointer|
+---------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

