
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v
# synth_design -part xc7z020clg484-3 -top inverse_winograd_2 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top inverse_winograd_2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 74567 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.539 ; gain = 27.895 ; free physical = 224175 ; free virtual = 290730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'inverse_winograd_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'inverse_winograd_adder_30_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:602]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_2_0_reg' and it is trimmed from '33' to '30' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:626]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_1_0_reg' and it is trimmed from '33' to '30' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:624]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_0_0_reg' and it is trimmed from '33' to '30' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:621]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_0_1_reg' and it is trimmed from '33' to '30' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:622]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_1_1_reg' and it is trimmed from '33' to '30' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:625]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_0_2_reg' and it is trimmed from '33' to '30' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:623]
INFO: [Synth 8-6155] done synthesizing module 'inverse_winograd_adder_30_3' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:602]
INFO: [Synth 8-6155] done synthesizing module 'inverse_winograd_2' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 224005 ; free virtual = 290561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 224047 ; free virtual = 290603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.305 ; gain = 80.660 ; free physical = 224049 ; free virtual = 290605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'inverse_winograd_2'
INFO: [Synth 8-5544] ROM "serialize_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                              000
                  iSTATE |                               01 |                              010
                 iSTATE0 |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'inverse_winograd_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1564.543 ; gain = 90.898 ; free physical = 223983 ; free virtual = 290539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 40    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 196   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inverse_winograd_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 148   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module inverse_winograd_adder_30_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 5     
+---Registers : 
	               30 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[1]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_1_reg[1]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[2]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[3]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[4]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[5]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[6]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[7]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[8]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[9]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[10]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[11]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[12]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[13]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[14]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[15]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[16]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[17]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[18]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[19]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[20]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[21]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[22]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[23]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[24]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[24]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[25]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[25]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[26]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[26]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[27]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[28]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA3/pipeline_0_0_reg[29]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_2_reg[1] )
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[1]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[2]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[3]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[4]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[5]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[6]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[7]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[8]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[9]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[10]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[11]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[12]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[13]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[14]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[15]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[16]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[17]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[18]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[19]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[20]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[21]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[22]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[23]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[24]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[24]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[25]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[25]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[26]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[26]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[27]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[28]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_0_reg[29]' (FD) to 'inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[1]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[2]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[3]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[4]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[5]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[6]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[7]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[8]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[9]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[10]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[11]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[12]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[13]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[14]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[15]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[16]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[17]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[18]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[19]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[20]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[21]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[22]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[23]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[24]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[24]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[25]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[25]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[26]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[26]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[27]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[28]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT3/pipeline_0_0_reg[29]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_0_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[1] )
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[3]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[4]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[5]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[6]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[7]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[8]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[9]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[10]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[11]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[12]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[13]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[14]' (FD) to 'inverse_winograd_adder_30_3_inst_IWAT0/pipeline_0_2_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWA2/pipeline_1_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWAT2/pipeline_1_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWA2/pipeline_0_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWA1/pipeline_0_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWAT2/pipeline_0_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWAT1/pipeline_0_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWA2/pipeline_1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWA1/pipeline_1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWAT2/pipeline_1_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inverse_winograd_adder_30_3_inst_IWAT1/pipeline_1_1_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223825 ; free virtual = 290385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223824 ; free virtual = 290383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223818 ; free virtual = 290378
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223826 ; free virtual = 290386
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223826 ; free virtual = 290386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223826 ; free virtual = 290385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223826 ; free virtual = 290385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223828 ; free virtual = 290388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223826 ; free virtual = 290385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|inverse_winograd_2 | result_reg_26_0_reg[29] | 27     | 17    | NO           | YES                | YES               | 0      | 17      | 
|inverse_winograd_2 | result_reg_26_1_reg[29] | 27     | 17    | NO           | YES                | YES               | 0      | 17      | 
|inverse_winograd_2 | result_reg_26_2_reg[29] | 27     | 17    | NO           | YES                | YES               | 0      | 17      | 
|inverse_winograd_2 | result_reg_26_3_reg[29] | 27     | 17    | NO           | YES                | YES               | 0      | 17      | 
|inverse_winograd_2 | out_valid_26_reg        | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+-------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   269|
|2     |LUT1    |   193|
|3     |LUT2    |   892|
|4     |LUT3    |     1|
|5     |LUT4    |   542|
|6     |LUT5    |     7|
|7     |SRLC32E |    69|
|8     |FDRE    |  2590|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------------+------------------------------+------+
|      |Instance                                 |Module                        |Cells |
+------+-----------------------------------------+------------------------------+------+
|1     |top                                      |                              |  4563|
|2     |  inverse_winograd_adder_30_3_inst_IWA0  |inverse_winograd_adder_30_3   |   362|
|3     |  inverse_winograd_adder_30_3_inst_IWA1  |inverse_winograd_adder_30_3_0 |   423|
|4     |  inverse_winograd_adder_30_3_inst_IWA2  |inverse_winograd_adder_30_3_1 |   287|
|5     |  inverse_winograd_adder_30_3_inst_IWA3  |inverse_winograd_adder_30_3_2 |   329|
|6     |  inverse_winograd_adder_30_3_inst_IWAT0 |inverse_winograd_adder_30_3_3 |   317|
|7     |  inverse_winograd_adder_30_3_inst_IWAT1 |inverse_winograd_adder_30_3_4 |   373|
|8     |  inverse_winograd_adder_30_3_inst_IWAT2 |inverse_winograd_adder_30_3_5 |   154|
|9     |  inverse_winograd_adder_30_3_inst_IWAT3 |inverse_winograd_adder_30_3_6 |   322|
+------+-----------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223826 ; free virtual = 290385
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223828 ; free virtual = 290388
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1753.332 ; gain = 279.688 ; free physical = 223833 ; free virtual = 290393
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.488 ; gain = 0.000 ; free physical = 223736 ; free virtual = 290295
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1860.488 ; gain = 386.941 ; free physical = 223787 ; free virtual = 290347
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.145 ; gain = 563.656 ; free physical = 223293 ; free virtual = 289853
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.145 ; gain = 0.000 ; free physical = 223291 ; free virtual = 289851
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.156 ; gain = 0.000 ; free physical = 223273 ; free virtual = 289837
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2553.418 ; gain = 0.004 ; free physical = 223280 ; free virtual = 289841

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fa510303

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223281 ; free virtual = 289841

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fa510303

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223254 ; free virtual = 289814
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fa510303

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223256 ; free virtual = 289817
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a762238c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223261 ; free virtual = 289821
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a762238c

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223259 ; free virtual = 289819
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d6cc5ad3

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223261 ; free virtual = 289821
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d6cc5ad3

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223257 ; free virtual = 289817
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223255 ; free virtual = 289816
Ending Logic Optimization Task | Checksum: d6cc5ad3

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223255 ; free virtual = 289816

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d6cc5ad3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223247 ; free virtual = 289808

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d6cc5ad3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223247 ; free virtual = 289807

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223252 ; free virtual = 289812
Ending Netlist Obfuscation Task | Checksum: d6cc5ad3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.418 ; gain = 0.000 ; free physical = 223262 ; free virtual = 289822
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2553.418 ; gain = 0.004 ; free physical = 223261 ; free virtual = 289822
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d6cc5ad3
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module inverse_winograd_2 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2605.410 ; gain = 19.996 ; free physical = 223170 ; free virtual = 289730
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2610.410 ; gain = 5.000 ; free physical = 223175 ; free virtual = 289735
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.628 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2611.410 ; gain = 25.996 ; free physical = 223175 ; free virtual = 289735
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2802.586 ; gain = 191.180 ; free physical = 223133 ; free virtual = 289694
Power optimization passes: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2802.586 ; gain = 217.172 ; free physical = 223130 ; free virtual = 289690

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223197 ; free virtual = 289757


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design inverse_winograd_2 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 8 accepted clusters 8

Number of Slice Registers augmented: 0 newly gated: 68 Total: 2590
Number of SRLs augmented: 0  newly gated: 0 Total: 69
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/69 RAMS dropped: 0/0 Clusters dropped: 0/8 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: ae7dbadd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223125 ; free virtual = 289685
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: ae7dbadd
Power optimization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2802.586 ; gain = 249.168 ; free physical = 223193 ; free virtual = 289754
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27397760 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbb09ab8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223222 ; free virtual = 289783
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: cbb09ab8

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223220 ; free virtual = 289780
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: cbb09ab8

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223214 ; free virtual = 289775
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: cbb09ab8

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223227 ; free virtual = 289787
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cbb09ab8

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223224 ; free virtual = 289784

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223224 ; free virtual = 289784
Ending Netlist Obfuscation Task | Checksum: cbb09ab8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223223 ; free virtual = 289783
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223253 ; free virtual = 289813
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 589abf9c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223253 ; free virtual = 289813
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223257 ; free virtual = 289817

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3640aa79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223265 ; free virtual = 289826

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6c50055c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223263 ; free virtual = 289823

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6c50055c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223263 ; free virtual = 289823
Phase 1 Placer Initialization | Checksum: 6c50055c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223263 ; free virtual = 289823

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 52c8b0f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223247 ; free virtual = 289807

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223225 ; free virtual = 289786

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 3e1ccc98

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223228 ; free virtual = 289789
Phase 2 Global Placement | Checksum: 7a6a3e18

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223220 ; free virtual = 289781

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7a6a3e18

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223227 ; free virtual = 289787

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1529f180b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223241 ; free virtual = 289801

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b41f8de5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223241 ; free virtual = 289801

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c86446da

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223241 ; free virtual = 289801

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18cc90f1d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223235 ; free virtual = 289795

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1188afbc0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223236 ; free virtual = 289797

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 6ccfb0ab

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223236 ; free virtual = 289797
Phase 3 Detail Placement | Checksum: 6ccfb0ab

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223236 ; free virtual = 289797

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 8e5c2a81

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 8e5c2a81

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223238 ; free virtual = 289799
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.429. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 6080b6fe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223238 ; free virtual = 289799
Phase 4.1 Post Commit Optimization | Checksum: 6080b6fe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223238 ; free virtual = 289799

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6080b6fe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223239 ; free virtual = 289799

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 6080b6fe

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223239 ; free virtual = 289799

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223239 ; free virtual = 289799
Phase 4.4 Final Placement Cleanup | Checksum: 82dacc21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223239 ; free virtual = 289799
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 82dacc21

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223238 ; free virtual = 289798
Ending Placer Task | Checksum: 6b5aa146

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223255 ; free virtual = 289816
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223255 ; free virtual = 289815
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223223 ; free virtual = 289784
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223219 ; free virtual = 289781
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223200 ; free virtual = 289766
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 12bfe1aa ConstDB: 0 ShapeSum: 589abf9c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 12bc6d9e9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222890 ; free virtual = 289452
Post Restoration Checksum: NetGraph: cdd54396 NumContArr: 5df19653 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12bc6d9e9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222885 ; free virtual = 289448

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12bc6d9e9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222861 ; free virtual = 289424

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12bc6d9e9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222861 ; free virtual = 289424
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14d47e02e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222845 ; free virtual = 289407
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.481  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15e29af5c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222841 ; free virtual = 289404

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1956abe80

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222985 ; free virtual = 289548

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.511  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1680a520b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222979 ; free virtual = 289542
Phase 4 Rip-up And Reroute | Checksum: 1680a520b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222977 ; free virtual = 289540

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1680a520b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222975 ; free virtual = 289537

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1680a520b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222974 ; free virtual = 289536
Phase 5 Delay and Skew Optimization | Checksum: 1680a520b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222973 ; free virtual = 289535

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d2d630d0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222980 ; free virtual = 289542
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.511  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d2d630d0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222979 ; free virtual = 289541
Phase 6 Post Hold Fix | Checksum: 1d2d630d0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222979 ; free virtual = 289541

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.427048 %
  Global Horizontal Routing Utilization  = 0.548597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1afd4a3b9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222974 ; free virtual = 289537

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1afd4a3b9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222972 ; free virtual = 289534

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23420bc1a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222980 ; free virtual = 289543

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.511  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23420bc1a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 222992 ; free virtual = 289554
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223023 ; free virtual = 289586

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223022 ; free virtual = 289584
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223018 ; free virtual = 289581
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223011 ; free virtual = 289575
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2802.586 ; gain = 0.000 ; free physical = 223016 ; free virtual = 289585
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.973 ; gain = 0.000 ; free physical = 223087 ; free virtual = 289651
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 01:36:59 2022...
