//! **************************************************************************
// Written by: Map P.20131013 on Tue Jun 26 18:32:46 2018
//! **************************************************************************

SCHEMATIC START;
COMP "spi_sck" LOCATE = SITE "P43" LEVEL 1;
COMP "clk" LOCATE = SITE "P56" LEVEL 1;
COMP "avr_rx_busy" LOCATE = SITE "P39" LEVEL 1;
COMP "spi_miso" LOCATE = SITE "P45" LEVEL 1;
COMP "spi_mosi" LOCATE = SITE "P44" LEVEL 1;
COMP "led[0]" LOCATE = SITE "P134" LEVEL 1;
COMP "led[1]" LOCATE = SITE "P133" LEVEL 1;
COMP "led[2]" LOCATE = SITE "P132" LEVEL 1;
COMP "avr_rx" LOCATE = SITE "P59" LEVEL 1;
COMP "led[3]" LOCATE = SITE "P131" LEVEL 1;
COMP "spi_ss" LOCATE = SITE "P48" LEVEL 1;
COMP "led[4]" LOCATE = SITE "P127" LEVEL 1;
COMP "avr_tx" LOCATE = SITE "P55" LEVEL 1;
COMP "led[5]" LOCATE = SITE "P126" LEVEL 1;
COMP "led[6]" LOCATE = SITE "P124" LEVEL 1;
COMP "rst_n" LOCATE = SITE "P38" LEVEL 1;
COMP "led[7]" LOCATE = SITE "P123" LEVEL 1;
COMP "slow_clk" LOCATE = SITE "P50" LEVEL 1;
COMP "spi_channel[0]" LOCATE = SITE "P46" LEVEL 1;
COMP "spi_channel[1]" LOCATE = SITE "P61" LEVEL 1;
COMP "pdm_data" LOCATE = SITE "P29" LEVEL 1;
COMP "spi_channel[2]" LOCATE = SITE "P62" LEVEL 1;
COMP "spi_channel[3]" LOCATE = SITE "P65" LEVEL 1;
COMP "cclk" LOCATE = SITE "P70" LEVEL 1;
TIMEGRP clk = BEL "helloPrinter/addr_q_5" BEL "helloPrinter/addr_q_4" BEL
        "helloPrinter/addr_q_3" BEL "helloPrinter/addr_q_2" BEL
        "helloPrinter/addr_q_1" BEL "helloPrinter/addr_q_0" BEL
        "helloPrinter/state_q_FSM_FFd1" BEL "helloPrinter/state_q_FSM_FFd2"
        BEL "helloPrinter/message_rom/data_q_6" BEL
        "helloPrinter/message_rom/data_q_5" BEL
        "helloPrinter/message_rom/data_q_4" BEL
        "helloPrinter/message_rom/data_q_3" BEL
        "helloPrinter/message_rom/data_q_2" BEL
        "helloPrinter/message_rom/data_q_1" BEL
        "helloPrinter/message_rom/data_q_0" BEL "clk_BUFGP/BUFG" BEL
        "clk_div/r_reg_3" BEL "clk_div/r_reg_2" BEL "clk_div/r_reg_1" BEL
        "clk_div/r_reg_0" BEL "clk_div/clk_track" BEL
        "avr_interface/block_q_3" BEL "avr_interface/busy_q" BEL
        "avr_interface/block_q_2" BEL "avr_interface/spi_slave/bit_ct_q_1" BEL
        "avr_interface/spi_slave/bit_ct_q_0" BEL
        "avr_interface/spi_slave/bit_ct_q_2" BEL
        "avr_interface/spi_slave/data_q_7" BEL
        "avr_interface/spi_slave/data_q_6" BEL
        "avr_interface/spi_slave/data_q_5" BEL
        "avr_interface/spi_slave/data_q_4" BEL
        "avr_interface/spi_slave/data_q_3" BEL
        "avr_interface/spi_slave/data_q_2" BEL
        "avr_interface/spi_slave/data_q_1" BEL
        "avr_interface/spi_slave/data_q_0" BEL
        "avr_interface/spi_slave/sck_old_q" BEL
        "avr_interface/spi_slave/mosi_q" BEL "avr_interface/spi_slave/sck_q"
        BEL "avr_interface/spi_slave/ss_q" BEL
        "avr_interface/spi_slave/miso_q" BEL
        "avr_interface/serial_rx/state_q_FSM_FFd1" BEL
        "avr_interface/serial_rx/state_q_FSM_FFd2" BEL
        "avr_interface/serial_rx/ctr_q_6" BEL
        "avr_interface/serial_rx/ctr_q_5" BEL
        "avr_interface/serial_rx/ctr_q_4" BEL
        "avr_interface/serial_rx/ctr_q_3" BEL
        "avr_interface/serial_rx/ctr_q_2" BEL
        "avr_interface/serial_rx/ctr_q_1" BEL
        "avr_interface/serial_rx/ctr_q_0" BEL
        "avr_interface/serial_rx/new_data_q" BEL
        "avr_interface/serial_rx/data_q_7" BEL
        "avr_interface/serial_rx/data_q_6" BEL
        "avr_interface/serial_rx/data_q_5" BEL
        "avr_interface/serial_rx/data_q_4" BEL
        "avr_interface/serial_rx/data_q_3" BEL
        "avr_interface/serial_rx/data_q_2" BEL
        "avr_interface/serial_rx/data_q_1" BEL
        "avr_interface/serial_rx/data_q_0" BEL "avr_interface/serial_rx/rx_q"
        BEL "avr_interface/serial_rx/bit_ctr_q_0" BEL
        "avr_interface/serial_rx/bit_ctr_q_2" BEL
        "avr_interface/serial_rx/bit_ctr_q_1" BEL
        "avr_interface/serial_tx/state_q_FSM_FFd1" BEL
        "avr_interface/serial_tx/state_q_FSM_FFd2" BEL
        "avr_interface/serial_tx/ctr_q_6" BEL
        "avr_interface/serial_tx/ctr_q_5" BEL
        "avr_interface/serial_tx/ctr_q_4" BEL
        "avr_interface/serial_tx/ctr_q_3" BEL
        "avr_interface/serial_tx/ctr_q_2" BEL
        "avr_interface/serial_tx/ctr_q_1" BEL
        "avr_interface/serial_tx/ctr_q_0" BEL "avr_interface/serial_tx/tx_q"
        BEL "avr_interface/serial_tx/block_q" BEL
        "avr_interface/serial_tx/data_q_6" BEL
        "avr_interface/serial_tx/data_q_5" BEL
        "avr_interface/serial_tx/data_q_4" BEL
        "avr_interface/serial_tx/data_q_3" BEL
        "avr_interface/serial_tx/data_q_2" BEL
        "avr_interface/serial_tx/data_q_1" BEL
        "avr_interface/serial_tx/data_q_0" BEL
        "avr_interface/serial_tx/busy_q" BEL
        "avr_interface/serial_tx/bit_ctr_q_2" BEL
        "avr_interface/serial_tx/bit_ctr_q_1" BEL
        "avr_interface/serial_tx/bit_ctr_q_0" BEL
        "avr_interface/cclk_detector/ctr_q_9" BEL
        "avr_interface/cclk_detector/ctr_q_8" BEL
        "avr_interface/cclk_detector/ctr_q_7" BEL
        "avr_interface/cclk_detector/ctr_q_6" BEL
        "avr_interface/cclk_detector/ctr_q_5" BEL
        "avr_interface/cclk_detector/ctr_q_4" BEL
        "avr_interface/cclk_detector/ctr_q_3" BEL
        "avr_interface/cclk_detector/ctr_q_2" BEL
        "avr_interface/cclk_detector/ctr_q_1" BEL
        "avr_interface/cclk_detector/ctr_q_0" BEL
        "avr_interface/cclk_detector/ready_q" BEL
        "avr_interface/Mshreg_block_q_2";
TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
SCHEMATIC END;

