Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 18:31:33 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.494        0.000                      0                 1545        0.024        0.000                      0                 1545       54.305        0.000                       0                   567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.494        0.000                      0                 1541        0.024        0.000                      0                 1541       54.305        0.000                       0                   567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.571        0.000                      0                    4        0.877        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.750ns  (logic 60.434ns (58.250%)  route 43.316ns (41.750%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         1.985     7.653    sm/D_states_q[4]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.150     7.803 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.272    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.600 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.099    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.223 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.998    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.122 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.620    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.768 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.395    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.723 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.723    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.236 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.236    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.353 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.353    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.470    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.587 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.587    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.704 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.704    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.821    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.938 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.947    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.318 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.439    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.277 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.277    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.394 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.394    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.511 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.511    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.745    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.862    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.988    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.105 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.262 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.295    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.098 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.098    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.215    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.692    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.083 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.204    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.536 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.536    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.068 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.068    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.182 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.419    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.533 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.533    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.918 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.895    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.224 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.224    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.774 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.774    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.888 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.888    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.002 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.002    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.116 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.116    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.353    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.467    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.738 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.749    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.078 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.078    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.611 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.962 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.962    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.079 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.079    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.196 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.205    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.322 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.322    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.838    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.170 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.720 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.720    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.834    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.176 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.176    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.290 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.299    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.684 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.756    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.085 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.085    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.618 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.618    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.735 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.735    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.852 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.852    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.969 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.969    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.086 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.086    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.203 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.212    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.329 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.329    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.446 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.446    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.603 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.755    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.087 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.087    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.637 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.637    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.751 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.751    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.865 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.865    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.979 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.979    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.093 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.102    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.216 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.216    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.330 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.330    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.444    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.601 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.526    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.855 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.855    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.405 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.870    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.984 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.984    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.098 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.098    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.212 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.212    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.369 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.380    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.709 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.709    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.259 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.259    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.373 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.373    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.487 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.487    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.601 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.601    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.715 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.724    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.838 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.838    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.952 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.952    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.066 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.066    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.223 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.341    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.126 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.126    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.240 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.354 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.354    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.591    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.705 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.705    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.819 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.933 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.933    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.090 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.223    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.552 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.552    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.102 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.216 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.216    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.330 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.330    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.444 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.444    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.558 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.567    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.681 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.681    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.795 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.795    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.909 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.909    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.066 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.030    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.359 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.359    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.909 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.909    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.023 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.137 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.374    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.602 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.602    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.873 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.837    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.166 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.567 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.567    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.681 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.681    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.795 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.804    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.918 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.918    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.032 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.032    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.146 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.146    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.260 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.260    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.374 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.374    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.531 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.607    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.936 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.936    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.486 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.600    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.837    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.179 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.179    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.293 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.293    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.450 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.623    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.952 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.485 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.485    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.602 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.602    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.719 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.719    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.836 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.836    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.953 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.070 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.079    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.196 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.196    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.313 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.313    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.470 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.872    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.660 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.660    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.774 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.774    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.888 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.888    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.116 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.116    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.230 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.230    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.344 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.353    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.467    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.624 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.759    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.088 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.088    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.638 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.638    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.752 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.752    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.866 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.866    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.980 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.094 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.322    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.436    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.593 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.625    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.954 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.954    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.604    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.721 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.721    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.955    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.072 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.072    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.189 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.189    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.306 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.306    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.463 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.602    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.934 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.934    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.484 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.598 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.598    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.712 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.712    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.826 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.826    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.940 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.940    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.054 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.054    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.168 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.168    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.282 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.282    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.439 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.712    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.041 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.041    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.442 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.397 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.556    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.885 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.286 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.628 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.742    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.856    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.970    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.084    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.241 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.441    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.770 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.770    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.303 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.303    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.420 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.420    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.537 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.537    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.654 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.654    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.771 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.771    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.888 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.888    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.122 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.279 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.424    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.227 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.227    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.344 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.344    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.461 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.578 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.578    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.695 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.812 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.929 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.929    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.046 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.046    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.203 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.256    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.044 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.044    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.158 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.158    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.272 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.272    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.386 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.500 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.500    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.614 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.614    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.728 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.728    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.842 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.842    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.999 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.884    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.213 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.213    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.763 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.763    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.877 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.877    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.991 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.991    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.105 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.105    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.219 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.219    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.333 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.333    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.447 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.447    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.561 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.561    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.718 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.793    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.122 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.122    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.672 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.672    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.786    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.900 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.900    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.014 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.014    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.128 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.128    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.242 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.242    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.356 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.356    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.470 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.470    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.627 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.495    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.824 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.824    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.357 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.708 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.708    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.825 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.825    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.942 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.942    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.059 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.059    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.176 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.176    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.333 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.258    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.590 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.140 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.254 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.254    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.368 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.368    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.482 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.482    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.596 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.596    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.710 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.710    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.824 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.824    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.938 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.938    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.095 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.083    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.412 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.945 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.945    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.062 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.530    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.647 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.647    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.764 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.764    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.921 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.025    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.813 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.927 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.927    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.041 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.041    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.155 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.155    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.269 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.269    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.383 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.383    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.497 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.497    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.611 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.611    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.768 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.448    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.777 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.777    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.986 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.440    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.737 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.935   106.673    sm/M_alum_out[0]
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.118   106.791 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.034   107.825    sm/brams/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I2_O)        0.354   108.179 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.720   108.899    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.394    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.394    
                         arrival time                        -108.899    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.722ns  (logic 60.406ns (58.238%)  route 43.316ns (41.762%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         1.985     7.653    sm/D_states_q[4]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.150     7.803 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.272    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.600 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.099    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.223 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.998    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.122 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.620    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.768 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.395    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.723 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.723    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.236 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.236    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.353 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.353    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.470    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.587 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.587    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.704 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.704    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.821    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.938 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.947    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.318 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.439    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.277 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.277    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.394 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.394    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.511 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.511    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.745    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.862    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.988    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.105 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.262 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.295    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.098 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.098    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.215    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.692    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.083 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.204    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.536 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.536    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.068 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.068    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.182 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.419    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.533 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.533    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.918 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.895    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.224 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.224    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.774 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.774    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.888 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.888    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.002 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.002    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.116 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.116    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.353    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.467    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.738 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.749    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.078 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.078    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.611 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.962 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.962    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.079 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.079    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.196 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.205    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.322 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.322    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.838    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.170 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.720 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.720    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.834    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.176 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.176    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.290 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.299    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.684 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.756    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.085 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.085    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.618 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.618    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.735 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.735    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.852 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.852    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.969 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.969    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.086 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.086    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.203 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.212    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.329 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.329    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.446 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.446    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.603 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.755    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.087 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.087    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.637 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.637    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.751 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.751    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.865 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.865    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.979 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.979    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.093 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.102    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.216 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.216    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.330 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.330    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.444    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.601 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.526    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.855 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.855    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.405 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.870    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.984 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.984    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.098 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.098    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.212 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.212    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.369 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.380    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.709 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.709    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.259 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.259    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.373 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.373    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.487 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.487    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.601 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.601    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.715 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.724    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.838 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.838    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.952 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.952    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.066 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.066    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.223 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.341    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.126 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.126    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.240 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.354 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.354    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.591    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.705 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.705    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.819 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.933 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.933    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.090 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.223    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.552 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.552    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.102 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.216 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.216    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.330 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.330    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.444 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.444    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.558 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.567    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.681 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.681    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.795 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.795    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.909 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.909    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.066 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.030    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.359 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.359    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.909 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.909    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.023 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.137 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.374    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.602 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.602    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.873 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.837    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.166 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.567 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.567    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.681 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.681    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.795 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.804    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.918 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.918    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.032 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.032    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.146 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.146    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.260 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.260    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.374 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.374    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.531 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.607    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.936 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.936    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.486 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.600    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.837    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.179 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.179    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.293 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.293    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.450 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.623    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.952 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.485 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.485    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.602 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.602    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.719 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.719    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.836 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.836    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.953 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.070 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.079    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.196 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.196    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.313 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.313    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.470 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.872    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.660 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.660    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.774 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.774    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.888 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.888    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.116 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.116    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.230 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.230    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.344 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.353    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.467    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.624 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.759    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.088 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.088    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.638 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.638    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.752 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.752    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.866 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.866    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.980 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.094 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.322    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.436    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.593 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.625    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.954 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.954    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.604    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.721 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.721    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.955    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.072 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.072    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.189 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.189    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.306 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.306    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.463 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.602    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.934 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.934    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.484 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.598 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.598    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.712 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.712    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.826 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.826    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.940 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.940    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.054 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.054    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.168 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.168    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.282 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.282    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.439 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.712    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.041 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.041    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.442 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.397 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.556    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.885 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.286 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.628 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.742    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.856    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.970    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.084    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.241 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.441    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.770 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.770    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.303 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.303    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.420 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.420    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.537 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.537    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.654 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.654    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.771 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.771    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.888 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.888    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.122 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.279 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.424    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.227 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.227    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.344 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.344    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.461 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.578 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.578    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.695 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.812 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.929 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.929    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.046 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.046    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.203 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.256    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.044 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.044    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.158 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.158    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.272 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.272    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.386 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.500 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.500    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.614 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.614    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.728 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.728    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.842 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.842    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.999 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.884    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.213 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.213    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.763 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.763    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.877 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.877    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.991 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.991    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.105 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.105    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.219 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.219    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.333 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.333    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.447 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.447    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.561 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.561    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.718 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.793    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.122 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.122    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.672 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.672    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.786    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.900 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.900    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.014 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.014    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.128 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.128    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.242 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.242    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.356 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.356    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.470 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.470    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.627 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.495    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.824 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.824    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.357 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.708 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.708    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.825 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.825    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.942 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.942    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.059 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.059    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.176 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.176    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.333 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.258    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.590 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.140 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.254 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.254    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.368 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.368    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.482 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.482    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.596 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.596    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.710 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.710    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.824 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.824    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.938 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.938    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.095 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.083    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.412 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.945 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.945    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.062 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.530    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.647 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.647    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.764 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.764    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.921 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.025    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.813 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.927 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.927    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.041 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.041    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.155 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.155    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.269 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.269    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.383 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.383    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.497 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.497    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.611 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.611    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.768 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.448    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.777 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.777    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.986 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.440    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.737 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.935   106.673    sm/M_alum_out[0]
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.118   106.791 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.034   107.825    sm/brams/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.326   108.151 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.720   108.871    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -108.872    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.792ns  (logic 60.562ns (58.350%)  route 43.230ns (41.650%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         1.985     7.653    sm/D_states_q[4]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.150     7.803 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.272    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.600 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.099    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.223 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.998    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.122 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.620    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.768 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.395    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.723 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.723    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.236 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.236    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.353 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.353    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.470    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.587 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.587    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.704 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.704    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.821    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.938 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.947    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.318 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.439    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.277 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.277    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.394 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.394    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.511 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.511    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.745    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.862    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.988    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.105 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.262 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.295    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.098 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.098    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.215    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.692    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.083 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.204    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.536 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.536    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.068 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.068    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.182 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.419    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.533 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.533    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.918 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.895    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.224 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.224    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.774 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.774    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.888 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.888    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.002 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.002    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.116 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.116    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.353    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.467    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.738 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.749    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.078 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.078    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.611 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.962 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.962    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.079 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.079    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.196 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.205    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.322 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.322    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.838    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.170 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.720 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.720    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.834    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.176 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.176    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.290 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.299    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.684 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.756    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.085 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.085    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.618 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.618    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.735 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.735    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.852 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.852    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.969 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.969    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.086 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.086    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.203 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.212    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.329 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.329    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.446 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.446    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.603 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.755    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.087 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.087    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.637 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.637    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.751 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.751    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.865 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.865    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.979 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.979    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.093 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.102    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.216 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.216    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.330 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.330    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.444    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.601 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.526    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.855 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.855    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.405 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.870    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.984 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.984    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.098 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.098    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.212 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.212    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.369 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.380    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.709 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.709    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.259 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.259    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.373 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.373    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.487 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.487    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.601 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.601    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.715 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.724    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.838 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.838    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.952 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.952    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.066 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.066    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.223 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.341    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.126 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.126    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.240 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.354 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.354    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.591    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.705 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.705    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.819 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.933 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.933    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.090 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.223    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.552 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.552    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.102 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.216 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.216    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.330 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.330    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.444 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.444    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.558 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.567    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.681 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.681    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.795 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.795    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.909 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.909    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.066 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.030    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.359 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.359    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.909 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.909    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.023 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.137 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.374    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.602 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.602    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.873 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.837    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.166 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.567 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.567    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.681 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.681    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.795 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.804    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.918 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.918    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.032 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.032    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.146 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.146    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.260 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.260    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.374 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.374    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.531 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.607    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.936 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.936    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.486 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.600    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.837    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.179 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.179    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.293 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.293    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.450 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.623    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.952 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.485 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.485    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.602 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.602    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.719 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.719    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.836 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.836    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.953 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.070 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.079    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.196 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.196    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.313 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.313    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.470 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.872    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.660 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.660    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.774 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.774    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.888 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.888    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.116 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.116    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.230 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.230    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.344 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.353    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.467    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.624 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.759    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.088 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.088    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.638 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.638    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.752 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.752    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.866 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.866    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.980 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.094 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.322    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.436    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.593 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.625    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.954 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.954    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.604    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.721 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.721    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.955    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.072 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.072    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.189 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.189    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.306 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.306    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.463 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.602    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.934 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.934    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.484 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.598 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.598    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.712 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.712    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.826 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.826    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.940 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.940    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.054 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.054    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.168 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.168    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.282 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.282    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.439 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.712    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.041 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.041    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.442 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.397 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.556    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.885 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.286 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.628 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.742    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.856    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.970    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.084    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.241 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.441    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.770 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.770    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.303 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.303    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.420 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.420    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.537 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.537    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.654 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.654    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.771 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.771    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.888 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.888    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.122 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.279 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.424    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.227 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.227    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.344 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.344    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.461 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.578 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.578    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.695 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.812 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.929 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.929    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.046 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.046    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.203 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.256    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.044 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.044    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.158 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.158    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.272 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.272    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.386 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.500 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.500    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.614 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.614    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.728 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.728    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.842 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.842    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.999 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.884    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.213 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.213    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.763 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.763    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.877 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.877    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.991 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.991    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.105 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.105    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.219 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.219    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.333 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.333    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.447 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.447    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.561 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.561    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.718 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.793    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.122 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.122    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.672 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.672    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.786    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.900 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.900    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.014 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.014    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.128 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.128    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.242 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.242    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.356 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.356    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.470 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.470    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.627 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.495    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.824 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.824    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.357 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.708 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.708    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.825 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.825    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.942 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.942    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.059 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.059    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.176 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.176    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.333 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.258    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.590 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.140 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.254 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.254    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.368 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.368    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.482 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.482    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.596 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.596    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.710 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.710    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.824 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.824    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.938 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.938    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.095 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.083    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.412 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.945 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.945    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.062 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.530    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.647 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.647    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.764 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.764    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.921 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.025    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.813 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.927 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.927    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.041 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.041    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.155 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.155    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.269 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.269    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.383 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.383    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.497 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.497    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.611 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.611    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.768 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.448    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.777 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.777    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.986 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.440    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.737 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.919   106.656    sm/M_alum_out[0]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.148   106.804 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.028   107.832    sm/D_states_q[4]_i_14_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.328   108.160 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.657   108.817    sm/D_states_q[1]_i_2_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.124   108.941 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.941    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.029   116.227    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.227    
                         arrival time                        -108.941    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.715ns  (logic 60.638ns (58.466%)  route 43.078ns (41.534%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X29Y8          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDSE (Prop_fdse_C_Q)         0.419     5.568 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=119, routed)         1.890     7.459    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I1_O)        0.325     7.784 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.253    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.581 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.080    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.204 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.979    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.103 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.602    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.750 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.376    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.704 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.704    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.217 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.217    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.334 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.334    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.451 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.451    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.568 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.568    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.685 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.685    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.802 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.802    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.919 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.928    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.045 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.045    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.299 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.420    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.258 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.258    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.375 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.375    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.492 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.492    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.609 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.609    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.726 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.969    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.086 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.086    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.243 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.276    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.079 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.079    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.196 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.196    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.313 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.313    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.430 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.430    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.547 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.547    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.664 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.673    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.790 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.790    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.907 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.907    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.064 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.185    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.517 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.517    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.049 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.049    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.163 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.163    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.277 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.277    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.391 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.400    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.514 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.514    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.628 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.628    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.742 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.742    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.899 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.876    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.205 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.205    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.755 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.755    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.869 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.869    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.983 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.983    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.097 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.097    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.211 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.211    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.325 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.334    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.448 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.448    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.562 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.562    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.719 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.730    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.059 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.059    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.592 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.592    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.709 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.709    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.826 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.826    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.943 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.943    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.060 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.060    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.177 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.186    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.303 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.303    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.420 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.420    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.577 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.819    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.151 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.151    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.701 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.701    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.815 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.815    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.929 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.929    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.043 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.043    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.157 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.157    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.271 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.280    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.665 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.737    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.066 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.066    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.599 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.599    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.716 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.716    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.833 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.833    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.950 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.950    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.067 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.067    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.184 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.193    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.310 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.310    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.427 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.427    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.584 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.737    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.069 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.069    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.619 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.619    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.733 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.733    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.847 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.847    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.961 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.961    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.075 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.084    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.198 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.198    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.312 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.312    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.426 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.426    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.583 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.508    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.837 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.837    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.387 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.387    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.501 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.501    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.615 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.615    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.729 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.729    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.843 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.361    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.690 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.690    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.240 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.240    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.354 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.468 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.468    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.582 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.582    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.696 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.705    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.819 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.819    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.933 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.047 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.047    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.204 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.323    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.108 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.108    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.222 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.222    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.336 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.336    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.450 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.450    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.564 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.573    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.687 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.687    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.801 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.801    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.915 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.915    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.072 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.204    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.533 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.083 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.083    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.197 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.197    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.311 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.311    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.425 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.425    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.539 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.548    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.662 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.662    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.776 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.890 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.890    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.047 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.012    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.341 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.341    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.891 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.891    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.005 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.005    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.119 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.119    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.233 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.233    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.347 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.356    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.470 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.470    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.584 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.584    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.698 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.698    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.855 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.818    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.147 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.147    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.548 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.548    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.662 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.662    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.776 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.785    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.512 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.589    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.918 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.918    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.468 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.468    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.582 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.582    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.696 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.696    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.810 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.819    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.933 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.933    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.047 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.047    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.161 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.161    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.275 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.275    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.432 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.604    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.933 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.933    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.466 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.466    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.583 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.583    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.700 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.700    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.817 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.817    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.934 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.934    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.051 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.060    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.177 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.177    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.294 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.294    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.451 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.853    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.641 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.641    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.755 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.755    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.869 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.869    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.983 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.983    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.097 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.097    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.211 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.211    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.325 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.334    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.448 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.448    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.605 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.740    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.069 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.069    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.619 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.619    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.733 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.733    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.847 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.847    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.961 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.961    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.075 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.075    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.189 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.303 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.303    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.417 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.417    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.574 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.607    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.936 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.936    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.469 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.469    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.586 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.586    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.703 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.703    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.820 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.820    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.937 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.937    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.054 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.054    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.171 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.171    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.288 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.288    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.445 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.583    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.915 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.465 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.579 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.579    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.693 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.693    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.807 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.807    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.035 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.035    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.149 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.149    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.263 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.263    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.420 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.693    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.022 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.022    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.423 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.423    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.537 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.537    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.651 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.651    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.765 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.765    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.879 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.879    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.993 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.993    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.107 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.107    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.221 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.378 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.537    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.866 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.866    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.422    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.751 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.751    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.284 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.284    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.401 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.401    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.518 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.518    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.635 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.635    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.752 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.752    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.869 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.869    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.986 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.986    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.103 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.103    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.260 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.405    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.208 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.676 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.676    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.793 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.793    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.910 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.910    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.027 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.027    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.184 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.237    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.025 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.025    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.139 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.139    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.253 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.253    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.367 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.367    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.481 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.481    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.595 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.595    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.709 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.709    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.823 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.980 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.865    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.194 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.194    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.744 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.744    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.858 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.858    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.972 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.972    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.086 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.086    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.200 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.200    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.314 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.314    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.428 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.428    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.542 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.542    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.699 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.774    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.103 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.103    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.653 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.653    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.767 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.767    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.881 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.995    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.109 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.109    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.223 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.223    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.337 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.337    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.451 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.608 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.476    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.805 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.805    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.338 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.338    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.455 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.455    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.572 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.572    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.689 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.689    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.806 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.806    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.923 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.923    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.040 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.040    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.157 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.157    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.314 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.239    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.571 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.571    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.121 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.121    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.235 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.235    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.349 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.349    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.463 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.463    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.577 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.577    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.691 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.691    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.805 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.805    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.919 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.919    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.076 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.064    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.393 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.393    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.926 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.926    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.043 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.043    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.160 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.160    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.277 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.277    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.394 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.394    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.511 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.511    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.628 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.628    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.745 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.745    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.902 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.006    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.794 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.794    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.908 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.908    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.022 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.022    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.136 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.136    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.250 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.250    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.364 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.364    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.478 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.478    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.592 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.592    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.749 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.429    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.758 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.758    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.967 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.422    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.719 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.919   106.637    sm/M_alum_out[0]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.148   106.785 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.614   107.400    sm/D_states_q[4]_i_14_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I4_O)        0.328   107.728 f  sm/D_states_q[4]_i_4/O
                         net (fo=2, routed)           0.464   108.192    sm/D_states_q[4]_i_4_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124   108.316 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.549   108.865    sm/D_states_d__0[4]
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X30Y6          FDSE (Setup_fdse_C_D)       -0.031   116.154    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.154    
                         arrival time                        -108.865    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.696ns  (logic 60.562ns (58.403%)  route 43.134ns (41.597%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         1.985     7.653    sm/D_states_q[4]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.150     7.803 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.272    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.600 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.099    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.223 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.998    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.122 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.620    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.768 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.395    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.723 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.723    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.236 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.236    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.353 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.353    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.470    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.587 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.587    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.704 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.704    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.821    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.938 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.947    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.318 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.439    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.277 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.277    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.394 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.394    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.511 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.511    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.745    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.862    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.988    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.105 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.262 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.295    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.098 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.098    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.215    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.692    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.083 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.204    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.536 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.536    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.068 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.068    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.182 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.419    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.533 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.533    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.918 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.895    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.224 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.224    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.774 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.774    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.888 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.888    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.002 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.002    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.116 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.116    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.353    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.467    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.738 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.749    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.078 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.078    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.611 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.962 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.962    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.079 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.079    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.196 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.205    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.322 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.322    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.838    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.170 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.720 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.720    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.834    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.176 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.176    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.290 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.299    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.684 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.756    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.085 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.085    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.618 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.618    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.735 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.735    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.852 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.852    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.969 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.969    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.086 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.086    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.203 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.212    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.329 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.329    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.446 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.446    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.603 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.755    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.087 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.087    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.637 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.637    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.751 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.751    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.865 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.865    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.979 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.979    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.093 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.102    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.216 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.216    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.330 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.330    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.444    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.601 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.526    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.855 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.855    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.405 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.870    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.984 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.984    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.098 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.098    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.212 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.212    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.369 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.380    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.709 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.709    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.259 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.259    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.373 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.373    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.487 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.487    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.601 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.601    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.715 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.724    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.838 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.838    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.952 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.952    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.066 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.066    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.223 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.341    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.126 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.126    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.240 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.354 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.354    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.591    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.705 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.705    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.819 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.933 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.933    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.090 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.223    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.552 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.552    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.102 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.216 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.216    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.330 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.330    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.444 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.444    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.558 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.567    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.681 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.681    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.795 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.795    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.909 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.909    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.066 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.030    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.359 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.359    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.909 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.909    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.023 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.137 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.374    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.602 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.602    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.873 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.837    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.166 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.567 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.567    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.681 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.681    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.795 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.804    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.918 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.918    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.032 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.032    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.146 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.146    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.260 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.260    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.374 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.374    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.531 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.607    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.936 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.936    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.486 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.600    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.837    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.179 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.179    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.293 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.293    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.450 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.623    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.952 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.485 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.485    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.602 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.602    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.719 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.719    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.836 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.836    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.953 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.070 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.079    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.196 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.196    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.313 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.313    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.470 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.872    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.660 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.660    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.774 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.774    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.888 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.888    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.116 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.116    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.230 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.230    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.344 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.353    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.467    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.624 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.759    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.088 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.088    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.638 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.638    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.752 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.752    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.866 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.866    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.980 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.094 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.322    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.436    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.593 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.625    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.954 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.954    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.604    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.721 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.721    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.955    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.072 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.072    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.189 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.189    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.306 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.306    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.463 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.602    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.934 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.934    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.484 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.598 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.598    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.712 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.712    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.826 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.826    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.940 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.940    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.054 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.054    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.168 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.168    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.282 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.282    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.439 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.712    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.041 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.041    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.442 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.397 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.556    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.885 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.286 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.628 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.742    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.856    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.970    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.084    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.241 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.441    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.770 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.770    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.303 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.303    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.420 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.420    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.537 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.537    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.654 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.654    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.771 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.771    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.888 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.888    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.122 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.279 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.424    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.227 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.227    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.344 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.344    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.461 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.578 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.578    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.695 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.812 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.929 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.929    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.046 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.046    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.203 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.256    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.044 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.044    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.158 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.158    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.272 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.272    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.386 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.500 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.500    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.614 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.614    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.728 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.728    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.842 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.842    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.999 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.884    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.213 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.213    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.763 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.763    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.877 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.877    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.991 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.991    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.105 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.105    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.219 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.219    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.333 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.333    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.447 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.447    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.561 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.561    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.718 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.793    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.122 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.122    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.672 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.672    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.786    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.900 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.900    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.014 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.014    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.128 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.128    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.242 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.242    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.356 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.356    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.470 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.470    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.627 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.495    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.824 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.824    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.357 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.708 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.708    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.825 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.825    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.942 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.942    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.059 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.059    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.176 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.176    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.333 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.258    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.590 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.140 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.254 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.254    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.368 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.368    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.482 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.482    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.596 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.596    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.710 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.710    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.824 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.824    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.938 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.938    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.095 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.083    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.412 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.945 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.945    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.062 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.530    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.647 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.647    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.764 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.764    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.921 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.025    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.813 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.927 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.927    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.041 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.041    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.155 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.155    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.269 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.269    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.383 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.383    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.497 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.497    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.611 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.611    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.768 f  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.448    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.777 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.777    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.986 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.440    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.737 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.919   106.656    sm/M_alum_out[0]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.148   106.804 f  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.614   107.418    sm/D_states_q[4]_i_14_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I4_O)        0.328   107.746 f  sm/D_states_q[4]_i_4/O
                         net (fo=2, routed)           0.473   108.219    sm/D_states_q[4]_i_4_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I3_O)        0.124   108.343 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.502   108.845    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X31Y6          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y6          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.277   116.238    
                         clock uncertainty           -0.035   116.203    
    SLICE_X31Y6          FDSE (Setup_fdse_C_D)       -0.047   116.156    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.156    
                         arrival time                        -108.845    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.818ns  (logic 60.562ns (58.335%)  route 43.256ns (41.665%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         1.985     7.653    sm/D_states_q[4]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.150     7.803 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.272    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.600 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.099    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.223 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.998    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.122 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.620    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.768 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.395    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.723 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.723    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.236 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.236    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.353 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.353    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.470    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.587 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.587    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.704 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.704    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.821    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.938 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.947    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.318 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.439    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.277 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.277    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.394 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.394    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.511 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.511    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.745    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.862    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.988    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.105 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.262 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.295    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.098 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.098    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.215    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.692    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.083 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.204    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.536 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.536    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.068 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.068    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.182 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.419    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.533 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.533    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.918 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.895    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.224 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.224    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.774 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.774    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.888 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.888    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.002 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.002    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.116 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.116    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.353    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.467    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.738 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.749    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.078 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.078    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.611 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.962 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.962    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.079 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.079    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.196 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.205    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.322 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.322    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.838    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.170 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.720 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.720    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.834    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.176 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.176    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.290 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.299    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.684 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.756    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.085 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.085    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.618 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.618    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.735 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.735    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.852 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.852    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.969 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.969    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.086 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.086    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.203 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.212    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.329 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.329    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.446 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.446    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.603 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.755    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.087 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.087    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.637 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.637    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.751 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.751    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.865 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.865    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.979 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.979    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.093 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.102    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.216 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.216    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.330 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.330    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.444    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.601 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.526    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.855 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.855    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.405 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.870    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.984 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.984    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.098 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.098    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.212 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.212    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.369 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.380    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.709 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.709    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.259 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.259    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.373 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.373    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.487 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.487    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.601 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.601    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.715 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.724    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.838 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.838    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.952 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.952    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.066 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.066    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.223 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.341    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.126 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.126    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.240 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.354 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.354    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.591    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.705 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.705    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.819 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.933 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.933    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.090 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.223    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.552 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.552    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.102 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.216 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.216    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.330 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.330    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.444 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.444    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.558 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.567    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.681 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.681    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.795 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.795    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.909 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.909    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.066 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.030    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.359 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.359    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.909 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.909    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.023 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.137 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.374    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.602 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.602    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.873 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.837    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.166 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.567 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.567    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.681 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.681    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.795 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.804    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.918 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.918    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.032 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.032    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.146 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.146    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.260 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.260    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.374 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.374    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.531 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.607    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.936 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.936    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.486 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.600    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.837    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.179 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.179    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.293 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.293    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.450 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.623    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.952 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.485 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.485    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.602 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.602    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.719 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.719    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.836 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.836    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.953 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.070 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.079    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.196 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.196    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.313 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.313    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.470 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.872    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.660 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.660    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.774 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.774    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.888 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.888    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.116 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.116    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.230 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.230    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.344 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.353    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.467    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.624 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.759    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.088 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.088    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.638 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.638    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.752 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.752    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.866 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.866    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.980 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.094 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.322    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.436    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.593 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.625    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.954 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.954    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.604    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.721 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.721    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.955    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.072 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.072    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.189 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.189    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.306 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.306    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.463 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.602    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.934 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.934    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.484 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.598 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.598    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.712 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.712    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.826 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.826    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.940 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.940    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.054 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.054    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.168 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.168    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.282 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.282    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.439 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.712    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.041 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.041    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.442 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.397 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.556    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.885 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.286 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.628 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.742    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.856    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.970    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.084    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.241 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.441    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.770 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.770    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.303 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.303    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.420 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.420    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.537 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.537    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.654 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.654    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.771 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.771    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.888 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.888    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.122 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.279 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.424    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.227 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.227    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.344 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.344    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.461 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.578 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.578    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.695 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.812 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.929 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.929    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.046 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.046    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.203 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.256    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.044 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.044    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.158 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.158    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.272 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.272    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.386 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.500 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.500    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.614 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.614    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.728 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.728    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.842 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.842    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.999 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.884    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.213 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.213    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.763 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.763    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.877 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.877    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.991 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.991    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.105 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.105    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.219 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.219    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.333 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.333    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.447 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.447    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.561 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.561    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.718 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.793    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.122 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.122    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.672 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.672    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.786    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.900 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.900    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.014 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.014    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.128 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.128    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.242 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.242    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.356 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.356    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.470 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.470    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.627 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.495    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.824 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.824    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.357 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.708 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.708    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.825 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.825    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.942 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.942    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.059 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.059    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.176 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.176    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.333 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.258    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.590 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.140 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.254 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.254    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.368 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.368    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.482 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.482    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.596 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.596    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.710 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.710    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.824 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.824    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.938 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.938    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.095 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.083    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.412 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.945 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.945    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.062 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.530    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.647 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.647    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.764 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.764    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.921 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.025    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.813 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.927 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.927    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.041 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.041    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.155 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.155    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.269 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.269    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.383 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.383    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.497 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.497    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.611 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.611    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.768 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.448    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.777 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.777    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.986 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.440    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.737 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.919   106.656    sm/M_alum_out[0]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.148   106.804 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.028   107.832    sm/D_states_q[4]_i_14_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.328   108.160 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.683   108.843    sm/D_states_q[1]_i_2_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124   108.967 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.967    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X30Y10         FDRE (Setup_fdre_C_D)        0.081   116.279    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.279    
                         arrival time                        -108.967    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.585ns  (logic 60.562ns (58.466%)  route 43.023ns (41.534%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         1.985     7.653    sm/D_states_q[4]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.150     7.803 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.272    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.600 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.099    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.223 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.998    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.122 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.620    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.768 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.395    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.723 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.723    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.236 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.236    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.353 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.353    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.470    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.587 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.587    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.704 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.704    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.821    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.938 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.947    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.318 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.439    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.277 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.277    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.394 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.394    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.511 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.511    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.745    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.862    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.988    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.105 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.262 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.295    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.098 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.098    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.215    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.692    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.083 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.204    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.536 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.536    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.068 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.068    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.182 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.419    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.533 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.533    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.918 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.895    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.224 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.224    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.774 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.774    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.888 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.888    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.002 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.002    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.116 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.116    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.353    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.467    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.738 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.749    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.078 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.078    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.611 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.962 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.962    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.079 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.079    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.196 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.205    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.322 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.322    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.838    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.170 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.720 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.720    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.834    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.176 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.176    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.290 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.299    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.684 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.756    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.085 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.085    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.618 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.618    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.735 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.735    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.852 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.852    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.969 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.969    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.086 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.086    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.203 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.212    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.329 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.329    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.446 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.446    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.603 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.755    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.087 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.087    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.637 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.637    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.751 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.751    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.865 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.865    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.979 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.979    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.093 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.102    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.216 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.216    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.330 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.330    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.444    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.601 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.526    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.855 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.855    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.405 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.870    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.984 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.984    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.098 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.098    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.212 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.212    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.369 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.380    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.709 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.709    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.259 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.259    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.373 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.373    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.487 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.487    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.601 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.601    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.715 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.724    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.838 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.838    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.952 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.952    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.066 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.066    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.223 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.341    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.126 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.126    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.240 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.354 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.354    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.591    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.705 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.705    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.819 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.933 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.933    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.090 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.223    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.552 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.552    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.102 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.216 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.216    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.330 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.330    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.444 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.444    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.558 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.567    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.681 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.681    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.795 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.795    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.909 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.909    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.066 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.030    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.359 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.359    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.909 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.909    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.023 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.137 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.374    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.602 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.602    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.873 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.837    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.166 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.567 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.567    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.681 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.681    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.795 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.804    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.918 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.918    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.032 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.032    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.146 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.146    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.260 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.260    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.374 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.374    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.531 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.607    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.936 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.936    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.486 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.600    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.837    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.179 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.179    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.293 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.293    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.450 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.623    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.952 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.485 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.485    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.602 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.602    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.719 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.719    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.836 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.836    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.953 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.070 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.079    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.196 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.196    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.313 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.313    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.470 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.872    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.660 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.660    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.774 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.774    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.888 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.888    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.116 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.116    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.230 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.230    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.344 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.353    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.467    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.624 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.759    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.088 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.088    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.638 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.638    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.752 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.752    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.866 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.866    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.980 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.094 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.322    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.436    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.593 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.625    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.954 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.954    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.604    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.721 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.721    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.955    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.072 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.072    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.189 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.189    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.306 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.306    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.463 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.602    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.934 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.934    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.484 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.598 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.598    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.712 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.712    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.826 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.826    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.940 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.940    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.054 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.054    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.168 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.168    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.282 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.282    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.439 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.712    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.041 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.041    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.442 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.397 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.556    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.885 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.286 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.628 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.742    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.856    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.970    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.084    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.241 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.441    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.770 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.770    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.303 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.303    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.420 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.420    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.537 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.537    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.654 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.654    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.771 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.771    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.888 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.888    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.122 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.279 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.424    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.227 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.227    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.344 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.344    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.461 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.578 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.578    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.695 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.812 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.929 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.929    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.046 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.046    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.203 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.256    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.044 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.044    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.158 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.158    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.272 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.272    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.386 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.500 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.500    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.614 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.614    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.728 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.728    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.842 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.842    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.999 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.884    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.213 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.213    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.763 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.763    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.877 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.877    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.991 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.991    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.105 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.105    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.219 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.219    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.333 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.333    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.447 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.447    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.561 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.561    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.718 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.793    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.122 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.122    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.672 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.672    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.786    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.900 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.900    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.014 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.014    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.128 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.128    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.242 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.242    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.356 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.356    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.470 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.470    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.627 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.495    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.824 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.824    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.357 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.708 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.708    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.825 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.825    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.942 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.942    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.059 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.059    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.176 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.176    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.333 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.258    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.590 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.140 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.254 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.254    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.368 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.368    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.482 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.482    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.596 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.596    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.710 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.710    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.824 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.824    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.938 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.938    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.095 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.083    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.412 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.945 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.945    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.062 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.530    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.647 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.647    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.764 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.764    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.921 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.025    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.813 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.927 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.927    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.041 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.041    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.155 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.155    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.269 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.269    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.383 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.383    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.497 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.497    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.611 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.611    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.768 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.448    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.777 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.777    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.986 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.440    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.737 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.919   106.656    sm/M_alum_out[0]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.148   106.804 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.028   107.832    sm/D_states_q[4]_i_14_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.328   108.160 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.450   108.610    sm/D_states_q[1]_i_2_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124   108.734 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.734    sm/D_states_d__0[1]
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X30Y10         FDRE (Setup_fdre_C_D)        0.079   116.277    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.277    
                         arrival time                        -108.734    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.581ns  (logic 60.562ns (58.468%)  route 43.019ns (41.532%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         1.985     7.653    sm/D_states_q[4]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.150     7.803 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.272    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.600 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.099    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.223 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.998    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.122 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.620    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.768 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.395    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.723 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.723    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.236 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.236    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.353 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.353    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.470    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.587 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.587    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.704 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.704    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.821    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.938 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.947    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.318 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.439    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.277 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.277    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.394 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.394    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.511 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.511    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.745    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.862    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.988    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.105 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.262 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.295    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.098 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.098    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.215    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.692    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.083 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.204    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.536 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.536    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.068 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.068    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.182 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.419    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.533 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.533    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.918 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.895    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.224 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.224    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.774 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.774    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.888 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.888    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.002 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.002    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.116 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.116    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.353    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.467    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.738 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.749    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.078 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.078    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.611 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.962 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.962    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.079 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.079    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.196 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.205    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.322 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.322    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.838    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.170 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.720 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.720    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.834    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.176 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.176    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.290 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.299    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.684 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.756    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.085 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.085    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.618 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.618    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.735 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.735    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.852 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.852    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.969 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.969    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.086 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.086    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.203 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.212    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.329 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.329    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.446 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.446    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.603 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.755    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.087 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.087    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.637 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.637    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.751 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.751    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.865 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.865    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.979 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.979    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.093 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.102    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.216 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.216    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.330 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.330    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.444    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.601 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.526    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.855 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.855    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.405 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.870    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.984 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.984    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.098 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.098    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.212 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.212    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.369 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.380    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.709 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.709    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.259 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.259    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.373 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.373    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.487 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.487    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.601 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.601    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.715 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.724    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.838 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.838    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.952 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.952    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.066 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.066    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.223 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.341    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.126 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.126    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.240 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.354 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.354    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.591    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.705 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.705    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.819 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.933 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.933    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.090 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.223    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.552 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.552    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.102 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.216 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.216    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.330 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.330    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.444 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.444    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.558 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.567    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.681 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.681    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.795 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.795    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.909 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.909    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.066 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.030    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.359 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.359    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.909 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.909    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.023 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.137 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.374    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.602 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.602    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.873 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.837    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.166 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.567 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.567    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.681 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.681    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.795 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.804    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.918 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.918    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.032 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.032    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.146 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.146    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.260 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.260    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.374 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.374    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.531 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.607    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.936 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.936    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.486 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.600    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.837    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.179 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.179    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.293 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.293    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.450 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.623    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.952 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.485 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.485    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.602 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.602    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.719 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.719    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.836 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.836    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.953 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.070 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.079    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.196 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.196    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.313 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.313    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.470 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.872    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.660 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.660    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.774 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.774    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.888 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.888    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.116 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.116    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.230 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.230    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.344 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.353    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.467    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.624 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.759    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.088 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.088    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.638 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.638    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.752 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.752    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.866 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.866    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.980 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.094 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.322    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.436    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.593 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.625    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.954 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.954    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.604    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.721 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.721    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.955    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.072 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.072    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.189 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.189    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.306 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.306    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.463 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.602    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.934 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.934    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.484 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.598 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.598    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.712 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.712    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.826 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.826    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.940 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.940    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.054 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.054    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.168 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.168    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.282 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.282    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.439 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.712    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.041 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.041    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.442 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.397 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.556    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.885 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.286 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.628 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.742    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.856    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.970    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.084    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.241 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.441    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.770 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.770    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.303 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.303    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.420 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.420    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.537 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.537    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.654 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.654    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.771 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.771    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.888 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.888    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.122 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.279 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.424    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.227 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.227    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.344 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.344    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.461 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.578 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.578    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.695 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.812 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.929 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.929    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.046 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.046    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.203 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.256    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.044 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.044    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.158 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.158    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.272 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.272    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.386 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.500 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.500    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.614 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.614    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.728 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.728    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.842 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.842    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.999 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.884    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.213 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.213    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.763 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.763    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.877 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.877    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.991 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.991    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.105 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.105    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.219 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.219    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.333 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.333    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.447 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.447    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.561 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.561    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.718 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.793    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.122 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.122    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.672 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.672    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.786    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.900 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.900    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.014 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.014    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.128 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.128    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.242 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.242    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.356 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.356    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.470 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.470    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.627 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.495    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.824 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.824    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.357 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.708 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.708    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.825 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.825    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.942 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.942    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.059 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.059    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.176 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.176    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.333 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.258    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.590 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.140 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.254 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.254    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.368 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.368    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.482 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.482    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.596 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.596    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.710 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.710    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.824 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.824    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.938 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.938    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.095 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.083    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.412 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.945 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.945    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.062 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.530    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.647 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.647    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.764 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.764    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.921 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.025    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.813 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.927 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.927    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.041 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.041    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.155 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.155    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.269 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.269    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.383 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.383    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.497 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.497    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.611 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.611    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.768 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.448    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.777 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.777    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.986 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.440    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.737 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.919   106.656    sm/M_alum_out[0]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.148   106.804 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           1.028   107.832    sm/D_states_q[4]_i_14_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I3_O)        0.328   108.160 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.446   108.606    sm/D_states_q[1]_i_2_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124   108.730 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.730    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X30Y10         FDRE (Setup_fdre_C_D)        0.079   116.277    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.277    
                         arrival time                        -108.730    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.437ns  (logic 60.562ns (58.549%)  route 42.875ns (41.451%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         1.985     7.653    sm/D_states_q[4]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.150     7.803 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.272    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.600 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.099    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.223 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.998    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.122 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.620    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.768 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.395    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.723 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.723    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.236 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.236    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.353 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.353    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.470    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.587 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.587    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.704 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.704    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.821    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.938 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.947    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.318 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.439    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.277 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.277    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.394 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.394    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.511 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.511    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.745    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.862    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.988    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.105 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.262 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.295    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.098 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.098    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.215    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.692    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.083 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.204    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.536 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.536    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.068 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.068    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.182 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.419    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.533 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.533    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.918 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.895    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.224 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.224    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.774 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.774    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.888 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.888    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.002 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.002    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.116 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.116    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.353    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.467    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.738 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.749    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.078 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.078    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.611 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.962 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.962    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.079 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.079    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.196 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.205    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.322 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.322    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.838    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.170 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.720 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.720    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.834    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.176 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.176    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.290 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.299    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.684 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.756    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.085 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.085    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.618 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.618    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.735 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.735    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.852 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.852    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.969 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.969    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.086 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.086    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.203 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.212    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.329 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.329    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.446 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.446    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.603 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.755    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.087 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.087    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.637 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.637    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.751 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.751    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.865 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.865    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.979 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.979    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.093 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.102    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.216 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.216    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.330 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.330    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.444    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.601 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.526    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.855 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.855    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.405 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.870    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.984 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.984    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.098 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.098    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.212 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.212    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.369 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.380    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.709 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.709    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.259 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.259    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.373 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.373    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.487 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.487    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.601 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.601    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.715 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.724    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.838 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.838    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.952 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.952    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.066 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.066    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.223 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.341    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.126 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.126    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.240 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.354 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.354    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.591    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.705 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.705    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.819 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.933 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.933    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.090 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.223    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.552 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.552    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.102 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.216 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.216    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.330 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.330    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.444 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.444    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.558 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.567    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.681 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.681    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.795 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.795    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.909 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.909    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.066 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.030    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.359 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.359    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.909 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.909    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.023 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.137 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.374    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.602 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.602    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.873 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.837    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.166 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.567 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.567    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.681 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.681    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.795 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.804    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.918 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.918    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.032 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.032    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.146 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.146    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.260 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.260    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.374 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.374    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.531 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.607    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.936 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.936    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.486 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.600    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.837    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.179 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.179    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.293 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.293    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.450 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.623    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.952 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.485 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.485    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.602 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.602    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.719 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.719    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.836 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.836    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.953 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.070 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.079    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.196 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.196    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.313 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.313    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.470 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.872    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.660 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.660    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.774 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.774    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.888 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.888    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.116 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.116    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.230 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.230    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.344 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.353    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.467    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.624 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.759    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.088 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.088    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.638 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.638    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.752 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.752    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.866 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.866    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.980 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.094 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.322    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.436    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.593 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.625    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.954 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.954    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.604    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.721 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.721    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.955    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.072 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.072    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.189 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.189    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.306 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.306    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.463 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.602    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.934 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.934    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.484 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.598 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.598    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.712 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.712    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.826 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.826    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.940 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.940    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.054 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.054    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.168 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.168    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.282 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.282    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.439 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.712    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.041 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.041    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.442 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.397 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.556    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.885 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.286 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.628 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.742    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.856    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.970    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.084    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.241 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.441    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.770 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.770    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.303 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.303    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.420 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.420    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.537 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.537    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.654 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.654    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.771 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.771    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.888 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.888    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.122 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.279 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.424    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.227 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.227    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.344 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.344    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.461 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.578 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.578    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.695 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.812 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.929 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.929    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.046 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.046    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.203 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.256    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.044 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.044    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.158 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.158    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.272 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.272    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.386 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.500 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.500    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.614 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.614    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.728 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.728    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.842 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.842    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.999 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.884    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.213 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.213    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.763 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.763    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.877 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.877    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.991 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.991    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.105 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.105    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.219 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.219    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.333 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.333    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.447 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.447    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.561 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.561    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.718 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.793    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.122 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.122    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.672 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.672    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.786    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.900 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.900    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.014 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.014    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.128 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.128    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.242 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.242    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.356 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.356    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.470 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.470    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.627 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.495    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.824 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.824    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.357 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.708 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.708    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.825 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.825    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.942 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.942    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.059 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.059    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.176 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.176    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.333 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.258    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.590 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.140 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.254 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.254    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.368 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.368    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.482 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.482    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.596 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.596    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.710 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.710    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.824 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.824    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.938 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.938    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.095 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.083    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.412 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.945 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.945    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.062 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.530    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.647 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.647    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.764 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.764    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.921 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.025    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.813 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.927 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.927    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.041 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.041    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.155 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.155    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.269 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.269    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.383 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.383    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.497 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.497    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.611 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.611    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.768 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.448    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.777 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.777    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.986 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.440    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.737 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.919   106.656    sm/M_alum_out[0]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.148   106.804 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.655   107.460    sm/D_states_q[4]_i_14_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.328   107.788 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.675   108.463    sm/D_states_q[3]_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I2_O)        0.124   108.587 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.587    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X32Y9          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X32Y9          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X32Y9          FDSE (Setup_fdse_C_D)        0.029   116.227    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.227    
                         arrival time                        -108.587    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.429ns  (logic 60.562ns (58.554%)  route 42.868ns (41.446%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X30Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDSE (Prop_fdse_C_Q)         0.518     5.667 f  sm/D_states_q_reg[4]/Q
                         net (fo=125, routed)         1.985     7.653    sm/D_states_q[4]
    SLICE_X50Y3          LUT5 (Prop_lut5_I4_O)        0.150     7.803 f  sm/ram_reg_i_174/O
                         net (fo=1, routed)           0.469     8.272    sm/ram_reg_i_174_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.328     8.600 r  sm/ram_reg_i_156/O
                         net (fo=1, routed)           0.499     9.099    sm/ram_reg_i_156_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.223 f  sm/ram_reg_i_123/O
                         net (fo=1, routed)           0.775     9.998    sm/ram_reg_i_123_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.122 r  sm/ram_reg_i_59/O
                         net (fo=35, routed)          1.499    11.620    L_reg/M_sm_ra1[2]
    SLICE_X52Y17         LUT3 (Prop_lut3_I1_O)        0.148    11.768 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=52, routed)          0.626    12.395    sm/M_alum_a[31]
    SLICE_X52Y18         LUT2 (Prop_lut2_I1_O)        0.328    12.723 r  sm/D_registers_q[7][31]_i_196/O
                         net (fo=1, routed)           0.000    12.723    alum/S[0]
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.236 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.236    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.353 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.353    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.470    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.587 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.587    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.704 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.704    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.821 r  alum/D_registers_q_reg[7][31]_i_162/CO[3]
                         net (fo=1, routed)           0.000    13.821    alum/D_registers_q_reg[7][31]_i_162_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.938 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.009    13.947    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.064 r  alum/D_registers_q_reg[7][31]_i_123/CO[3]
                         net (fo=1, routed)           0.000    14.064    alum/D_registers_q_reg[7][31]_i_123_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.318 r  alum/D_registers_q_reg[7][31]_i_78/CO[0]
                         net (fo=36, routed)          1.121    15.439    alum/temp_out0[31]
    SLICE_X54Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.277 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.277    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.394 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.394    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.511 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.511    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.628    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.745    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.862    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.979 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.009    16.988    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.105 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.105    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.262 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=36, routed)          1.033    18.295    alum/temp_out0[30]
    SLICE_X50Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    19.098 r  alum/D_registers_q_reg[7][29]_i_89/CO[3]
                         net (fo=1, routed)           0.000    19.098    alum/D_registers_q_reg[7][29]_i_89_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  alum/D_registers_q_reg[7][29]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.215    alum/D_registers_q_reg[7][29]_i_84_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  alum/D_registers_q_reg[7][29]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.332    alum/D_registers_q_reg[7][29]_i_79_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    19.449    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.566    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.683 r  alum/D_registers_q_reg[7][29]_i_53/CO[3]
                         net (fo=1, routed)           0.009    19.692    alum/D_registers_q_reg[7][29]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.809 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.809    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.926 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.926    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.083 r  alum/D_registers_q_reg[7][29]_i_17/CO[1]
                         net (fo=36, routed)          1.121    21.204    alum/temp_out0[29]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.332    21.536 r  alum/D_registers_q[7][28]_i_68/O
                         net (fo=1, routed)           0.000    21.536    alum/D_registers_q[7][28]_i_68_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.068 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.068    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.182 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.182    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.296 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.296    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.410 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.009    22.419    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.533 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.533    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.647 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.647    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.761 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.918 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.977    23.895    alum/temp_out0[28]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.224 r  alum/D_registers_q[7][27]_i_58/O
                         net (fo=1, routed)           0.000    24.224    alum/D_registers_q[7][27]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.774 r  alum/D_registers_q_reg[7][27]_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.774    alum/D_registers_q_reg[7][27]_i_51_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.888 r  alum/D_registers_q_reg[7][27]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.888    alum/D_registers_q_reg[7][27]_i_46_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.002 r  alum/D_registers_q_reg[7][27]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.002    alum/D_registers_q_reg[7][27]_i_41_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.116 r  alum/D_registers_q_reg[7][27]_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.116    alum/D_registers_q_reg[7][27]_i_36_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.230 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.230    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.344 r  alum/D_registers_q_reg[7][27]_i_26/CO[3]
                         net (fo=1, routed)           0.009    25.353    alum/D_registers_q_reg[7][27]_i_26_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.467 r  alum/D_registers_q_reg[7][27]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.467    alum/D_registers_q_reg[7][27]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.581 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.581    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.738 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.011    26.749    alum/temp_out0[27]
    SLICE_X46Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.078 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.078    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.611 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.611    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.728 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.728    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.845 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.845    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.962 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.962    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.079 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.079    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.196 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.205    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.322 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.322    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.439 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.439    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.596 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.242    29.838    alum/temp_out0[26]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    30.170 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.170    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.720 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.720    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.834 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.834    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.948 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.948    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.062 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.062    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.176 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.176    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.290 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.299    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.684 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.072    32.756    alum/temp_out0[25]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.085 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.085    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.618 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.618    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.735 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.735    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.852 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.852    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.969 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.969    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.086 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.086    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.203 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.212    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.329 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.329    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.446 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.446    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.603 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.152    35.755    alum/temp_out0[24]
    SLICE_X36Y20         LUT3 (Prop_lut3_I0_O)        0.332    36.087 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.087    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.637 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.637    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.751 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.751    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.865 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.865    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.979 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.979    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.093 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.102    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.216 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.216    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.330 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.330    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.444 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.444    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.601 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.925    38.526    alum/temp_out0[23]
    SLICE_X37Y20         LUT3 (Prop_lut3_I0_O)        0.329    38.855 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.855    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.405 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.405    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.519 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.519    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.633 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.633    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.747 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.747    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.861 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    39.870    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.984 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.984    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.098 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.098    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.212 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.212    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.369 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.011    41.380    alum/temp_out0[22]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.329    41.709 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.709    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.259 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.259    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.373 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.373    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.487 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.487    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.601 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.601    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.715 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.009    42.724    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.838 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.838    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.952 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.952    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.066 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.066    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.223 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.118    44.341    alum/temp_out0[21]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.126 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.126    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.240 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.240    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.354 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.354    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.468 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.468    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.582 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.591    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.705 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.705    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.819 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.819    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.933 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.933    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.090 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.133    47.223    alum/temp_out0[20]
    SLICE_X44Y20         LUT3 (Prop_lut3_I0_O)        0.329    47.552 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.552    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.102 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.102    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.216 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.216    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.330 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.330    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.444 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.444    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.558 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.009    48.567    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.681 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.681    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.795 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.795    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.909 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.909    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.066 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.964    50.030    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    50.359 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.359    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.909 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.909    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.023 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.023    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.137 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.137    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.251 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.251    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.365 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    51.374    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.488 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.488    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.602 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.602    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.716 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.716    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.873 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.963    52.837    alum/temp_out0[18]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    53.166 r  alum/D_registers_q[7][17]_i_53/O
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q[7][17]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    53.567 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.567    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.681 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.681    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.795 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.804    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.918 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.918    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.032 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.032    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.146 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.146    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.260 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.260    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.374 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.374    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.531 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.077    55.607    alum/temp_out0[17]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    55.936 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.936    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.486 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.600 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.600    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.714 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.837    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.951 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.951    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.065 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.065    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.179 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.179    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.293 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.293    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.450 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.173    58.623    alum/temp_out0[16]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.952 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.485 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.485    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.602 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.602    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.719 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.719    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.836 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.836    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.953 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.953    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.070 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    60.079    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.196 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.196    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.313 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.313    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.470 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.402    61.872    alum/temp_out0[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.660 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.660    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.774 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.774    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.888 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.888    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.116 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.116    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.230 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.230    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.344 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.353    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.467 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.467    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.624 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.135    64.759    alum/temp_out0[14]
    SLICE_X57Y14         LUT3 (Prop_lut3_I0_O)        0.329    65.088 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.088    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.638 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.638    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.752 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.752    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.866 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.866    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.980 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.980    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.094 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.094    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.208 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.208    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.322 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.322    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.436 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.436    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.593 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.032    67.625    alum/temp_out0[13]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.954 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.954    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.487 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.487    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.604 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.604    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.721 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.721    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.838 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.838    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.955 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.955    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.072 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.072    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.189 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.189    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.306 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.306    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.463 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.139    70.602    alum/temp_out0[12]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.934 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.934    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.484 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.484    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.598 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.598    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.712 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.712    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.826 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.826    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.940 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.940    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.054 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.054    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.168 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.168    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.282 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.282    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.439 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.273    73.712    alum/temp_out0[11]
    SLICE_X51Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.041 r  alum/D_registers_q[7][10]_i_53/O
                         net (fo=1, routed)           0.000    74.041    alum/D_registers_q[7][10]_i_53_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.442 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.442    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.556 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.556    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.670 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.670    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.784 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.784    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.898 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.898    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.012 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.012    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.240 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.240    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.397 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.159    76.556    alum/temp_out0[10]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.329    76.885 r  alum/D_registers_q[7][9]_i_50/O
                         net (fo=1, routed)           0.000    76.885    alum/D_registers_q[7][9]_i_50_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.286 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.286    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.400 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.400    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.514 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.514    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.628 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.628    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.742 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.742    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.856 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.856    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.970 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.970    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.084    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.241 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.200    79.441    alum/temp_out0[9]
    SLICE_X54Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.770 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.770    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.303 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.303    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.420 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.420    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.537 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.537    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.654 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.654    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.771 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.771    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.888 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.888    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.005 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.005    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.122 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.122    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.279 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.145    82.424    alum/temp_out0[8]
    SLICE_X50Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    83.227 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.227    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.344 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.344    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.461 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.578 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.578    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.695 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.812 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.929 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.929    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.046 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.046    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.203 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          1.053    85.256    alum/temp_out0[7]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.044 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.044    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.158 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.158    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.272 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.272    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.386 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.500 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.500    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.614 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.614    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.728 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.728    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.842 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.842    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.999 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.885    87.884    alum/temp_out0[6]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    88.213 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.213    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.763 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.763    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.877 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.877    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.991 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.991    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.105 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.105    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.219 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.219    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.333 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.333    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.447 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.447    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.561 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.561    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.718 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.075    90.793    alum/temp_out0[5]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.122 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.122    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.672 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.672    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.786 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.786    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.900 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.900    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.014 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.014    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.128 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.128    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.242 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.242    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.356 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.356    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.470 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.470    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.627 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.868    93.495    alum/temp_out0[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    93.824 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.824    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.357 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.357    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.474 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.474    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.591 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.591    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.708 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.708    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.825 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.825    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.942 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.942    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.059 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.059    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.176 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.176    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.333 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.925    96.258    alum/temp_out0[3]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.332    96.590 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.140 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.140    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.254 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.254    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.368 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.368    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.482 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.482    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.596 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.596    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.710 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.710    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.824 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.824    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.938 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.938    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.095 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.988    99.083    alum/temp_out0[2]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.412 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.412    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.945 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.945    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.062 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.062    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.296 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.296    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.413 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.413    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.530 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.530    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.647 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.647    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.764 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.764    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.921 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.104   102.025    alum/temp_out0[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   102.813 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.927 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   102.927    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.041 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.041    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.155 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.155    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.269 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.269    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.383 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.383    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.497 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.497    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.611 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.611    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.768 r  alum/D_registers_q_reg[7][0]_i_15/CO[1]
                         net (fo=1, routed)           0.680   104.448    sm/temp_out0[0]
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.777 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.777    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y11         MUXF7 (Prop_muxf7_I0_O)      0.209   104.986 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.455   105.440    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.297   105.737 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.919   106.656    sm/M_alum_out[0]
    SLICE_X38Y7          LUT2 (Prop_lut2_I0_O)        0.148   106.804 r  sm/D_states_q[4]_i_14/O
                         net (fo=4, routed)           0.655   107.460    sm/D_states_q[4]_i_14_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.328   107.788 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.667   108.455    sm/D_states_q[3]_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I2_O)        0.124   108.579 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.579    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X32Y9          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X32Y9          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X32Y9          FDSE (Setup_fdse_C_D)        0.031   116.229    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -108.579    
  -------------------------------------------------------------------
                         slack                                  7.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.850    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.850    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.850    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.850    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.854    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.854    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.854    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.854    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.826     2.016    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y15         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.754%)  route 0.317ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr1/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.317     1.961    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y14         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.754%)  route 0.317ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.559     1.503    sr1/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.317     1.961    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y14         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y14         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.537    
    SLICE_X30Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.847    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y11   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y13   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y12   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y17   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y12   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y15   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y14   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y15   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y15   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y14   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y15   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y15   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.571ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.766ns (18.647%)  route 3.342ns (81.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          1.999     7.664    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X30Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.788 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.999     8.787    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.344     9.255    fifo_reset_cond/AS[0]
    SLICE_X28Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X28Y10         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                106.571    

Slack (MET) :             106.571ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.766ns (18.647%)  route 3.342ns (81.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          1.999     7.664    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X30Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.788 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.999     8.787    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.344     9.255    fifo_reset_cond/AS[0]
    SLICE_X28Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X28Y10         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                106.571    

Slack (MET) :             106.571ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.766ns (18.647%)  route 3.342ns (81.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          1.999     7.664    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X30Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.788 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.999     8.787    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.344     9.255    fifo_reset_cond/AS[0]
    SLICE_X28Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X28Y10         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                106.571    

Slack (MET) :             106.571ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.766ns (18.647%)  route 3.342ns (81.353%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          1.999     7.664    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X30Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.788 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.999     8.787    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I5_O)        0.124     8.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.344     9.255    fifo_reset_cond/AS[0]
    SLICE_X28Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X28Y10         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                106.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.227ns (28.519%)  route 0.569ns (71.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDSE (Prop_fdse_C_Q)         0.128     1.635 r  sm/D_states_q_reg[7]/Q
                         net (fo=119, routed)         0.449     2.084    sm/D_states_q[7]
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.099     2.183 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.120     2.303    fifo_reset_cond/AS[0]
    SLICE_X28Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X28Y10         FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.227ns (28.519%)  route 0.569ns (71.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDSE (Prop_fdse_C_Q)         0.128     1.635 r  sm/D_states_q_reg[7]/Q
                         net (fo=119, routed)         0.449     2.084    sm/D_states_q[7]
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.099     2.183 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.120     2.303    fifo_reset_cond/AS[0]
    SLICE_X28Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X28Y10         FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.227ns (28.519%)  route 0.569ns (71.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDSE (Prop_fdse_C_Q)         0.128     1.635 r  sm/D_states_q_reg[7]/Q
                         net (fo=119, routed)         0.449     2.084    sm/D_states_q[7]
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.099     2.183 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.120     2.303    fifo_reset_cond/AS[0]
    SLICE_X28Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X28Y10         FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.227ns (28.519%)  route 0.569ns (71.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDSE (Prop_fdse_C_Q)         0.128     1.635 r  sm/D_states_q_reg[7]/Q
                         net (fo=119, routed)         0.449     2.084    sm/D_states_q[7]
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.099     2.183 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.120     2.303    fifo_reset_cond/AS[0]
    SLICE_X28Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X28Y10         FDPE (Remov_fdpe_C_PRE)     -0.095     1.426    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.877    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.731ns  (logic 11.805ns (32.138%)  route 24.927ns (67.862%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=2 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.850     7.516    L_reg/M_sm_pac[12]
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.152     7.668 f  L_reg/L_6764930d_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.840     8.508    L_reg/L_6764930d_remainder0_carry_i_23_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.326     8.834 f  L_reg/L_6764930d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.835     9.668    L_reg/L_6764930d_remainder0_carry_i_12_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.152     9.820 f  L_reg/L_6764930d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.458    10.278    L_reg/L_6764930d_remainder0_carry_i_20_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.326    10.604 r  L_reg/L_6764930d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.575    11.179    L_reg/L_6764930d_remainder0_carry_i_10_n_0
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    11.303 r  L_reg/L_6764930d_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.850 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_carry/O[2]
                         net (fo=1, routed)           0.779    12.629    L_reg/L_6764930d_remainder0[2]
    SLICE_X59Y14         LUT4 (Prop_lut4_I1_O)        0.328    12.957 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.404    14.361    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.326    14.687 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.633    15.320    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.470 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.057    16.527    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.352    16.879 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.857    17.736    L_reg/i__carry_i_19_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.328    18.064 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.751    18.815    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.794    19.733    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.857 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.857    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.237 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.237    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.456 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.014    21.470    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.295    21.765 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.805    22.570    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.694 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.823    23.517    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.149    23.666 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.856    24.522    L_reg/i__carry_i_13_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I0_O)        0.360    24.882 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.014    25.896    L_reg/i__carry_i_23_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.222 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.808    27.030    L_reg/i__carry_i_13_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.150    27.180 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.060    28.240    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.566 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.566    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.116 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.116    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.230 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.230    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.344 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.344    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.566 f  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.387    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.686 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    31.130    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.254 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.867    32.121    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    32.245 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.670    32.915    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.124    33.039 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.094    34.133    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.150    34.283 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.818    38.101    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.879 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.879    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.398ns  (logic 11.569ns (31.785%)  route 24.829ns (68.215%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=2 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.850     7.516    L_reg/M_sm_pac[12]
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.152     7.668 f  L_reg/L_6764930d_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.840     8.508    L_reg/L_6764930d_remainder0_carry_i_23_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.326     8.834 f  L_reg/L_6764930d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.835     9.668    L_reg/L_6764930d_remainder0_carry_i_12_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.152     9.820 f  L_reg/L_6764930d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.458    10.278    L_reg/L_6764930d_remainder0_carry_i_20_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.326    10.604 r  L_reg/L_6764930d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.575    11.179    L_reg/L_6764930d_remainder0_carry_i_10_n_0
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    11.303 r  L_reg/L_6764930d_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.850 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_carry/O[2]
                         net (fo=1, routed)           0.779    12.629    L_reg/L_6764930d_remainder0[2]
    SLICE_X59Y14         LUT4 (Prop_lut4_I1_O)        0.328    12.957 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.404    14.361    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.326    14.687 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.633    15.320    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.470 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.057    16.527    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.352    16.879 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.857    17.736    L_reg/i__carry_i_19_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.328    18.064 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.751    18.815    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.794    19.733    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.857 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.857    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.237 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.237    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.456 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.014    21.470    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.295    21.765 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.805    22.570    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.694 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.823    23.517    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.149    23.666 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.856    24.522    L_reg/i__carry_i_13_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I0_O)        0.360    24.882 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.014    25.896    L_reg/i__carry_i_23_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.222 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.808    27.030    L_reg/i__carry_i_13_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.150    27.180 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.060    28.240    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.566 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.566    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.116 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.116    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.230 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.230    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.344 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.344    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.566 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.387    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.686 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    31.130    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.254 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.867    32.121    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    32.245 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.670    32.915    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.124    33.039 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.094    34.133    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124    34.257 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.721    37.978    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.546 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.546    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.942ns  (logic 11.574ns (32.203%)  route 24.368ns (67.797%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.850     7.516    L_reg/M_sm_pac[12]
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.152     7.668 f  L_reg/L_6764930d_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.840     8.508    L_reg/L_6764930d_remainder0_carry_i_23_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.326     8.834 f  L_reg/L_6764930d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.835     9.668    L_reg/L_6764930d_remainder0_carry_i_12_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.152     9.820 f  L_reg/L_6764930d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.458    10.278    L_reg/L_6764930d_remainder0_carry_i_20_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.326    10.604 r  L_reg/L_6764930d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.575    11.179    L_reg/L_6764930d_remainder0_carry_i_10_n_0
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    11.303 r  L_reg/L_6764930d_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.850 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_carry/O[2]
                         net (fo=1, routed)           0.779    12.629    L_reg/L_6764930d_remainder0[2]
    SLICE_X59Y14         LUT4 (Prop_lut4_I1_O)        0.328    12.957 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.404    14.361    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.326    14.687 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.633    15.320    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.470 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.057    16.527    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.352    16.879 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.857    17.736    L_reg/i__carry_i_19_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.328    18.064 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.751    18.815    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.794    19.733    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.857 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.857    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.237 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.237    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.456 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.014    21.470    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.295    21.765 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.805    22.570    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.694 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.823    23.517    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.149    23.666 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.856    24.522    L_reg/i__carry_i_13_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I0_O)        0.360    24.882 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.014    25.896    L_reg/i__carry_i_23_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.222 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.808    27.030    L_reg/i__carry_i_13_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.150    27.180 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.060    28.240    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.566 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.566    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.116 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.116    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.230 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.230    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.344 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.344    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.566 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.387    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.686 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    31.130    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.254 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.867    32.121    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    32.245 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.670    32.915    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.124    33.039 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.736    33.775    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y18         LUT3 (Prop_lut3_I0_O)        0.124    33.899 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.618    37.516    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.089 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.089    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.925ns  (logic 11.743ns (32.689%)  route 24.181ns (67.311%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.942     7.546    L_reg/M_sm_pbc[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.698 f  L_reg/L_6764930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.331     9.029    L_reg/L_6764930d_remainder0_carry_i_23__0_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.348     9.377 f  L_reg/L_6764930d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.618     9.995    L_reg/L_6764930d_remainder0_carry_i_12__0_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150    10.145 f  L_reg/L_6764930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.829    L_reg/L_6764930d_remainder0_carry_i_20__0_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.203 r  L_reg/L_6764930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.719    11.922    L_reg/L_6764930d_remainder0_carry_i_10__0_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.328    12.250 r  L_reg/L_6764930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.250    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.830 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_carry/O[2]
                         net (fo=1, routed)           0.407    13.237    L_reg/L_6764930d_remainder0_1[2]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.296    13.533 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.720    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I2_O)        0.326    15.579 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.031    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.181 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.018    17.199    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.356    17.555 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.104    18.660    L_reg/i__carry_i_19__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.701    19.686    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I3_O)        0.124    19.810 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.115    20.925    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X57Y4          LUT6 (Prop_lut6_I2_O)        0.124    21.049 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.049    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.447 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.447    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.686 f  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.047    22.733    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X60Y5          LUT5 (Prop_lut5_I1_O)        0.302    23.035 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.615    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.739 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.853    L_reg/i__carry_i_14__0_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.150    25.003 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.455    25.458    L_reg/i__carry_i_25__1_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.784 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.811    26.596    L_reg/i__carry_i_20__1_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I2_O)        0.124    26.720 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.837    27.557    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.711 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.801    28.512    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.839 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.389 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.389    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.503 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.503    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.816 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.142    30.958    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.306    31.264 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.423    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.547 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.120    32.667    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.124    32.791 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.171    32.962    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I4_O)        0.124    33.086 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.216    34.302    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I1_O)        0.153    34.455 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.916    37.372    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.073 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.073    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.749ns  (logic 11.527ns (32.244%)  route 24.222ns (67.756%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.942     7.546    L_reg/M_sm_pbc[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.698 f  L_reg/L_6764930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.331     9.029    L_reg/L_6764930d_remainder0_carry_i_23__0_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.348     9.377 f  L_reg/L_6764930d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.618     9.995    L_reg/L_6764930d_remainder0_carry_i_12__0_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150    10.145 f  L_reg/L_6764930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.829    L_reg/L_6764930d_remainder0_carry_i_20__0_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.203 r  L_reg/L_6764930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.719    11.922    L_reg/L_6764930d_remainder0_carry_i_10__0_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.328    12.250 r  L_reg/L_6764930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.250    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.830 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_carry/O[2]
                         net (fo=1, routed)           0.407    13.237    L_reg/L_6764930d_remainder0_1[2]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.296    13.533 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.720    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I2_O)        0.326    15.579 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.031    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.181 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.018    17.199    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.356    17.555 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.104    18.660    L_reg/i__carry_i_19__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.701    19.686    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I3_O)        0.124    19.810 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.115    20.925    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X57Y4          LUT6 (Prop_lut6_I2_O)        0.124    21.049 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.049    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.447 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.447    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.686 f  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.047    22.733    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X60Y5          LUT5 (Prop_lut5_I1_O)        0.302    23.035 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.615    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.739 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.853    L_reg/i__carry_i_14__0_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.150    25.003 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.455    25.458    L_reg/i__carry_i_25__1_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.784 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.811    26.596    L_reg/i__carry_i_20__1_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I2_O)        0.124    26.720 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.837    27.557    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.711 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.801    28.512    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.839 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.389 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.389    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.503 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.503    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.816 f  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.142    30.958    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.306    31.264 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.423    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.547 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.120    32.667    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.124    32.791 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.314    33.105    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I3_O)        0.124    33.229 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.157    34.386    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.124    34.510 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.874    37.384    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.898 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.898    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.696ns  (logic 11.811ns (33.087%)  route 23.885ns (66.913%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.942     7.546    L_reg/M_sm_pbc[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.698 f  L_reg/L_6764930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.331     9.029    L_reg/L_6764930d_remainder0_carry_i_23__0_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.348     9.377 f  L_reg/L_6764930d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.618     9.995    L_reg/L_6764930d_remainder0_carry_i_12__0_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150    10.145 f  L_reg/L_6764930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.829    L_reg/L_6764930d_remainder0_carry_i_20__0_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.203 r  L_reg/L_6764930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.719    11.922    L_reg/L_6764930d_remainder0_carry_i_10__0_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.328    12.250 r  L_reg/L_6764930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.250    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.830 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_carry/O[2]
                         net (fo=1, routed)           0.407    13.237    L_reg/L_6764930d_remainder0_1[2]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.296    13.533 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.720    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I2_O)        0.326    15.579 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.031    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.181 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.018    17.199    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.356    17.555 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.104    18.660    L_reg/i__carry_i_19__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.701    19.686    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I3_O)        0.124    19.810 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.115    20.925    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X57Y4          LUT6 (Prop_lut6_I2_O)        0.124    21.049 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.049    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.447 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.447    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.686 f  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.047    22.733    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X60Y5          LUT5 (Prop_lut5_I1_O)        0.302    23.035 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.615    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.739 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.853    L_reg/i__carry_i_14__0_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.150    25.003 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.455    25.458    L_reg/i__carry_i_25__1_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.784 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.811    26.596    L_reg/i__carry_i_20__1_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I2_O)        0.124    26.720 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.837    27.557    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.711 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.801    28.512    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.839 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.389 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.389    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.503 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.503    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.816 f  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.142    30.958    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.306    31.264 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.423    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.547 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.120    32.667    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.124    32.791 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.314    33.105    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I3_O)        0.124    33.229 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.157    34.386    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I2_O)        0.152    34.538 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.537    37.075    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.844 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.844    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.605ns  (logic 11.750ns (33.000%)  route 23.855ns (67.000%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.942     7.546    L_reg/M_sm_pbc[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.698 f  L_reg/L_6764930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.331     9.029    L_reg/L_6764930d_remainder0_carry_i_23__0_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.348     9.377 f  L_reg/L_6764930d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.618     9.995    L_reg/L_6764930d_remainder0_carry_i_12__0_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150    10.145 f  L_reg/L_6764930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.829    L_reg/L_6764930d_remainder0_carry_i_20__0_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.203 r  L_reg/L_6764930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.719    11.922    L_reg/L_6764930d_remainder0_carry_i_10__0_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.328    12.250 r  L_reg/L_6764930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.250    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.830 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_carry/O[2]
                         net (fo=1, routed)           0.407    13.237    L_reg/L_6764930d_remainder0_1[2]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.296    13.533 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.720    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I2_O)        0.326    15.579 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.031    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.181 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.018    17.199    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.356    17.555 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.104    18.660    L_reg/i__carry_i_19__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.701    19.686    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I3_O)        0.124    19.810 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.115    20.925    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X57Y4          LUT6 (Prop_lut6_I2_O)        0.124    21.049 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.049    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.447 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.447    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.686 f  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.047    22.733    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X60Y5          LUT5 (Prop_lut5_I1_O)        0.302    23.035 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.615    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.739 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.853    L_reg/i__carry_i_14__0_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.150    25.003 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.455    25.458    L_reg/i__carry_i_25__1_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.784 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.811    26.596    L_reg/i__carry_i_20__1_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I2_O)        0.124    26.720 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.837    27.557    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.711 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.801    28.512    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.839 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.389 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.389    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.503 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.503    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.816 f  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.142    30.958    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.306    31.264 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.423    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.547 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.120    32.667    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y6          LUT3 (Prop_lut3_I1_O)        0.124    32.791 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.314    33.105    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I3_O)        0.124    33.229 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.167    34.396    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y13         LUT4 (Prop_lut4_I2_O)        0.150    34.546 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.497    37.043    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.753 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.753    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.587ns  (logic 11.625ns (32.665%)  route 23.963ns (67.335%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.560     5.144    L_reg/clk_IBUF_BUFG
    SLICE_X53Y18         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.068     7.669    L_reg/M_sm_timer[13]
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.152     7.821 f  L_reg/L_6764930d_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.927     8.747    L_reg/L_6764930d_remainder0_carry_i_23__1_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.326     9.073 f  L_reg/L_6764930d_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.854     9.927    L_reg/L_6764930d_remainder0_carry_i_12__1_n_0
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.152    10.079 f  L_reg/L_6764930d_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.783    10.862    L_reg/L_6764930d_remainder0_carry_i_20__1_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I4_O)        0.352    11.214 r  L_reg/L_6764930d_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.773    11.987    L_reg/L_6764930d_remainder0_carry_i_10__1_n_0
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.326    12.313 r  L_reg/L_6764930d_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.313    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.846 r  timerseg_driver/decimal_renderer/L_6764930d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.846    timerseg_driver/decimal_renderer/L_6764930d_remainder0_carry_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.065 f  timerseg_driver/decimal_renderer/L_6764930d_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.740    14.805    L_reg/L_6764930d_remainder0_3[4]
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.321    15.126 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.669    15.795    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I2_O)        0.332    16.127 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.795    16.921    L_reg/i__carry_i_25__4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.045 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           0.966    18.011    L_reg/i__carry_i_22__1_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I3_O)        0.152    18.163 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.577    18.740    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y28         LUT4 (Prop_lut4_I1_O)        0.326    19.066 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           1.106    20.172    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.124    20.296 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.452    20.748    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.872 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.872    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.270 r  timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.270    timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.492 r  timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    22.370    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.299    22.669 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.830    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X56Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.954 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.935    23.890    timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y29         LUT2 (Prop_lut2_I0_O)        0.156    24.046 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.769    24.815    L_reg/i__carry_i_13__3_0
    SLICE_X55Y30         LUT5 (Prop_lut5_I0_O)        0.381    25.196 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.433    25.629    L_reg/i__carry_i_23__3_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    25.955 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.013    26.968    L_reg/i__carry_i_13__3_n_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I1_O)        0.152    27.120 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.366    27.486    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y30         LUT5 (Prop_lut5_I0_O)        0.332    27.818 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.818    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.351 r  timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.351    timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.468 r  timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.468    timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.687 f  timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.546    timerseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.295    29.841 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.274    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.124    30.398 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.206    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y29         LUT3 (Prop_lut3_I1_O)        0.124    31.330 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.807    32.137    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I3_O)        0.124    32.261 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.292    33.552    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y32         LUT4 (Prop_lut4_I2_O)        0.124    33.676 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.500    37.176    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.732 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.732    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.490ns  (logic 11.539ns (32.515%)  route 23.950ns (67.485%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=2 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.850     7.516    L_reg/M_sm_pac[12]
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.152     7.668 f  L_reg/L_6764930d_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.840     8.508    L_reg/L_6764930d_remainder0_carry_i_23_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.326     8.834 f  L_reg/L_6764930d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.835     9.668    L_reg/L_6764930d_remainder0_carry_i_12_n_0
    SLICE_X61Y15         LUT3 (Prop_lut3_I0_O)        0.152     9.820 f  L_reg/L_6764930d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.458    10.278    L_reg/L_6764930d_remainder0_carry_i_20_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.326    10.604 r  L_reg/L_6764930d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.575    11.179    L_reg/L_6764930d_remainder0_carry_i_10_n_0
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    11.303 r  L_reg/L_6764930d_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.303    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.850 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_carry/O[2]
                         net (fo=1, routed)           0.779    12.629    L_reg/L_6764930d_remainder0[2]
    SLICE_X59Y14         LUT4 (Prop_lut4_I1_O)        0.328    12.957 f  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.404    14.361    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.326    14.687 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.633    15.320    L_reg/i__carry__1_i_15_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.150    15.470 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.057    16.527    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.352    16.879 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.857    17.736    L_reg/i__carry_i_19_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.328    18.064 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.751    18.815    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.939 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.794    19.733    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    19.857 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.857    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.237 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.237    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.456 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.014    21.470    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.295    21.765 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.805    22.570    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.694 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.823    23.517    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.149    23.666 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.856    24.522    L_reg/i__carry_i_13_0
    SLICE_X65Y17         LUT5 (Prop_lut5_I0_O)        0.360    24.882 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.014    25.896    L_reg/i__carry_i_23_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.222 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.808    27.030    L_reg/i__carry_i_13_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I1_O)        0.150    27.180 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.060    28.240    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.326    28.566 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.566    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.116 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.116    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.230 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.230    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.344 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.344    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.566 r  aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.387    aseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.299    30.686 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    31.130    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.124    31.254 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.867    32.121    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124    32.245 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.670    32.915    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I5_O)        0.124    33.039 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.447    34.485    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124    34.609 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.489    37.099    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.637 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.637    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.481ns  (logic 11.523ns (32.476%)  route 23.958ns (67.524%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=4 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=11, routed)          1.942     7.546    L_reg/M_sm_pbc[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.698 f  L_reg/L_6764930d_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.331     9.029    L_reg/L_6764930d_remainder0_carry_i_23__0_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.348     9.377 f  L_reg/L_6764930d_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.618     9.995    L_reg/L_6764930d_remainder0_carry_i_12__0_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150    10.145 f  L_reg/L_6764930d_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.829    L_reg/L_6764930d_remainder0_carry_i_20__0_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.203 r  L_reg/L_6764930d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.719    11.922    L_reg/L_6764930d_remainder0_carry_i_10__0_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.328    12.250 r  L_reg/L_6764930d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.250    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.830 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_carry/O[2]
                         net (fo=1, routed)           0.407    13.237    L_reg/L_6764930d_remainder0_1[2]
    SLICE_X59Y7          LUT4 (Prop_lut4_I1_O)        0.296    13.533 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.720    15.253    L_reg/i__carry_i_13__2_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I2_O)        0.326    15.579 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.452    16.031    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.181 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.018    17.199    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X55Y5          LUT5 (Prop_lut5_I4_O)        0.356    17.555 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.104    18.660    L_reg/i__carry_i_19__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.701    19.686    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I3_O)        0.124    19.810 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.115    20.925    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X57Y4          LUT6 (Prop_lut6_I2_O)        0.124    21.049 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.049    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.447 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.447    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.686 f  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.047    22.733    L_reg/L_6764930d_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X60Y5          LUT5 (Prop_lut5_I1_O)        0.302    23.035 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.580    23.615    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X58Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.739 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.114    24.853    L_reg/i__carry_i_14__0_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.150    25.003 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.455    25.458    L_reg/i__carry_i_25__1_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.784 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.811    26.596    L_reg/i__carry_i_20__1_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I2_O)        0.124    26.720 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.837    27.557    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.711 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.801    28.512    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.839 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.389 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.389    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.503 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.503    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.816 r  bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.142    30.958    bseg_driver/decimal_renderer/L_6764930d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.306    31.264 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    31.423    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.547 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.313    31.859    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I2_O)        0.124    31.983 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.805    32.788    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.912 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.196    34.109    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.124    34.233 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.887    37.120    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.630 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.630    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.408ns (60.152%)  route 0.933ns (39.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.933     2.581    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.848 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.848    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.409ns (59.859%)  route 0.945ns (40.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.945     2.594    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.862 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.862    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.373ns (58.121%)  route 0.989ns (41.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.989     2.661    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.869 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.869    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.432ns (60.734%)  route 0.926ns (39.266%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.582     1.526    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.690 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.503     2.193    aseg_driver/ctr/S[0]
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.045     2.238 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.660    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.883 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.883    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.505ns (63.503%)  route 0.865ns (36.497%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.582     1.526    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.503     2.193    aseg_driver/ctr/S[0]
    SLICE_X65Y36         LUT2 (Prop_lut2_I1_O)        0.044     2.237 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.599    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.297     3.895 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.895    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.442ns (60.728%)  route 0.933ns (39.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.582     1.526    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.502     2.192    aseg_driver/ctr/S[0]
    SLICE_X65Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.237 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.667    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.900 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.900    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.383ns (58.396%)  route 0.985ns (41.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.985     2.664    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.906 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.906    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.430ns (59.555%)  route 0.971ns (40.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X46Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.971     2.643    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.909 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.909    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.420ns (58.904%)  route 0.991ns (41.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.991     2.639    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.918 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.918    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.373ns (57.359%)  route 1.021ns (42.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X58Y2          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           1.021     2.700    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.932 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.932    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 1.643ns (34.762%)  route 3.083ns (65.238%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.959     3.477    reset_cond/butt_reset_IBUF
    SLICE_X34Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.125     4.726    reset_cond/M_reset_cond_in
    SLICE_X46Y18         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y18         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.643ns (36.222%)  route 2.893ns (63.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.959     3.477    reset_cond/butt_reset_IBUF
    SLICE_X34Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.934     4.536    reset_cond/M_reset_cond_in
    SLICE_X42Y22         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y22         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.643ns (36.222%)  route 2.893ns (63.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.959     3.477    reset_cond/butt_reset_IBUF
    SLICE_X34Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.934     4.536    reset_cond/M_reset_cond_in
    SLICE_X42Y22         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y22         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.643ns (36.222%)  route 2.893ns (63.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.959     3.477    reset_cond/butt_reset_IBUF
    SLICE_X34Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.601 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.934     4.536    reset_cond/M_reset_cond_in
    SLICE_X42Y22         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y22         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 1.641ns (37.223%)  route 2.768ns (62.777%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.768     4.286    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.410 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.410    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X43Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.448     4.853    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X43Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_109221996[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.302ns  (logic 1.630ns (37.892%)  route 2.672ns (62.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.672     4.178    forLoop_idx_0_109221996[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.302 r  forLoop_idx_0_109221996[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.302    forLoop_idx_0_109221996[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X35Y2          FDRE                                         r  forLoop_idx_0_109221996[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445     4.850    forLoop_idx_0_109221996[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  forLoop_idx_0_109221996[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_109221996[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.658ns (38.947%)  route 2.600ns (61.053%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.600     4.134    forLoop_idx_0_109221996[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124     4.258 r  forLoop_idx_0_109221996[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.258    forLoop_idx_0_109221996[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_109221996[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.447     4.852    forLoop_idx_0_109221996[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_109221996[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.640ns (39.174%)  route 2.547ns (60.826%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.547     4.063    forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.187 r  forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.187    forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X35Y2          FDRE                                         r  forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445     4.850    forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_109221996[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.624ns (39.043%)  route 2.536ns (60.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.536     4.036    forLoop_idx_0_109221996[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  forLoop_idx_0_109221996[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.160    forLoop_idx_0_109221996[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X29Y1          FDRE                                         r  forLoop_idx_0_109221996[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.448     4.853    forLoop_idx_0_109221996[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  forLoop_idx_0_109221996[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.055ns  (logic 1.639ns (40.412%)  route 2.416ns (59.588%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.416     3.931    forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124     4.055 r  forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.055    forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y3          FDRE                                         r  forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         1.445     4.850    forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.327ns (23.325%)  route 1.075ns (76.675%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.075     1.357    forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.402 r  forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.402    forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y3          FDRE                                         r  forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  forLoop_idx_0_972672512[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_109221996[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.341ns (24.140%)  route 1.073ns (75.860%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.073     1.369    forLoop_idx_0_109221996[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.414 r  forLoop_idx_0_109221996[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.414    forLoop_idx_0_109221996[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_109221996[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.833     2.023    forLoop_idx_0_109221996[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_109221996[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_109221996[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.313ns (21.883%)  route 1.117ns (78.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.117     1.385    forLoop_idx_0_109221996[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.430 r  forLoop_idx_0_109221996[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.430    forLoop_idx_0_109221996[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X29Y1          FDRE                                         r  forLoop_idx_0_109221996[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.834     2.024    forLoop_idx_0_109221996[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y1          FDRE                                         r  forLoop_idx_0_109221996[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.329ns (22.472%)  route 1.134ns (77.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.134     1.417    forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.462 r  forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.462    forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X35Y2          FDRE                                         r  forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  forLoop_idx_0_972672512[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_109221996[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.478ns  (logic 0.319ns (21.575%)  route 1.159ns (78.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.159     1.433    forLoop_idx_0_109221996[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.478 r  forLoop_idx_0_109221996[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.478    forLoop_idx_0_109221996[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X35Y2          FDRE                                         r  forLoop_idx_0_109221996[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.832     2.022    forLoop_idx_0_109221996[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  forLoop_idx_0_109221996[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_109221996[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.347ns (23.137%)  route 1.152ns (76.863%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.152     1.453    forLoop_idx_0_109221996[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.498 r  forLoop_idx_0_109221996[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.498    forLoop_idx_0_109221996[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_109221996[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.833     2.023    forLoop_idx_0_109221996[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  forLoop_idx_0_109221996[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.331ns (21.613%)  route 1.202ns (78.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.862     1.148    reset_cond/butt_reset_IBUF
    SLICE_X34Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.193 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.340     1.533    reset_cond/M_reset_cond_in
    SLICE_X42Y22         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y22         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.331ns (21.613%)  route 1.202ns (78.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.862     1.148    reset_cond/butt_reset_IBUF
    SLICE_X34Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.193 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.340     1.533    reset_cond/M_reset_cond_in
    SLICE_X42Y22         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y22         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.331ns (21.613%)  route 1.202ns (78.387%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.862     1.148    reset_cond/butt_reset_IBUF
    SLICE_X34Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.193 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.340     1.533    reset_cond/M_reset_cond_in
    SLICE_X42Y22         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y22         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.330ns (21.364%)  route 1.214ns (78.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.214     1.499    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X43Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.544 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.544    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X43Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=566, routed)         0.834     2.024    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X43Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





