Loading plugins phase: Elapsed time ==> 0s.466ms
Initializing data phase: Elapsed time ==> 2s.082ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Navigation01.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.078ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.125ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Navigation01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Navigation01.cyprj -dcpsoc3 Navigation01.v -verilog
======================================================================

======================================================================
Compiling:  Navigation01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Navigation01.cyprj -dcpsoc3 Navigation01.v -verilog
======================================================================

======================================================================
Compiling:  Navigation01.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Navigation01.cyprj -dcpsoc3 -verilog Navigation01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Apr 04 18:46:41 2017


======================================================================
Compiling:  Navigation01.v
Program  :   vpp
Options  :    -yv2 -q10 Navigation01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Apr 04 18:46:42 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_20\B_Counter_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Navigation01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Navigation01.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Navigation01.cyprj -dcpsoc3 -verilog Navigation01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Apr 04 18:46:42 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\codegentemp\Navigation01.ctl'.
Linking 'C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\codegentemp\Navigation01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_20\B_Counter_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Navigation01.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Navigation01.cyprj -dcpsoc3 -verilog Navigation01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Apr 04 18:46:45 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\codegentemp\Navigation01.ctl'.
Linking 'C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\codegentemp\Navigation01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_20\cydff_v1_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_20\B_Counter_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_Motor:Net_101\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motor:PWMUDB:capt_rising\
	\PWM_Motor:PWMUDB:capt_falling\
	\PWM_Motor:PWMUDB:trig_rise\
	\PWM_Motor:PWMUDB:trig_fall\
	\PWM_Motor:PWMUDB:sc_kill\
	\PWM_Motor:PWMUDB:km_run\
	\PWM_Motor:PWMUDB:min_kill\
	\PWM_Motor:PWMUDB:km_tc\
	\PWM_Motor:PWMUDB:db_tc\
	\PWM_Motor:PWMUDB:dith_sel\
	\PWM_Motor:PWMUDB:compare2\
	Net_460
	Net_461
	\PWM_Motor:PWMUDB:MODULE_1:b_31\
	\PWM_Motor:PWMUDB:MODULE_1:b_30\
	\PWM_Motor:PWMUDB:MODULE_1:b_29\
	\PWM_Motor:PWMUDB:MODULE_1:b_28\
	\PWM_Motor:PWMUDB:MODULE_1:b_27\
	\PWM_Motor:PWMUDB:MODULE_1:b_26\
	\PWM_Motor:PWMUDB:MODULE_1:b_25\
	\PWM_Motor:PWMUDB:MODULE_1:b_24\
	\PWM_Motor:PWMUDB:MODULE_1:b_23\
	\PWM_Motor:PWMUDB:MODULE_1:b_22\
	\PWM_Motor:PWMUDB:MODULE_1:b_21\
	\PWM_Motor:PWMUDB:MODULE_1:b_20\
	\PWM_Motor:PWMUDB:MODULE_1:b_19\
	\PWM_Motor:PWMUDB:MODULE_1:b_18\
	\PWM_Motor:PWMUDB:MODULE_1:b_17\
	\PWM_Motor:PWMUDB:MODULE_1:b_16\
	\PWM_Motor:PWMUDB:MODULE_1:b_15\
	\PWM_Motor:PWMUDB:MODULE_1:b_14\
	\PWM_Motor:PWMUDB:MODULE_1:b_13\
	\PWM_Motor:PWMUDB:MODULE_1:b_12\
	\PWM_Motor:PWMUDB:MODULE_1:b_11\
	\PWM_Motor:PWMUDB:MODULE_1:b_10\
	\PWM_Motor:PWMUDB:MODULE_1:b_9\
	\PWM_Motor:PWMUDB:MODULE_1:b_8\
	\PWM_Motor:PWMUDB:MODULE_1:b_7\
	\PWM_Motor:PWMUDB:MODULE_1:b_6\
	\PWM_Motor:PWMUDB:MODULE_1:b_5\
	\PWM_Motor:PWMUDB:MODULE_1:b_4\
	\PWM_Motor:PWMUDB:MODULE_1:b_3\
	\PWM_Motor:PWMUDB:MODULE_1:b_2\
	\PWM_Motor:PWMUDB:MODULE_1:b_1\
	\PWM_Motor:PWMUDB:MODULE_1:b_0\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_462
	Net_459
	\PWM_Motor:Net_113\
	\PWM_Motor:Net_107\
	\PWM_Motor:Net_114\
	\UART:BUART:reset_sr\
	Net_694
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_690
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	Net_264
	\Counter_PID:Net_89\
	\Counter_PID:Net_95\
	\Counter_PID:Net_102\
	Net_215
	Net_219
	\Counter_Tick_Timeout:Net_89\
	\Counter_Tick_Timeout:Net_95\
	\Counter_Tick_Timeout:Net_102\
	\PWM_Servo:Net_101\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Servo:PWMUDB:capt_rising\
	\PWM_Servo:PWMUDB:capt_falling\
	\PWM_Servo:PWMUDB:trig_rise\
	\PWM_Servo:PWMUDB:trig_fall\
	\PWM_Servo:PWMUDB:sc_kill\
	\PWM_Servo:PWMUDB:km_run\
	\PWM_Servo:PWMUDB:min_kill\
	\PWM_Servo:PWMUDB:km_tc\
	\PWM_Servo:PWMUDB:db_tc\
	\PWM_Servo:PWMUDB:dith_sel\
	\PWM_Servo:PWMUDB:compare2\
	Net_572
	Net_573
	\PWM_Servo:PWMUDB:MODULE_7:b_31\
	\PWM_Servo:PWMUDB:MODULE_7:b_30\
	\PWM_Servo:PWMUDB:MODULE_7:b_29\
	\PWM_Servo:PWMUDB:MODULE_7:b_28\
	\PWM_Servo:PWMUDB:MODULE_7:b_27\
	\PWM_Servo:PWMUDB:MODULE_7:b_26\
	\PWM_Servo:PWMUDB:MODULE_7:b_25\
	\PWM_Servo:PWMUDB:MODULE_7:b_24\
	\PWM_Servo:PWMUDB:MODULE_7:b_23\
	\PWM_Servo:PWMUDB:MODULE_7:b_22\
	\PWM_Servo:PWMUDB:MODULE_7:b_21\
	\PWM_Servo:PWMUDB:MODULE_7:b_20\
	\PWM_Servo:PWMUDB:MODULE_7:b_19\
	\PWM_Servo:PWMUDB:MODULE_7:b_18\
	\PWM_Servo:PWMUDB:MODULE_7:b_17\
	\PWM_Servo:PWMUDB:MODULE_7:b_16\
	\PWM_Servo:PWMUDB:MODULE_7:b_15\
	\PWM_Servo:PWMUDB:MODULE_7:b_14\
	\PWM_Servo:PWMUDB:MODULE_7:b_13\
	\PWM_Servo:PWMUDB:MODULE_7:b_12\
	\PWM_Servo:PWMUDB:MODULE_7:b_11\
	\PWM_Servo:PWMUDB:MODULE_7:b_10\
	\PWM_Servo:PWMUDB:MODULE_7:b_9\
	\PWM_Servo:PWMUDB:MODULE_7:b_8\
	\PWM_Servo:PWMUDB:MODULE_7:b_7\
	\PWM_Servo:PWMUDB:MODULE_7:b_6\
	\PWM_Servo:PWMUDB:MODULE_7:b_5\
	\PWM_Servo:PWMUDB:MODULE_7:b_4\
	\PWM_Servo:PWMUDB:MODULE_7:b_3\
	\PWM_Servo:PWMUDB:MODULE_7:b_2\
	\PWM_Servo:PWMUDB:MODULE_7:b_1\
	\PWM_Servo:PWMUDB:MODULE_7:b_0\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_574
	Net_571
	\PWM_Servo:Net_113\
	\PWM_Servo:Net_107\
	\PWM_Servo:Net_114\
	\Timer_Row:Net_260\
	Net_683
	Net_687
	\Timer_Row:Net_53\
	\Timer_Row:TimerUDB:ctrl_ten\
	\Timer_Row:TimerUDB:ctrl_tmode_1\
	\Timer_Row:TimerUDB:ctrl_tmode_0\
	\Timer_Row:TimerUDB:ctrl_ic_1\
	\Timer_Row:TimerUDB:ctrl_ic_0\
	Net_686
	\Timer_Row:TimerUDB:zeros_3\
	\Timer_Row:TimerUDB:zeros_2\
	\Timer_Row:Net_102\
	\Timer_Row:Net_266\
	\Timer_Line_Begin:Net_260\
	Net_682
	\Timer_Line_Begin:Net_53\
	\Timer_Line_Begin:TimerUDB:ctrl_ten\
	\Timer_Line_Begin:TimerUDB:ctrl_tmode_1\
	\Timer_Line_Begin:TimerUDB:ctrl_tmode_0\
	Net_681
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:lt\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:gt\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:gte\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:lte\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:neq\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\
	\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\
	\Timer_Line_Begin:TimerUDB:zeros_3\
	\Timer_Line_Begin:TimerUDB:zeros_2\
	\Timer_Line_Begin:Net_102\
	\Timer_Line_Begin:Net_266\
	\Timer_Line_End:Net_260\
	Net_921
	\Timer_Line_End:Net_53\
	\Timer_Line_End:TimerUDB:ctrl_ten\
	\Timer_Line_End:TimerUDB:ctrl_tmode_1\
	\Timer_Line_End:TimerUDB:ctrl_tmode_0\
	Net_920
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_1\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_0\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_0\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_1\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_1\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lti_0\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gti_0\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_0\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xneq\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlt\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlte\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgt\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgte\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:lt\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:gt\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:gte\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:lte\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:neq\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_1\
	\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_0\
	\Timer_Line_End:TimerUDB:zeros_3\
	\Timer_Line_End:TimerUDB:zeros_2\
	\Timer_Line_End:Net_102\
	\Timer_Line_End:Net_266\
	Net_864
	Net_863
	\Counter_Last_Row:Net_49\
	\Counter_Last_Row:Net_82\
	\Counter_Last_Row:Net_95\
	\Counter_Last_Row:Net_91\
	\Counter_Last_Row:Net_102\
	\Counter_Last_Row:CounterUDB:ctrl_cmod_2\
	\Counter_Last_Row:CounterUDB:ctrl_cmod_1\
	\Counter_Last_Row:CounterUDB:ctrl_cmod_0\
	Net_892
	Net_909
	\Counter_First_Row:Net_49\
	\Counter_First_Row:Net_82\
	\Counter_First_Row:Net_95\
	\Counter_First_Row:Net_91\
	\Counter_First_Row:Net_102\
	\Counter_First_Row:CounterUDB:ctrl_cmod_2\
	\Counter_First_Row:CounterUDB:ctrl_cmod_1\
	\Counter_First_Row:CounterUDB:ctrl_cmod_0\

    Synthesized names
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 403 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_button_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Motor:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp2\ to zero
Aliasing \PWM_Motor:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Motor:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Motor:PWMUDB:status_6\ to zero
Aliasing \PWM_Motor:PWMUDB:status_4\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:reset\ to zero
Aliasing \PWM_Motor:PWMUDB:cs_addr_2\ to \PWM_Motor:PWMUDB:status_2\
Aliasing \PWM_Motor:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_motor_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Rx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Tx_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Hall_sensor_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Counter_PID:Net_82\ to zero
Aliasing \Counter_PID:Net_91\ to zero
Aliasing \Timer_Wheel_Tick:Net_260\ to zero
Aliasing Net_12 to zero
Aliasing \Timer_Wheel_Tick:Net_102\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Counter_Tick_Timeout:Net_82\ to zero
Aliasing \Counter_Tick_Timeout:Net_91\ to zero
Aliasing \PWM_Servo:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Servo:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2\ to zero
Aliasing \PWM_Servo:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Servo:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Servo:PWMUDB:status_6\ to zero
Aliasing \PWM_Servo:PWMUDB:status_4\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:reset\ to zero
Aliasing \PWM_Servo:PWMUDB:cs_addr_2\ to \PWM_Servo:PWMUDB:status_2\
Aliasing \PWM_Servo:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_servo_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Vertical_sync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Horiz_sync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Comparator_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Camera_data_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Trigger_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Row:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Row:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_Row:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Row:TimerUDB:status_6\ to zero
Aliasing \Timer_Row:TimerUDB:status_5\ to zero
Aliasing \Timer_Row:TimerUDB:status_4\ to zero
Aliasing \Timer_Row:TimerUDB:status_0\ to \Timer_Row:TimerUDB:tc_i\
Aliasing \Timer_Line_Begin:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_Line_Begin:TimerUDB:ctrl_cmode_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Line_Begin:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN9_1 to MODIN7_1
Aliasing MODIN9_0 to MODIN7_0
Aliasing \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Line_Begin:TimerUDB:status_6\ to zero
Aliasing \Timer_Line_Begin:TimerUDB:status_5\ to zero
Aliasing \Timer_Line_Begin:TimerUDB:status_4\ to zero
Aliasing \Timer_Line_Begin:TimerUDB:status_0\ to \Timer_Line_Begin:TimerUDB:tc_i\
Aliasing \Timer_Line_Begin:TimerUDB:cs_addr_2\ to \Timer_Row:TimerUDB:cs_addr_2\
Aliasing tmpOE__Line_begin_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Line_End:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Line_End:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_Line_End:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Line_End:TimerUDB:sIntCapCount:MODIN12_1\ to \Timer_Line_End:TimerUDB:sIntCapCount:MODIN10_1\
Aliasing \Timer_Line_End:TimerUDB:sIntCapCount:MODIN12_0\ to \Timer_Line_End:TimerUDB:sIntCapCount:MODIN10_0\
Aliasing \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Timer_Line_End:TimerUDB:status_6\ to zero
Aliasing \Timer_Line_End:TimerUDB:status_5\ to zero
Aliasing \Timer_Line_End:TimerUDB:status_4\ to zero
Aliasing \Timer_Line_End:TimerUDB:status_0\ to \Timer_Line_End:TimerUDB:tc_i\
Aliasing \Timer_Line_End:TimerUDB:cs_addr_2\ to \Timer_Row:TimerUDB:cs_addr_2\
Aliasing \Counter_Last_Row:Net_89\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Counter_Last_Row:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_Last_Row:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter_Last_Row:CounterUDB:capt_rising\ to zero
Aliasing \Counter_First_Row:Net_89\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Counter_First_Row:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_First_Row:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter_First_Row:CounterUDB:capt_rising\ to zero
Aliasing tmpOE__Line_end_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Comp_out_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Horiz_out_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Vert_out_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:tc_reg_i\\D\ to \PWM_Motor:PWMUDB:status_2\
Aliasing \PWM_Motor:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Motor:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Motor:PWMUDB:prevCompare1\\D\ to \PWM_Motor:PWMUDB:pwm_temp\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_416
Aliasing Net_435D to zero
Aliasing Net_433D to zero
Aliasing Net_434D to zero
Aliasing \PWM_Servo:PWMUDB:tc_reg_i\\D\ to \PWM_Servo:PWMUDB:status_2\
Aliasing \PWM_Servo:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \PWM_Servo:PWMUDB:prevCompare1\\D\ to \PWM_Servo:PWMUDB:pwm_temp\
Aliasing \Timer_Row:TimerUDB:hwEnable_reg\\D\ to \Timer_Row:TimerUDB:run_mode\
Aliasing \Timer_Row:TimerUDB:capture_out_reg_i\\D\ to \Timer_Row:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_Line_Begin:TimerUDB:hwEnable_reg\\D\ to \Timer_Line_Begin:TimerUDB:run_mode\
Aliasing \Timer_Line_End:TimerUDB:capture_last\\D\ to \Timer_Line_Begin:TimerUDB:capture_last\\D\
Aliasing \Timer_Line_End:TimerUDB:hwEnable_reg\\D\ to \Timer_Line_End:TimerUDB:run_mode\
Aliasing \Counter_Last_Row:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter_Last_Row:CounterUDB:cmp_out_reg_i\\D\ to \Counter_Last_Row:CounterUDB:prevCompare\\D\
Aliasing \Counter_Last_Row:CounterUDB:count_stored_i\\D\ to \Timer_Row:TimerUDB:cs_addr_2\
Aliasing \Counter_First_Row:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter_First_Row:CounterUDB:cmp_out_reg_i\\D\ to \Counter_First_Row:CounterUDB:prevCompare\\D\
Aliasing \Counter_First_Row:CounterUDB:count_stored_i\\D\ to \Timer_Row:TimerUDB:cs_addr_2\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire tmpOE__Pin_button_net_0[26] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire Net_416[32] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[775]
Removing Lhs of wire one[35] = tmpOE__Pin_button_net_0[26]
Removing Rhs of wire \PWM_Motor:PWMUDB:ctrl_enable\[46] = \PWM_Motor:PWMUDB:control_7\[47]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwCapture\[61] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwEnable\[62] = \PWM_Motor:PWMUDB:ctrl_enable\[46]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_out\[66] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\R\[68] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\S\[69] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_enable\[70] = \PWM_Motor:PWMUDB:runmode_enable\[67]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\R\[74] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\S\[75] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\R\[77] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\S\[78] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill\[81] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_1\[85] = \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\[371]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_0\[87] = \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\[372]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\R\[88] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\S\[89] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\R\[90] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\S\[91] = zero[8]
Removing Rhs of wire \PWM_Motor:PWMUDB:compare1\[93] = \PWM_Motor:PWMUDB:cmp1_less\[94]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2\[98] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_temp\[99] = \PWM_Motor:PWMUDB:cmp1\[97]
Removing Rhs of wire \PWM_Motor:Net_96\[102] = \PWM_Motor:PWMUDB:pwm_reg_i\[101]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm1_i\[103] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm2_i\[104] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_6\[109] = zero[8]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_0\[110] = \PWM_Motor:PWMUDB:cmp1_status_reg\[111]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_1\[112] = \PWM_Motor:PWMUDB:cmp2_status_reg\[113]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_2\[114] = \PWM_Motor:PWMUDB:tc_i\[38]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_3\[115] = \PWM_Motor:PWMUDB:fifo_full\[116]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_4\[117] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status\[121] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\R\[122] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\S\[123] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\R\[124] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\S\[125] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\R\[126] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\S\[127] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:reset\[129] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_2\[132] = \PWM_Motor:PWMUDB:tc_i\[38]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_1\[133] = \PWM_Motor:PWMUDB:runmode_enable\[67]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_0\[134] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_23\[253] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_22\[254] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_21\[255] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_20\[256] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_19\[257] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_18\[258] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_17\[259] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_16\[260] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_15\[261] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_14\[262] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_13\[263] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_12\[264] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_11\[265] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_10\[266] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_9\[267] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_8\[268] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_7\[269] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_6\[270] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_5\[271] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_4\[272] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_3\[273] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_2\[274] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_1\[275] = \PWM_Motor:PWMUDB:MODIN1_1\[276]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN1_1\[276] = \PWM_Motor:PWMUDB:dith_count_1\[84]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_0\[277] = \PWM_Motor:PWMUDB:MODIN1_0\[278]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN1_0\[278] = \PWM_Motor:PWMUDB:dith_count_0\[86]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[410] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[411] = tmpOE__Pin_button_net_0[26]
Removing Rhs of wire Net_456[412] = \PWM_Motor:Net_96\[102]
Removing Lhs of wire tmpOE__Pin_motor_net_0[419] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:Net_61\[427] = \UART:Net_9\[426]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[431] = zero[8]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[432] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[433] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[434] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[435] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[436] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[437] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[438] = zero[8]
Removing Lhs of wire \UART:BUART:reset_reg_dp\[439] = \UART:BUART:reset_reg\[430]
Removing Rhs of wire Net_72[446] = \UART:BUART:rx_interrupt_out\[447]
Removing Lhs of wire \UART:BUART:tx_status_6\[500] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_5\[501] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_4\[502] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_1\[504] = \UART:BUART:tx_fifo_empty\[465]
Removing Lhs of wire \UART:BUART:tx_status_3\[506] = \UART:BUART:tx_fifo_notfull\[464]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[565] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[573] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[584]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[575] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[585]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[576] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[601]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[577] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[615]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[578] = \UART:BUART:sRX:s23Poll:MODIN2_1\[579]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[579] = \UART:BUART:pollcount_1\[571]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[580] = \UART:BUART:sRX:s23Poll:MODIN2_0\[581]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[581] = \UART:BUART:pollcount_0\[574]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[587] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[588] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[589] = \UART:BUART:pollcount_1\[571]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[590] = \UART:BUART:pollcount_1\[571]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[591] = \UART:BUART:pollcount_0\[574]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[592] = \UART:BUART:pollcount_0\[574]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[593] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[594] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[595] = \UART:BUART:pollcount_1\[571]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[596] = \UART:BUART:pollcount_0\[574]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[597] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[598] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[603] = \UART:BUART:pollcount_1\[571]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[604] = \UART:BUART:pollcount_1\[571]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[605] = \UART:BUART:pollcount_0\[574]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[606] = \UART:BUART:pollcount_0\[574]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[607] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[608] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[609] = \UART:BUART:pollcount_1\[571]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[610] = \UART:BUART:pollcount_0\[574]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[611] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[612] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_1\[619] = zero[8]
Removing Rhs of wire \UART:BUART:rx_status_2\[620] = \UART:BUART:rx_parity_error_status\[621]
Removing Rhs of wire \UART:BUART:rx_status_3\[622] = \UART:BUART:rx_stop_bit_error\[623]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[633] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[682]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[637] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[704]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[638] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[639] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[640] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[641] = \UART:BUART:sRX:MODIN5_6\[642]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[642] = \UART:BUART:rx_count_6\[560]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[643] = \UART:BUART:sRX:MODIN5_5\[644]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[644] = \UART:BUART:rx_count_5\[561]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[645] = \UART:BUART:sRX:MODIN5_4\[646]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[646] = \UART:BUART:rx_count_4\[562]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[647] = \UART:BUART:sRX:MODIN5_3\[648]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[648] = \UART:BUART:rx_count_3\[563]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[649] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[650] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[651] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[652] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[653] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[654] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[655] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[656] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[657] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[658] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[659] = \UART:BUART:rx_count_6\[560]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[660] = \UART:BUART:rx_count_5\[561]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[661] = \UART:BUART:rx_count_4\[562]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[662] = \UART:BUART:rx_count_3\[563]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[663] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[664] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[665] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[666] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[667] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[668] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[669] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[684] = \UART:BUART:rx_postpoll\[519]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[685] = \UART:BUART:rx_parity_bit\[636]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[686] = \UART:BUART:rx_postpoll\[519]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[687] = \UART:BUART:rx_parity_bit\[636]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[688] = \UART:BUART:rx_postpoll\[519]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[689] = \UART:BUART:rx_parity_bit\[636]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[691] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[692] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[690]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[693] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[690]
Removing Lhs of wire tmpOE__Rx_1_net_0[715] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmpOE__Tx_1_net_0[720] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmpOE__Hall_sensor_net_0[727] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Counter_PID:Net_82\[734] = zero[8]
Removing Lhs of wire \Counter_PID:Net_91\[735] = zero[8]
Removing Rhs of wire Net_266[740] = \Counter_PID:Net_42\[739]
Removing Lhs of wire \Timer_Wheel_Tick:Net_260\[747] = zero[8]
Removing Lhs of wire \Timer_Wheel_Tick:Net_266\[748] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire Net_12[749] = zero[8]
Removing Lhs of wire \Timer_Wheel_Tick:Net_102\[755] = tmpOE__Pin_button_net_0[26]
Removing Rhs of wire Net_301[757] = tmp__cydff_1_reg[759]
Removing Lhs of wire tmp__cydff_1_clk[758] = Net_507[34]
Removing Lhs of wire \Counter_Tick_Timeout:Net_82\[761] = zero[8]
Removing Lhs of wire \Counter_Tick_Timeout:Net_91\[762] = zero[8]
Removing Rhs of wire Net_530[763] = \Counter_Tick_Timeout:Net_48\[764]
Removing Rhs of wire Net_347[767] = \Counter_Tick_Timeout:Net_42\[766]
Removing Rhs of wire \PWM_Servo:PWMUDB:ctrl_enable\[792] = \PWM_Servo:PWMUDB:control_7\[793]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwCapture\[807] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwEnable\[808] = \PWM_Servo:PWMUDB:ctrl_enable\[792]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_out\[812] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\R\[814] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\S\[815] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_enable\[816] = \PWM_Servo:PWMUDB:runmode_enable\[813]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\R\[820] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\S\[821] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\R\[823] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\S\[824] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill\[827] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_1\[831] = \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_1\[1117]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_0\[833] = \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_0\[1118]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\R\[834] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\S\[835] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\R\[836] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\S\[837] = zero[8]
Removing Rhs of wire \PWM_Servo:PWMUDB:compare1\[839] = \PWM_Servo:PWMUDB:cmp1_less\[840]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2\[844] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_temp\[845] = \PWM_Servo:PWMUDB:cmp1\[843]
Removing Rhs of wire \PWM_Servo:Net_96\[848] = \PWM_Servo:PWMUDB:pwm_reg_i\[847]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_i\[849] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_i\[850] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_6\[855] = zero[8]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_0\[856] = \PWM_Servo:PWMUDB:cmp1_status_reg\[857]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_1\[858] = \PWM_Servo:PWMUDB:cmp2_status_reg\[859]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_2\[860] = \PWM_Servo:PWMUDB:tc_i\[784]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_3\[861] = \PWM_Servo:PWMUDB:fifo_full\[862]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_4\[863] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status\[867] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\R\[868] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\S\[869] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\R\[870] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\S\[871] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\R\[872] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\S\[873] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:reset\[875] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_2\[878] = \PWM_Servo:PWMUDB:tc_i\[784]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_1\[879] = \PWM_Servo:PWMUDB:runmode_enable\[813]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_0\[880] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_23\[999] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_22\[1000] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_21\[1001] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_20\[1002] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_19\[1003] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_18\[1004] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_17\[1005] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_16\[1006] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_15\[1007] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_14\[1008] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_13\[1009] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_12\[1010] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_11\[1011] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_10\[1012] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_9\[1013] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_8\[1014] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_7\[1015] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_6\[1016] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_5\[1017] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_4\[1018] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_3\[1019] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_2\[1020] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_1\[1021] = \PWM_Servo:PWMUDB:MODIN6_1\[1022]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN6_1\[1022] = \PWM_Servo:PWMUDB:dith_count_1\[830]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_0\[1023] = \PWM_Servo:PWMUDB:MODIN6_0\[1024]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN6_0\[1024] = \PWM_Servo:PWMUDB:dith_count_0\[832]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1156] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1157] = tmpOE__Pin_button_net_0[26]
Removing Rhs of wire Net_580[1158] = \PWM_Servo:Net_96\[848]
Removing Lhs of wire tmpOE__Pin_servo_net_0[1165] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmpOE__Vertical_sync_net_0[1173] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmpOE__Horiz_sync_net_0[1179] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmpOE__Comparator_net_0[1185] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmpOE__Camera_data_net_0[1191] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmp__cydff_2_clk[1198] = Net_765[1171]
Removing Lhs of wire Net_601[1200] = tmp__cydff_2_reg[1199]
Removing Lhs of wire tmpOE__Trigger_net_0[1203] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Row:TimerUDB:ctrl_enable\[1227] = \Timer_Row:TimerUDB:control_7\[1219]
Removing Lhs of wire \Timer_Row:TimerUDB:ctrl_cmode_1\[1229] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Row:TimerUDB:ctrl_cmode_0\[1230] = zero[8]
Removing Rhs of wire \Timer_Row:TimerUDB:timer_enable\[1239] = \Timer_Row:TimerUDB:runmode_enable\[1251]
Removing Rhs of wire \Timer_Row:TimerUDB:run_mode\[1240] = \Timer_Row:TimerUDB:hwEnable\[1241]
Removing Lhs of wire \Timer_Row:TimerUDB:run_mode\[1240] = \Timer_Row:TimerUDB:control_7\[1219]
Removing Lhs of wire \Timer_Row:TimerUDB:trigger_enable\[1243] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Row:TimerUDB:tc_i\[1245] = \Timer_Row:TimerUDB:status_tc\[1242]
Removing Lhs of wire \Timer_Row:TimerUDB:capt_fifo_load_int\[1250] = \Timer_Row:TimerUDB:capt_fifo_load\[1238]
Removing Lhs of wire \Timer_Row:TimerUDB:status_6\[1253] = zero[8]
Removing Lhs of wire \Timer_Row:TimerUDB:status_5\[1254] = zero[8]
Removing Lhs of wire \Timer_Row:TimerUDB:status_4\[1255] = zero[8]
Removing Lhs of wire \Timer_Row:TimerUDB:status_0\[1256] = \Timer_Row:TimerUDB:status_tc\[1242]
Removing Lhs of wire \Timer_Row:TimerUDB:status_1\[1257] = \Timer_Row:TimerUDB:capt_fifo_load\[1238]
Removing Rhs of wire \Timer_Row:TimerUDB:status_2\[1258] = \Timer_Row:TimerUDB:fifo_full\[1259]
Removing Rhs of wire \Timer_Row:TimerUDB:status_3\[1260] = \Timer_Row:TimerUDB:fifo_nempty\[1261]
Removing Lhs of wire \Timer_Row:TimerUDB:cs_addr_2\[1263] = Net_612[1201]
Removing Lhs of wire \Timer_Row:TimerUDB:cs_addr_1\[1264] = \Timer_Row:TimerUDB:trig_reg\[1252]
Removing Lhs of wire \Timer_Row:TimerUDB:cs_addr_0\[1265] = \Timer_Row:TimerUDB:per_zero\[1244]
Removing Rhs of wire Net_710[1349] = \Timer_Line_Begin:Net_55\[1350]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:ctrl_enable\[1366] = \Timer_Line_Begin:TimerUDB:control_7\[1358]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:ctrl_cmode_1\[1368] = zero[8]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:ctrl_cmode_0\[1369] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:ctrl_ic_1\[1372] = \Timer_Line_Begin:TimerUDB:control_1\[1364]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:ctrl_ic_0\[1373] = \Timer_Line_Begin:TimerUDB:control_0\[1365]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:capt_fifo_load\[1387] = \Timer_Line_Begin:TimerUDB:tmp_fifo_load\[1386]
Removing Rhs of wire \Timer_Line_Begin:TimerUDB:run_mode\[1388] = \Timer_Line_Begin:TimerUDB:hwEnable\[1389]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:run_mode\[1388] = \Timer_Line_Begin:TimerUDB:control_7\[1358]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:trigger_enable\[1391] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:tc_i\[1393] = \Timer_Line_Begin:TimerUDB:status_tc\[1390]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[1399] = \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1438]
Removing Rhs of wire add_vv_vv_MODGEN_9_1[1400] = \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\[1455]
Removing Rhs of wire add_vv_vv_MODGEN_9_0[1402] = \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\[1456]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:capt_fifo_load_int\[1404] = \Timer_Line_Begin:TimerUDB:capt_int_temp\[1403]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\[1405] = MODIN7_1[1406]
Removing Rhs of wire MODIN7_1[1406] = \Timer_Line_Begin:TimerUDB:int_capt_count_1\[1398]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\[1407] = MODIN7_0[1408]
Removing Rhs of wire MODIN7_0[1408] = \Timer_Line_Begin:TimerUDB:int_capt_count_0\[1401]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\[1409] = MODIN8_1[1410]
Removing Rhs of wire MODIN8_1[1410] = \Timer_Line_Begin:TimerUDB:control_1\[1364]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\[1411] = MODIN8_0[1412]
Removing Rhs of wire MODIN8_0[1412] = \Timer_Line_Begin:TimerUDB:control_0\[1365]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\[1413] = MODIN7_1[1406]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\[1414] = MODIN7_0[1408]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\[1415] = MODIN8_1[1410]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\[1416] = MODIN8_0[1412]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\[1417] = MODIN7_1[1406]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\[1418] = MODIN7_0[1408]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\[1419] = MODIN8_1[1410]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\[1420] = MODIN8_0[1412]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\[1423] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\[1424] = \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1422]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\[1426] = \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\[1425]
Removing Rhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1438] = \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\[1427]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\[1449] = MODIN7_1[1406]
Removing Lhs of wire MODIN9_1[1450] = MODIN7_1[1406]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\[1451] = MODIN7_0[1408]
Removing Lhs of wire MODIN9_0[1452] = MODIN7_0[1408]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1458] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1459] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:timer_enable\[1461] = \Timer_Line_Begin:TimerUDB:runmode_enable\[1460]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:status_6\[1463] = zero[8]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:status_5\[1464] = zero[8]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:status_4\[1465] = zero[8]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:status_0\[1466] = \Timer_Line_Begin:TimerUDB:status_tc\[1390]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:status_1\[1467] = \Timer_Line_Begin:TimerUDB:capt_int_temp\[1403]
Removing Rhs of wire \Timer_Line_Begin:TimerUDB:status_2\[1468] = \Timer_Line_Begin:TimerUDB:fifo_full\[1469]
Removing Rhs of wire \Timer_Line_Begin:TimerUDB:status_3\[1470] = \Timer_Line_Begin:TimerUDB:fifo_nempty\[1471]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:cs_addr_2\[1473] = Net_612[1201]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:cs_addr_1\[1474] = \Timer_Line_Begin:TimerUDB:trig_reg\[1462]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:cs_addr_0\[1475] = \Timer_Line_Begin:TimerUDB:per_zero\[1392]
Removing Lhs of wire tmpOE__Line_begin_net_0[1559] = tmpOE__Pin_button_net_0[26]
Removing Rhs of wire Net_719[1566] = \Timer_Line_End:Net_55\[1567]
Removing Lhs of wire \Timer_Line_End:TimerUDB:ctrl_enable\[1583] = \Timer_Line_End:TimerUDB:control_7\[1575]
Removing Lhs of wire \Timer_Line_End:TimerUDB:ctrl_cmode_1\[1585] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_End:TimerUDB:ctrl_cmode_0\[1586] = zero[8]
Removing Lhs of wire \Timer_Line_End:TimerUDB:ctrl_ic_1\[1589] = \Timer_Line_End:TimerUDB:control_1\[1581]
Removing Lhs of wire \Timer_Line_End:TimerUDB:ctrl_ic_0\[1590] = \Timer_Line_End:TimerUDB:control_0\[1582]
Removing Rhs of wire \Timer_Line_End:TimerUDB:timer_enable\[1594] = \Timer_Line_End:TimerUDB:runmode_enable\[1667]
Removing Rhs of wire \Timer_Line_End:TimerUDB:run_mode\[1595] = \Timer_Line_End:TimerUDB:hwEnable\[1596]
Removing Lhs of wire \Timer_Line_End:TimerUDB:run_mode\[1595] = \Timer_Line_End:TimerUDB:control_7\[1575]
Removing Lhs of wire \Timer_Line_End:TimerUDB:trigger_enable\[1598] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_End:TimerUDB:tc_i\[1600] = \Timer_Line_End:TimerUDB:status_tc\[1597]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_10\[1606] = \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1645]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_11_1\[1607] = \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\[1662]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_11_0\[1609] = \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\[1663]
Removing Lhs of wire \Timer_Line_End:TimerUDB:capt_fifo_load_int\[1611] = \Timer_Line_End:TimerUDB:capt_int_temp\[1610]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_1\[1612] = \Timer_Line_End:TimerUDB:sIntCapCount:MODIN10_1\[1613]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODIN10_1\[1613] = \Timer_Line_End:TimerUDB:int_capt_count_1\[1605]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_0\[1614] = \Timer_Line_End:TimerUDB:sIntCapCount:MODIN10_0\[1615]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODIN10_0\[1615] = \Timer_Line_End:TimerUDB:int_capt_count_0\[1608]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_1\[1616] = \Timer_Line_End:TimerUDB:sIntCapCount:MODIN11_1\[1617]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODIN11_1\[1617] = \Timer_Line_End:TimerUDB:control_1\[1581]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_0\[1618] = \Timer_Line_End:TimerUDB:sIntCapCount:MODIN11_0\[1619]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODIN11_0\[1619] = \Timer_Line_End:TimerUDB:control_0\[1582]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_1\[1620] = \Timer_Line_End:TimerUDB:int_capt_count_1\[1605]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_0\[1621] = \Timer_Line_End:TimerUDB:int_capt_count_0\[1608]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_1\[1622] = \Timer_Line_End:TimerUDB:control_1\[1581]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_0\[1623] = \Timer_Line_End:TimerUDB:control_0\[1582]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_1\[1624] = \Timer_Line_End:TimerUDB:int_capt_count_1\[1605]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_0\[1625] = \Timer_Line_End:TimerUDB:int_capt_count_0\[1608]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_1\[1626] = \Timer_Line_End:TimerUDB:control_1\[1581]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_0\[1627] = \Timer_Line_End:TimerUDB:control_0\[1582]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\[1630] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_0\[1631] = \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1629]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eqi_0\[1633] = \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\[1632]
Removing Rhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1645] = \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_1\[1634]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_1\[1656] = \Timer_Line_End:TimerUDB:int_capt_count_1\[1605]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODIN12_1\[1657] = \Timer_Line_End:TimerUDB:int_capt_count_1\[1605]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_0\[1658] = \Timer_Line_End:TimerUDB:int_capt_count_0\[1608]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODIN12_0\[1659] = \Timer_Line_End:TimerUDB:int_capt_count_0\[1608]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1665] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1666] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Timer_Line_End:TimerUDB:status_6\[1669] = zero[8]
Removing Lhs of wire \Timer_Line_End:TimerUDB:status_5\[1670] = zero[8]
Removing Lhs of wire \Timer_Line_End:TimerUDB:status_4\[1671] = zero[8]
Removing Lhs of wire \Timer_Line_End:TimerUDB:status_0\[1672] = \Timer_Line_End:TimerUDB:status_tc\[1597]
Removing Lhs of wire \Timer_Line_End:TimerUDB:status_1\[1673] = \Timer_Line_End:TimerUDB:capt_int_temp\[1610]
Removing Rhs of wire \Timer_Line_End:TimerUDB:status_2\[1674] = \Timer_Line_End:TimerUDB:fifo_full\[1675]
Removing Rhs of wire \Timer_Line_End:TimerUDB:status_3\[1676] = \Timer_Line_End:TimerUDB:fifo_nempty\[1677]
Removing Lhs of wire \Timer_Line_End:TimerUDB:cs_addr_2\[1679] = Net_612[1201]
Removing Lhs of wire \Timer_Line_End:TimerUDB:cs_addr_1\[1680] = \Timer_Line_End:TimerUDB:trig_reg\[1668]
Removing Lhs of wire \Timer_Line_End:TimerUDB:cs_addr_0\[1681] = \Timer_Line_End:TimerUDB:per_zero\[1599]
Removing Lhs of wire \Counter_Last_Row:Net_89\[1770] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:ctrl_capmode_1\[1779] = zero[8]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:ctrl_capmode_0\[1780] = zero[8]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:ctrl_enable\[1792] = \Counter_Last_Row:CounterUDB:control_7\[1784]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:capt_rising\[1794] = zero[8]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:capt_falling\[1795] = \Counter_Last_Row:CounterUDB:prevCapture\[1793]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:final_enable\[1802] = \Counter_Last_Row:CounterUDB:control_7\[1784]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:counter_enable\[1803] = \Counter_Last_Row:CounterUDB:control_7\[1784]
Removing Rhs of wire \Counter_Last_Row:CounterUDB:status_0\[1804] = \Counter_Last_Row:CounterUDB:cmp_out_status\[1805]
Removing Rhs of wire \Counter_Last_Row:CounterUDB:status_1\[1806] = \Counter_Last_Row:CounterUDB:per_zero\[1807]
Removing Rhs of wire \Counter_Last_Row:CounterUDB:status_2\[1808] = \Counter_Last_Row:CounterUDB:overflow_status\[1809]
Removing Rhs of wire \Counter_Last_Row:CounterUDB:status_3\[1810] = \Counter_Last_Row:CounterUDB:underflow_status\[1811]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:status_4\[1812] = \Counter_Last_Row:CounterUDB:hwCapture\[1797]
Removing Rhs of wire \Counter_Last_Row:CounterUDB:status_5\[1813] = \Counter_Last_Row:CounterUDB:fifo_full\[1814]
Removing Rhs of wire \Counter_Last_Row:CounterUDB:status_6\[1815] = \Counter_Last_Row:CounterUDB:fifo_nempty\[1816]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:dp_dir\[1818] = tmpOE__Pin_button_net_0[26]
Removing Rhs of wire \Counter_Last_Row:CounterUDB:cmp_out_i\[1824] = \Counter_Last_Row:CounterUDB:cmp_equal\[1825]
Removing Rhs of wire Net_839[1828] = \Counter_Last_Row:CounterUDB:cmp_out_reg_i\[1827]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:cs_addr_2\[1831] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:cs_addr_1\[1832] = \Counter_Last_Row:CounterUDB:count_enable\[1830]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:cs_addr_0\[1833] = \Counter_Last_Row:CounterUDB:reload\[1798]
Removing Lhs of wire \Counter_First_Row:Net_89\[1867] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Counter_First_Row:CounterUDB:ctrl_capmode_1\[1876] = zero[8]
Removing Lhs of wire \Counter_First_Row:CounterUDB:ctrl_capmode_0\[1877] = zero[8]
Removing Lhs of wire \Counter_First_Row:CounterUDB:ctrl_enable\[1889] = \Counter_First_Row:CounterUDB:control_7\[1881]
Removing Lhs of wire \Counter_First_Row:CounterUDB:capt_rising\[1891] = zero[8]
Removing Lhs of wire \Counter_First_Row:CounterUDB:capt_falling\[1892] = \Counter_First_Row:CounterUDB:prevCapture\[1890]
Removing Lhs of wire \Counter_First_Row:CounterUDB:final_enable\[1898] = \Counter_First_Row:CounterUDB:control_7\[1881]
Removing Lhs of wire \Counter_First_Row:CounterUDB:counter_enable\[1899] = \Counter_First_Row:CounterUDB:control_7\[1881]
Removing Rhs of wire \Counter_First_Row:CounterUDB:status_0\[1900] = \Counter_First_Row:CounterUDB:cmp_out_status\[1901]
Removing Rhs of wire \Counter_First_Row:CounterUDB:status_1\[1902] = \Counter_First_Row:CounterUDB:per_zero\[1903]
Removing Rhs of wire \Counter_First_Row:CounterUDB:status_2\[1904] = \Counter_First_Row:CounterUDB:overflow_status\[1905]
Removing Rhs of wire \Counter_First_Row:CounterUDB:status_3\[1906] = \Counter_First_Row:CounterUDB:underflow_status\[1907]
Removing Lhs of wire \Counter_First_Row:CounterUDB:status_4\[1908] = \Counter_First_Row:CounterUDB:hwCapture\[1894]
Removing Rhs of wire \Counter_First_Row:CounterUDB:status_5\[1909] = \Counter_First_Row:CounterUDB:fifo_full\[1910]
Removing Rhs of wire \Counter_First_Row:CounterUDB:status_6\[1911] = \Counter_First_Row:CounterUDB:fifo_nempty\[1912]
Removing Lhs of wire \Counter_First_Row:CounterUDB:dp_dir\[1914] = tmpOE__Pin_button_net_0[26]
Removing Rhs of wire \Counter_First_Row:CounterUDB:cmp_out_i\[1920] = \Counter_First_Row:CounterUDB:cmp_equal\[1921]
Removing Rhs of wire Net_840[1924] = \Counter_First_Row:CounterUDB:cmp_out_reg_i\[1923]
Removing Lhs of wire \Counter_First_Row:CounterUDB:cs_addr_2\[1927] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \Counter_First_Row:CounterUDB:cs_addr_1\[1928] = \Counter_First_Row:CounterUDB:count_enable\[1926]
Removing Lhs of wire \Counter_First_Row:CounterUDB:cs_addr_0\[1929] = \Counter_First_Row:CounterUDB:reload\[1895]
Removing Lhs of wire tmpOE__Line_end_net_0[1959] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmpOE__Comp_out_net_0[1965] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmpOE__Horiz_out_net_0[1971] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire tmpOE__Vert_out_net_0[1977] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Motor:PWMUDB:tc_reg_i\\D\[1982] = \PWM_Motor:PWMUDB:tc_i\[38]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCapture\\D\[1983] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_last\\D\[1984] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\D\[1987] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\D\[1988] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_reg_i\\D\[1991] = \PWM_Motor:PWMUDB:pwm_i\[100]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm1_reg_i\\D\[1992] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm2_reg_i\\D\[1993] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\D\[1994] = \PWM_Motor:PWMUDB:cmp1_status\[120]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\D\[1995] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\D\[1996] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCompare1\\D\[1997] = \PWM_Motor:PWMUDB:cmp1\[97]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1998] = zero[8]
Removing Lhs of wire \UART:BUART:tx_bitclk\\D\[2003] = \UART:BUART:tx_bitclk_enable_pre\[451]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2013] = \UART:BUART:rx_bitclk_pre\[554]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2022] = \UART:BUART:rx_parity_error_pre\[631]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2023] = zero[8]
Removing Lhs of wire tmp__cydff_1_regD[2027] = Net_514[728]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[2028] = Net_397[27]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[2029] = Net_416[32]
Removing Lhs of wire Net_435D[2030] = zero[8]
Removing Lhs of wire Net_433D[2031] = zero[8]
Removing Lhs of wire Net_434D[2032] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:tc_reg_i\\D\[2033] = \PWM_Servo:PWMUDB:tc_i\[784]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCapture\\D\[2034] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_last\\D\[2035] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\D\[2038] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\D\[2039] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_reg_i\\D\[2042] = \PWM_Servo:PWMUDB:pwm_i\[846]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_reg_i\\D\[2043] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_reg_i\\D\[2044] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\D\[2045] = \PWM_Servo:PWMUDB:cmp1_status\[866]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\D\[2046] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\D\[2047] = tmpOE__Pin_button_net_0[26]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCompare1\\D\[2048] = \PWM_Servo:PWMUDB:cmp1\[843]
Removing Lhs of wire tmp__cydff_2_regD[2049] = Net_915[1197]
Removing Lhs of wire \Timer_Row:TimerUDB:capture_last\\D\[2050] = Net_870[1236]
Removing Lhs of wire \Timer_Row:TimerUDB:tc_reg_i\\D\[2051] = \Timer_Row:TimerUDB:status_tc\[1242]
Removing Lhs of wire \Timer_Row:TimerUDB:hwEnable_reg\\D\[2052] = \Timer_Row:TimerUDB:control_7\[1219]
Removing Lhs of wire \Timer_Row:TimerUDB:capture_out_reg_i\\D\[2053] = \Timer_Row:TimerUDB:capt_fifo_load\[1238]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:capture_last\\D\[2054] = Net_638[1375]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:tc_reg_i\\D\[2057] = \Timer_Line_Begin:TimerUDB:status_tc\[1390]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:hwEnable_reg\\D\[2058] = \Timer_Line_Begin:TimerUDB:control_7\[1358]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:capture_out_reg_i\\D\[2059] = \Timer_Line_Begin:TimerUDB:tmp_fifo_load\[1386]
Removing Lhs of wire \Timer_Line_End:TimerUDB:capture_last\\D\[2063] = Net_638[1375]
Removing Lhs of wire \Timer_Line_End:TimerUDB:tc_reg_i\\D\[2064] = \Timer_Line_End:TimerUDB:status_tc\[1597]
Removing Lhs of wire \Timer_Line_End:TimerUDB:hwEnable_reg\\D\[2065] = \Timer_Line_End:TimerUDB:control_7\[1575]
Removing Lhs of wire \Timer_Line_End:TimerUDB:capture_out_reg_i\\D\[2066] = \Timer_Line_End:TimerUDB:capt_fifo_load\[1593]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:prevCapture\\D\[2070] = zero[8]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:overflow_reg_i\\D\[2071] = \Counter_Last_Row:CounterUDB:overflow\[1800]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:underflow_reg_i\\D\[2072] = \Counter_Last_Row:CounterUDB:underflow\[1801]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:tc_reg_i\\D\[2073] = \Counter_Last_Row:CounterUDB:tc_i\[1822]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:prevCompare\\D\[2074] = \Counter_Last_Row:CounterUDB:cmp_out_i\[1824]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:cmp_out_reg_i\\D\[2075] = \Counter_Last_Row:CounterUDB:cmp_out_i\[1824]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:count_stored_i\\D\[2076] = Net_612[1201]
Removing Lhs of wire \Counter_First_Row:CounterUDB:prevCapture\\D\[2077] = zero[8]
Removing Lhs of wire \Counter_First_Row:CounterUDB:overflow_reg_i\\D\[2078] = \Counter_First_Row:CounterUDB:overflow\[1896]
Removing Lhs of wire \Counter_First_Row:CounterUDB:underflow_reg_i\\D\[2079] = \Counter_First_Row:CounterUDB:underflow\[1897]
Removing Lhs of wire \Counter_First_Row:CounterUDB:tc_reg_i\\D\[2080] = \Counter_First_Row:CounterUDB:tc_i\[1918]
Removing Lhs of wire \Counter_First_Row:CounterUDB:prevCompare\\D\[2081] = \Counter_First_Row:CounterUDB:cmp_out_i\[1920]
Removing Lhs of wire \Counter_First_Row:CounterUDB:cmp_out_reg_i\\D\[2082] = \Counter_First_Row:CounterUDB:cmp_out_i\[1920]
Removing Lhs of wire \Counter_First_Row:CounterUDB:count_stored_i\\D\[2083] = Net_612[1201]

------------------------------------------------------
Aliased 0 equations, 498 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_button_net_0' (cost = 0):
tmpOE__Pin_button_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:cmp1\' (cost = 0):
\PWM_Motor:PWMUDB:cmp1\ <= (\PWM_Motor:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:counter_load\' (cost = 3):
\UART:BUART:counter_load\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART:BUART:tx_counter_tc\' (cost = 0):
\UART:BUART:tx_counter_tc\ <= (not \UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_279' (cost = 0):
Net_279 <= (not Net_514);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:cmp1\' (cost = 0):
\PWM_Servo:PWMUDB:cmp1\ <= (\PWM_Servo:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Virtual signal Net_612 with ( cost: 572 or cost_inv: 2)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_612 <= ((Net_702 and tmp__cydff_2_reg));

Note:  Expanding virtual equation for 'Net_836' (cost = 4):
Net_836 <= (Net_840
	OR Net_839);

Note:  Expanding virtual equation for 'Net_870' (cost = 2):
Net_870 <= ((Net_702 and Net_840)
	OR (Net_702 and Net_839));

Note:  Expanding virtual equation for '\Timer_Row:TimerUDB:timer_enable\' (cost = 0):
\Timer_Row:TimerUDB:timer_enable\ <= (\Timer_Row:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_638' (cost = 4):
Net_638 <= ((Net_835 and Net_840)
	OR (Net_835 and Net_839));

Note:  Expanding virtual equation for '\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN7_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_0' (cost = 0):
add_vv_vv_MODGEN_9_0 <= (not MODIN7_0);

Note:  Expanding virtual equation for '\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN7_1 and not MODIN8_1)
	OR (MODIN7_1 and MODIN8_1));

Note:  Expanding virtual equation for '\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN7_0 and not MODIN8_0)
	OR (MODIN7_0 and MODIN8_0));

Note:  Expanding virtual equation for '\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\' (cost = 60):
\Timer_Line_Begin:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\Timer_Line_Begin:TimerUDB:runmode_enable\' (cost = 0):
\Timer_Line_Begin:TimerUDB:runmode_enable\ <= (\Timer_Line_Begin:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Line_End:TimerUDB:fifo_load_polarized\' (cost = 2):
\Timer_Line_End:TimerUDB:fifo_load_polarized\ <= ((not Net_839 and not Net_840 and \Timer_Line_End:TimerUDB:capture_last\)
	OR (not Net_835 and \Timer_Line_End:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Line_End:TimerUDB:timer_enable\' (cost = 0):
\Timer_Line_End:TimerUDB:timer_enable\ <= (\Timer_Line_End:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_Line_End:TimerUDB:control_1\ and not \Timer_Line_End:TimerUDB:int_capt_count_1\)
	OR (\Timer_Line_End:TimerUDB:control_1\ and \Timer_Line_End:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_Line_End:TimerUDB:control_0\ and not \Timer_Line_End:TimerUDB:int_capt_count_0\)
	OR (\Timer_Line_End:TimerUDB:control_0\ and \Timer_Line_End:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not \Timer_Line_End:TimerUDB:control_1\ and not \Timer_Line_End:TimerUDB:control_0\ and not \Timer_Line_End:TimerUDB:int_capt_count_1\ and not \Timer_Line_End:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Line_End:TimerUDB:control_1\ and not \Timer_Line_End:TimerUDB:int_capt_count_1\ and \Timer_Line_End:TimerUDB:control_0\ and \Timer_Line_End:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Line_End:TimerUDB:control_0\ and not \Timer_Line_End:TimerUDB:int_capt_count_0\ and \Timer_Line_End:TimerUDB:control_1\ and \Timer_Line_End:TimerUDB:int_capt_count_1\)
	OR (\Timer_Line_End:TimerUDB:control_1\ and \Timer_Line_End:TimerUDB:control_0\ and \Timer_Line_End:TimerUDB:int_capt_count_1\ and \Timer_Line_End:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\' (cost = 60):
\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\ <= ((not \Timer_Line_End:TimerUDB:control_1\ and not \Timer_Line_End:TimerUDB:control_0\ and not \Timer_Line_End:TimerUDB:int_capt_count_1\ and not \Timer_Line_End:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Line_End:TimerUDB:control_1\ and not \Timer_Line_End:TimerUDB:int_capt_count_1\ and \Timer_Line_End:TimerUDB:control_0\ and \Timer_Line_End:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Line_End:TimerUDB:control_0\ and not \Timer_Line_End:TimerUDB:int_capt_count_0\ and \Timer_Line_End:TimerUDB:control_1\ and \Timer_Line_End:TimerUDB:int_capt_count_1\)
	OR (\Timer_Line_End:TimerUDB:control_1\ and \Timer_Line_End:TimerUDB:control_0\ and \Timer_Line_End:TimerUDB:int_capt_count_1\ and \Timer_Line_End:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_Line_End:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\' (cost = 0):
\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\ <= (not \Timer_Line_End:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Counter_Last_Row:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_Last_Row:CounterUDB:capt_either_edge\ <= (\Counter_Last_Row:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for 'Net_764' (cost = 0):
Net_764 <= (not Net_906);

Note:  Expanding virtual equation for '\Counter_Last_Row:CounterUDB:overflow\' (cost = 0):
\Counter_Last_Row:CounterUDB:overflow\ <= (\Counter_Last_Row:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_Last_Row:CounterUDB:underflow\' (cost = 0):
\Counter_Last_Row:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_First_Row:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_First_Row:CounterUDB:capt_either_edge\ <= (\Counter_First_Row:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_First_Row:CounterUDB:overflow\' (cost = 0):
\Counter_First_Row:CounterUDB:overflow\ <= (\Counter_First_Row:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_First_Row:CounterUDB:underflow\' (cost = 0):
\Counter_First_Row:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Motor:PWMUDB:dith_count_0\ and \PWM_Motor:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_Servo:PWMUDB:dith_count_0\ and \PWM_Servo:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Row:TimerUDB:fifo_load_polarized\' (cost = 2):
\Timer_Row:TimerUDB:fifo_load_polarized\ <= ((not Net_839 and not Net_840 and \Timer_Row:TimerUDB:capture_last\)
	OR (not Net_702 and \Timer_Row:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_1' (cost = 8):
add_vv_vv_MODGEN_9_1 <= ((not MODIN7_0 and MODIN7_1)
	OR (not MODIN7_1 and MODIN7_0));

Note:  Virtual signal \Timer_Line_End:TimerUDB:capt_fifo_load\ with ( cost: 168 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
\Timer_Line_End:TimerUDB:capt_fifo_load\ <= ((not Net_839 and not Net_840 and \Timer_Line_End:TimerUDB:control_7\ and \Timer_Line_End:TimerUDB:capture_last\)
	OR (not Net_835 and \Timer_Line_End:TimerUDB:control_7\ and \Timer_Line_End:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\' (cost = 8):
\Timer_Line_End:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\ <= ((not \Timer_Line_End:TimerUDB:int_capt_count_0\ and \Timer_Line_End:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Line_End:TimerUDB:int_capt_count_1\ and \Timer_Line_End:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_52 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_52 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_52 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_52 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_52 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 113 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Motor:PWMUDB:final_capture\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_Servo:PWMUDB:final_capture\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_Last_Row:CounterUDB:hwCapture\ to zero
Aliasing \Counter_Last_Row:CounterUDB:underflow\ to zero
Aliasing \Counter_Last_Row:CounterUDB:status_3\ to zero
Aliasing \Counter_First_Row:CounterUDB:hwCapture\ to zero
Aliasing \Counter_First_Row:CounterUDB:underflow\ to zero
Aliasing \Counter_First_Row:CounterUDB:status_3\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_Motor:PWMUDB:final_capture\[135] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[381] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[391] = zero[8]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[401] = zero[8]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[518] = \UART:BUART:rx_bitclk\[566]
Removing Lhs of wire \UART:BUART:rx_status_0\[617] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_6\[626] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_capture\[881] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1127] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1137] = zero[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1147] = zero[8]
Removing Lhs of wire \Timer_Row:TimerUDB:trig_reg\[1252] = \Timer_Row:TimerUDB:control_7\[1219]
Removing Lhs of wire \Timer_Line_Begin:TimerUDB:trig_reg\[1462] = \Timer_Line_Begin:TimerUDB:control_7\[1358]
Removing Lhs of wire \Timer_Line_End:TimerUDB:trig_reg\[1668] = \Timer_Line_End:TimerUDB:control_7\[1575]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:hwCapture\[1797] = zero[8]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:underflow\[1801] = zero[8]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:status_3\[1810] = zero[8]
Removing Lhs of wire \Counter_Last_Row:CounterUDB:tc_i\[1822] = \Counter_Last_Row:CounterUDB:per_equal\[1819]
Removing Lhs of wire \Counter_First_Row:CounterUDB:hwCapture\[1894] = zero[8]
Removing Lhs of wire \Counter_First_Row:CounterUDB:underflow\[1897] = zero[8]
Removing Lhs of wire \Counter_First_Row:CounterUDB:status_3\[1906] = zero[8]
Removing Lhs of wire \Counter_First_Row:CounterUDB:tc_i\[1918] = \Counter_First_Row:CounterUDB:per_equal\[1915]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\D\[1985] = \PWM_Motor:PWMUDB:ctrl_enable\[46]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2005] = \UART:BUART:tx_ctrl_mark_last\[509]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2017] = zero[8]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2018] = zero[8]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2020] = zero[8]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2021] = \UART:BUART:rx_markspace_pre\[630]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2026] = \UART:BUART:rx_parity_bit\[636]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\D\[2036] = \PWM_Servo:PWMUDB:ctrl_enable\[792]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_52 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_52 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Navigation01.cyprj" -dcpsoc3 Navigation01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.047ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.1118, Family: PSoC3, Started at: Tuesday, 04 April 2017 18:46:47
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Navigation01.cyprj -d CY8C5868AXI-LP035 Navigation01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.098ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_433 from registered to combinatorial
    Converted constant MacroCell: Net_434 from registered to combinatorial
    Converted constant MacroCell: Net_435 from registered to combinatorial
    Converted constant MacroCell: \Counter_First_Row:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_First_Row:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Counter_Last_Row:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_Last_Row:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_433:macrocell'
    Removed unused cell/equation 'Net_434:macrocell'
    Removed unused cell/equation 'Net_435:macrocell'
    Removed unused cell/equation 'Net_691:macrocell'
    Removed unused cell/equation '\Counter_First_Row:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Counter_First_Row:CounterUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Counter_First_Row:CounterUDB:underflow_reg_i\:macrocell'
    Removed unused cell/equation '\Counter_Last_Row:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Counter_Last_Row:CounterUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Counter_Last_Row:CounterUDB:underflow_reg_i\:macrocell'
    Removed unused cell/equation '\Debouncer_1:DEBOUNCER[0]:d_sync_1\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\Timer_Line_Begin:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Line_Begin:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Timer_Line_Begin:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Line_End:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Line_End:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Timer_Line_End:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Row:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Row:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Timer_Row:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_691D:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=11, Signal=Net_765
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_507
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_398
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Counter_First_Row:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Counter_First_Row:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Counter_Last_Row:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Counter_Last_Row:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Motor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Line_Begin:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Line_End:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Row:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Row:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: Comp_out(0), Horiz_out(0), Line_begin(0), Line_end(0), Vert_out(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_638:macrocell'
    Removed unused cell/equation 'Net_870:macrocell'
    Removed unused cell/equation 'Net_915:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\Timer_Line_Begin:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Timer_Line_Begin:TimerUDB:cntr_load\\D\:macrocell'
    Removed unused cell/equation '\Timer_Line_Begin:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Timer_Line_Begin:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\Timer_Line_Begin:TimerUDB:tmp_fifo_load\\D\:macrocell'
    Removed unused cell/equation '\Timer_Line_End:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Timer_Line_End:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Timer_Line_End:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Timer_Line_End:TimerUDB:capture_last\, Duplicate of \Timer_Line_Begin:TimerUDB:capture_last\ 
    MacroCell: Name=\Timer_Line_End:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_835 * Net_839
            + Net_835 * Net_840
        );
        Output = \Timer_Line_End:TimerUDB:capture_last\ (fanout=1)

    Removing \PWM_Servo:PWMUDB:final_kill_reg\, Duplicate of \PWM_Motor:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_Servo:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_Servo:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \Counter_Last_Row:CounterUDB:prevCompare\, Duplicate of Net_839 
    MacroCell: Name=\Counter_Last_Row:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Last_Row:CounterUDB:cmp_out_i\
        );
        Output = \Counter_Last_Row:CounterUDB:prevCompare\ (fanout=1)

    Removing \Counter_Last_Row:CounterUDB:count_stored_i\, Duplicate of \Counter_First_Row:CounterUDB:count_stored_i\ 
    MacroCell: Name=\Counter_Last_Row:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_702 * tmp__cydff_2_reg
        );
        Output = \Counter_Last_Row:CounterUDB:count_stored_i\ (fanout=1)

    Removing \Counter_First_Row:CounterUDB:prevCompare\, Duplicate of Net_840 
    MacroCell: Name=\Counter_First_Row:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_First_Row:CounterUDB:cmp_out_i\
        );
        Output = \Counter_First_Row:CounterUDB:prevCompare\ (fanout=1)

    Removing \PWM_Servo:PWMUDB:status_5\, Duplicate of \PWM_Motor:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_Servo:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Servo:PWMUDB:status_5\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_Motor:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Camera_data(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Camera_data(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Comp_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_835 ,
            pad => Comp_out(0)_PAD );

    Pin : Name = Comparator(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_835 ,
            pad => Comparator(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall_sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_514 ,
            pad => Hall_sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Horiz_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_702 ,
            pad => Horiz_out(0)_PAD );

    Pin : Name = Horiz_sync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_702 ,
            pad => Horiz_sync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Line_begin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_710 ,
            pad => Line_begin(0)_PAD );

    Pin : Name = Line_end(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_719 ,
            pad => Line_end(0)_PAD );

    Pin : Name = Pin_button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_397 ,
            pad => Pin_button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_456 ,
            pad => Pin_motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_580 ,
            pad => Pin_servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_52 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_836 ,
            pad => Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_47 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vert_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_906 ,
            pad => Vert_out(0)_PAD );

    Pin : Name = Vertical_sync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_906 ,
            pad => Vertical_sync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN7_0, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_612 * !\Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              MODIN7_0
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * !MODIN7_0 * MODIN8_1
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_0 * MODIN8_0
        );
        Output = MODIN7_0 (fanout=3)

    MacroCell: Name=MODIN7_1, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_612 * !\Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              MODIN7_1
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * MODIN7_0 * MODIN8_1
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * MODIN7_0 * !MODIN8_0
            + !Net_612 * MODIN7_1 * !MODIN7_0 * !MODIN8_1
            + !Net_612 * MODIN7_1 * !MODIN7_0 * MODIN8_0
        );
        Output = MODIN7_1 (fanout=3)

    MacroCell: Name=Net_276, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_514 * Net_301
        );
        Output = Net_276 (fanout=1)

    MacroCell: Name=Net_301, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_514
        );
        Output = Net_301 (fanout=1)

    MacroCell: Name=Net_416, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_398) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397
        );
        Output = Net_416 (fanout=1)

    MacroCell: Name=Net_456, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:ctrl_enable\ * \PWM_Motor:PWMUDB:compare1\
        );
        Output = Net_456 (fanout=1)

    MacroCell: Name=Net_47, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_47 (fanout=1)

    MacroCell: Name=Net_580, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\ * \PWM_Servo:PWMUDB:compare1\
        );
        Output = Net_580 (fanout=1)

    MacroCell: Name=Net_612, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_702 * tmp__cydff_2_reg
        );
        Output = Net_612 (fanout=20)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_764, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_906
        );
        Output = Net_764 (fanout=2)

    MacroCell: Name=Net_836, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_839 * !Net_840
        );
        Output = Net_836 (fanout=1)

    MacroCell: Name=Net_839, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Last_Row:CounterUDB:cmp_out_i\
        );
        Output = Net_839 (fanout=7)

    MacroCell: Name=Net_840, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_First_Row:CounterUDB:cmp_out_i\
        );
        Output = Net_840 (fanout=7)

    MacroCell: Name=\Counter_First_Row:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612 * \Counter_First_Row:CounterUDB:control_7\ * 
              !\Counter_First_Row:CounterUDB:count_stored_i\
        );
        Output = \Counter_First_Row:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Counter_First_Row:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_702 * tmp__cydff_2_reg
        );
        Output = \Counter_First_Row:CounterUDB:count_stored_i\ (fanout=2)

    MacroCell: Name=\Counter_First_Row:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_First_Row:CounterUDB:per_equal\
        );
        Output = \Counter_First_Row:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_First_Row:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_906 * !\Counter_First_Row:CounterUDB:per_equal\
        );
        Output = \Counter_First_Row:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\Counter_First_Row:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_First_Row:CounterUDB:cmp_out_i\ * !Net_840
        );
        Output = \Counter_First_Row:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_First_Row:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_First_Row:CounterUDB:per_equal\ * 
              !\Counter_First_Row:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_First_Row:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_Last_Row:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612 * \Counter_Last_Row:CounterUDB:control_7\ * 
              !\Counter_First_Row:CounterUDB:count_stored_i\
        );
        Output = \Counter_Last_Row:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Counter_Last_Row:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Last_Row:CounterUDB:per_equal\
        );
        Output = \Counter_Last_Row:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_Last_Row:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_906 * !\Counter_Last_Row:CounterUDB:per_equal\
        );
        Output = \Counter_Last_Row:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\Counter_Last_Row:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Last_Row:CounterUDB:cmp_out_i\ * !Net_839
        );
        Output = \Counter_Last_Row:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_Last_Row:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Last_Row:CounterUDB:per_equal\ * 
              !\Counter_Last_Row:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_Last_Row:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Motor:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:compare1\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:compare1\ * !\PWM_Motor:PWMUDB:prevCompare1\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Motor:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\ * !\PWM_Servo:PWMUDB:prevCompare1\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Timer_Line_Begin:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * MODIN7_0 * !MODIN8_1 * MODIN8_0
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * MODIN8_1 * !MODIN8_0
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * MODIN7_1 * 
              MODIN7_0 * MODIN8_1 * MODIN8_0
        );
        Output = \Timer_Line_Begin:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Line_Begin:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_835 * Net_839
            + Net_835 * Net_840
        );
        Output = \Timer_Line_Begin:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=\Timer_Line_Begin:TimerUDB:cntr_load\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_612 * !\Timer_Line_Begin:TimerUDB:count_6\ * 
              !\Timer_Line_Begin:TimerUDB:count_5\ * 
              !\Timer_Line_Begin:TimerUDB:count_4\ * 
              !\Timer_Line_Begin:TimerUDB:count_3\ * 
              !\Timer_Line_Begin:TimerUDB:count_2\ * 
              !\Timer_Line_Begin:TimerUDB:count_1\ * 
              \Timer_Line_Begin:TimerUDB:count_0\
        );
        Output = \Timer_Line_Begin:TimerUDB:cntr_load\ (fanout=2)

    MacroCell: Name=\Timer_Line_Begin:TimerUDB:fifo_load_polarized\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_835 * !\Timer_Line_Begin:TimerUDB:capture_last\ * Net_839
            + Net_835 * !\Timer_Line_Begin:TimerUDB:capture_last\ * Net_840
        );
        Output = \Timer_Line_Begin:TimerUDB:fifo_load_polarized\ (fanout=1)

    MacroCell: Name=\Timer_Line_Begin:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Line_Begin:TimerUDB:control_7\ * 
              \Timer_Line_Begin:TimerUDB:per_zero\
        );
        Output = \Timer_Line_Begin:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Line_Begin:TimerUDB:tmp_fifo_load\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_612 * !\Timer_Line_Begin:TimerUDB:cntr_load\ * 
              !\Timer_Line_Begin:TimerUDB:count_6\ * 
              !\Timer_Line_Begin:TimerUDB:count_5\ * 
              !\Timer_Line_Begin:TimerUDB:count_4\ * 
              !\Timer_Line_Begin:TimerUDB:count_3\ * 
              !\Timer_Line_Begin:TimerUDB:count_2\ * 
              !\Timer_Line_Begin:TimerUDB:count_1\ * 
              \Timer_Line_Begin:TimerUDB:count_0\
        );
        Output = \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ (fanout=5)

    MacroCell: Name=\Timer_Line_End:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_835 * \Timer_Line_Begin:TimerUDB:capture_last\ * 
              \Timer_Line_End:TimerUDB:control_7\
            + \Timer_Line_Begin:TimerUDB:capture_last\ * 
              \Timer_Line_End:TimerUDB:control_7\ * !Net_839 * !Net_840
        );
        Output = \Timer_Line_End:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Line_End:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_612 * !\Timer_Line_End:TimerUDB:control_1\ * 
              !\Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * !\Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_1\ * 
              !\Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Line_End:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Line_End:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_612 * !\Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * !\Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Line_End:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_Line_End:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_612 * !\Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * !\Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * !\Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_Line_End:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_Line_End:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Line_End:TimerUDB:control_7\ * 
              \Timer_Line_End:TimerUDB:per_zero\
        );
        Output = \Timer_Line_End:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Row:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_702 * \Timer_Row:TimerUDB:control_7\ * 
              \Timer_Row:TimerUDB:capture_last\
            + \Timer_Row:TimerUDB:control_7\ * 
              \Timer_Row:TimerUDB:capture_last\ * !Net_839 * !Net_840
        );
        Output = \Timer_Row:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Timer_Row:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_702 * Net_839
            + Net_702 * Net_840
        );
        Output = \Timer_Row:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_Row:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Row:TimerUDB:control_7\ * \Timer_Row:TimerUDB:per_zero\
        );
        Output = \Timer_Row:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_52 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_52 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_52 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_52
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_52 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_52 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_52 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_52 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=tmp__cydff_2_reg, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_702
        );
        Output = tmp__cydff_2_reg (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Counter_First_Row:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_765 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_First_Row:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_First_Row:CounterUDB:reload\ ,
            ce0_comb => \Counter_First_Row:CounterUDB:per_equal\ ,
            z0_comb => \Counter_First_Row:CounterUDB:status_1\ ,
            ce1_comb => \Counter_First_Row:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_First_Row:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_First_Row:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_765 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_Last_Row:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_Last_Row:CounterUDB:reload\ ,
            ce0_comb => \Counter_Last_Row:CounterUDB:per_equal\ ,
            z0_comb => \Counter_Last_Row:CounterUDB:status_1\ ,
            ce1_comb => \Counter_Last_Row:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_Last_Row:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_Last_Row:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Motor:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_507 ,
            cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Motor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Motor:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_507 ,
            cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motor:PWMUDB:compare1\ ,
            z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ ,
            chain_in => \PWM_Motor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_507 ,
            cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_507 ,
            cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Servo:PWMUDB:compare1\ ,
            z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ ,
            chain_in => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_765 ,
            cs_addr_2 => Net_612 ,
            cs_addr_1 => \Timer_Line_Begin:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Line_Begin:TimerUDB:per_zero\ ,
            f0_load => \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ ,
            chain_out => \Timer_Line_Begin:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_765 ,
            cs_addr_2 => Net_612 ,
            cs_addr_1 => \Timer_Line_Begin:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Line_Begin:TimerUDB:per_zero\ ,
            f0_load => \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ ,
            z0_comb => \Timer_Line_Begin:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Line_Begin:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Line_Begin:TimerUDB:status_2\ ,
            chain_in => \Timer_Line_Begin:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_Line_End:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_765 ,
            cs_addr_2 => Net_612 ,
            cs_addr_1 => \Timer_Line_End:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Line_End:TimerUDB:per_zero\ ,
            f0_load => \Timer_Line_End:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Line_End:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Line_End:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_765 ,
            cs_addr_2 => Net_612 ,
            cs_addr_1 => \Timer_Line_End:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Line_End:TimerUDB:per_zero\ ,
            f0_load => \Timer_Line_End:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Line_End:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Line_End:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Line_End:TimerUDB:status_2\ ,
            chain_in => \Timer_Line_End:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_Row:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_765 ,
            cs_addr_2 => Net_612 ,
            cs_addr_1 => \Timer_Row:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Row:TimerUDB:per_zero\ ,
            f0_load => \Timer_Row:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Row:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Row:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Row:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_765 ,
            cs_addr_2 => Net_612 ,
            cs_addr_1 => \Timer_Row:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Row:TimerUDB:per_zero\ ,
            f0_load => \Timer_Row:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Row:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Row:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Row:TimerUDB:status_2\ ,
            chain_in => \Timer_Row:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Row:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => Net_764 ,
            clock => Net_765 ,
            status_6 => \Counter_First_Row:CounterUDB:status_6\ ,
            status_5 => \Counter_First_Row:CounterUDB:status_5\ ,
            status_2 => \Counter_First_Row:CounterUDB:status_2\ ,
            status_1 => \Counter_First_Row:CounterUDB:status_1\ ,
            status_0 => \Counter_First_Row:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => Net_764 ,
            clock => Net_765 ,
            status_6 => \Counter_Last_Row:CounterUDB:status_6\ ,
            status_5 => \Counter_Last_Row:CounterUDB:status_5\ ,
            status_2 => \Counter_Last_Row:CounterUDB:status_2\ ,
            status_1 => \Counter_Last_Row:CounterUDB:status_1\ ,
            status_0 => \Counter_Last_Row:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_507 ,
            status_5 => \PWM_Motor:PWMUDB:status_5\ ,
            status_3 => \PWM_Motor:PWMUDB:status_3\ ,
            status_2 => \PWM_Motor:PWMUDB:tc_i\ ,
            status_0 => \PWM_Motor:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_507 ,
            status_5 => \PWM_Motor:PWMUDB:status_5\ ,
            status_3 => \PWM_Servo:PWMUDB:status_3\ ,
            status_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            status_0 => \PWM_Servo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Line_Begin:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_612 ,
            clock => Net_765 ,
            status_3 => \Timer_Line_Begin:TimerUDB:status_3\ ,
            status_2 => \Timer_Line_Begin:TimerUDB:status_2\ ,
            status_1 => \Timer_Line_Begin:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Line_Begin:TimerUDB:status_tc\ ,
            interrupt => Net_710 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Line_End:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_612 ,
            clock => Net_765 ,
            status_3 => \Timer_Line_End:TimerUDB:status_3\ ,
            status_2 => \Timer_Line_End:TimerUDB:status_2\ ,
            status_1 => \Timer_Line_End:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Line_End:TimerUDB:status_tc\ ,
            interrupt => Net_719 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Row:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_612 ,
            clock => Net_765 ,
            status_3 => \Timer_Row:TimerUDB:status_3\ ,
            status_2 => \Timer_Row:TimerUDB:status_2\ ,
            status_1 => \Timer_Row:TimerUDB:capt_fifo_load\ ,
            status_0 => \Timer_Row:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_72 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter_First_Row:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_765 ,
            control_7 => \Counter_First_Row:CounterUDB:control_7\ ,
            control_6 => \Counter_First_Row:CounterUDB:control_6\ ,
            control_5 => \Counter_First_Row:CounterUDB:control_5\ ,
            control_4 => \Counter_First_Row:CounterUDB:control_4\ ,
            control_3 => \Counter_First_Row:CounterUDB:control_3\ ,
            control_2 => \Counter_First_Row:CounterUDB:control_2\ ,
            control_1 => \Counter_First_Row:CounterUDB:control_1\ ,
            control_0 => \Counter_First_Row:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_Last_Row:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_765 ,
            control_7 => \Counter_Last_Row:CounterUDB:control_7\ ,
            control_6 => \Counter_Last_Row:CounterUDB:control_6\ ,
            control_5 => \Counter_Last_Row:CounterUDB:control_5\ ,
            control_4 => \Counter_Last_Row:CounterUDB:control_4\ ,
            control_3 => \Counter_Last_Row:CounterUDB:control_3\ ,
            control_2 => \Counter_Last_Row:CounterUDB:control_2\ ,
            control_1 => \Counter_Last_Row:CounterUDB:control_1\ ,
            control_0 => \Counter_Last_Row:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_507 ,
            control_7 => \PWM_Motor:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_Motor:PWMUDB:control_6\ ,
            control_5 => \PWM_Motor:PWMUDB:control_5\ ,
            control_4 => \PWM_Motor:PWMUDB:control_4\ ,
            control_3 => \PWM_Motor:PWMUDB:control_3\ ,
            control_2 => \PWM_Motor:PWMUDB:control_2\ ,
            control_1 => \PWM_Motor:PWMUDB:control_1\ ,
            control_0 => \PWM_Motor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_507 ,
            control_7 => \PWM_Servo:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_Servo:PWMUDB:control_6\ ,
            control_5 => \PWM_Servo:PWMUDB:control_5\ ,
            control_4 => \PWM_Servo:PWMUDB:control_4\ ,
            control_3 => \PWM_Servo:PWMUDB:control_3\ ,
            control_2 => \PWM_Servo:PWMUDB:control_2\ ,
            control_1 => \PWM_Servo:PWMUDB:control_1\ ,
            control_0 => \PWM_Servo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_765 ,
            control_7 => \Timer_Line_Begin:TimerUDB:control_7\ ,
            control_6 => \Timer_Line_Begin:TimerUDB:control_6\ ,
            control_5 => \Timer_Line_Begin:TimerUDB:control_5\ ,
            control_4 => \Timer_Line_Begin:TimerUDB:control_4\ ,
            control_3 => \Timer_Line_Begin:TimerUDB:control_3\ ,
            control_2 => \Timer_Line_Begin:TimerUDB:control_2\ ,
            control_1 => MODIN8_1 ,
            control_0 => MODIN8_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_765 ,
            control_7 => \Timer_Line_End:TimerUDB:control_7\ ,
            control_6 => \Timer_Line_End:TimerUDB:control_6\ ,
            control_5 => \Timer_Line_End:TimerUDB:control_5\ ,
            control_4 => \Timer_Line_End:TimerUDB:control_4\ ,
            control_3 => \Timer_Line_End:TimerUDB:control_3\ ,
            control_2 => \Timer_Line_End:TimerUDB:control_2\ ,
            control_1 => \Timer_Line_End:TimerUDB:control_1\ ,
            control_0 => \Timer_Line_End:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_765 ,
            control_7 => \Timer_Row:TimerUDB:control_7\ ,
            control_6 => \Timer_Row:TimerUDB:control_6\ ,
            control_5 => \Timer_Row:TimerUDB:control_5\ ,
            control_4 => \Timer_Row:TimerUDB:control_4\ ,
            control_3 => \Timer_Row:TimerUDB:control_3\ ,
            control_2 => \Timer_Row:TimerUDB:control_2\ ,
            control_1 => \Timer_Row:TimerUDB:control_1\ ,
            control_0 => \Timer_Row:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Timer_Line_Begin:TimerUDB:sCapCount:counter\
        PORT MAP (
            clock => Net_765 ,
            reset => Net_612 ,
            load => \Timer_Line_Begin:TimerUDB:cntr_load\ ,
            enable => \Timer_Line_Begin:TimerUDB:fifo_load_polarized\ ,
            count_6 => \Timer_Line_Begin:TimerUDB:count_6\ ,
            count_5 => \Timer_Line_Begin:TimerUDB:count_5\ ,
            count_4 => \Timer_Line_Begin:TimerUDB:count_4\ ,
            count_3 => \Timer_Line_Begin:TimerUDB:count_3\ ,
            count_2 => \Timer_Line_Begin:TimerUDB:count_2\ ,
            count_1 => \Timer_Line_Begin:TimerUDB:count_1\ ,
            count_0 => \Timer_Line_Begin:TimerUDB:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =camera_comp_fall
        PORT MAP (
            interrupt => Net_719 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =camera_comp_rise
        PORT MAP (
            interrupt => Net_710 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =camera_frame_start
        PORT MAP (
            interrupt => Net_906 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_button
        PORT MAP (
            interrupt => Net_416 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =rx_rcvd
        PORT MAP (
            interrupt => Net_72 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =throttle_update
        PORT MAP (
            interrupt => Net_347 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =tick_timeout
        PORT MAP (
            interrupt => Net_266 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =wheel_tick
        PORT MAP (
            interrupt => Net_514 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    4 :    4 :    8 :  50.00%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   26 :   46 :   72 :  36.11%
Macrocells                    :   72 :  120 :  192 :  37.50%
Unique Pterms                 :  111 :  273 :  384 :  28.91%
Total Pterms                  :  122 :      :      : 
Datapath Cells                :   15 :    9 :   24 :  62.50%
Status Cells                  :    9 :   15 :   24 :  37.50%
            StatusI Registers :    9 
Control Cells                 :    9 :   15 :   24 :  37.50%
            Control Registers :    7 
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    8 :   24 :   32 :  25.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    3 :    1 :    4 :  75.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.250ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.345ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(4)][IoId=(0)] : Camera_data(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Comparator(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Hall_sensor(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Horiz_sync(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Pin_button(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Pin_motor(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_servo(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Rx_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Trigger(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Tx_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Vertical_sync(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   33 :   15 :   48 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.18
                   Pterms :            3.64
               Macrocells :            2.18
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.299ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.030ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 813, final cost is 813 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :       9.22 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Line_Begin:TimerUDB:tmp_fifo_load\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_612 * !\Timer_Line_Begin:TimerUDB:cntr_load\ * 
              !\Timer_Line_Begin:TimerUDB:count_6\ * 
              !\Timer_Line_Begin:TimerUDB:count_5\ * 
              !\Timer_Line_Begin:TimerUDB:count_4\ * 
              !\Timer_Line_Begin:TimerUDB:count_3\ * 
              !\Timer_Line_Begin:TimerUDB:count_2\ * 
              !\Timer_Line_Begin:TimerUDB:count_1\ * 
              \Timer_Line_Begin:TimerUDB:count_0\
        );
        Output = \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Line_Begin:TimerUDB:cntr_load\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_612 * !\Timer_Line_Begin:TimerUDB:count_6\ * 
              !\Timer_Line_Begin:TimerUDB:count_5\ * 
              !\Timer_Line_Begin:TimerUDB:count_4\ * 
              !\Timer_Line_Begin:TimerUDB:count_3\ * 
              !\Timer_Line_Begin:TimerUDB:count_2\ * 
              !\Timer_Line_Begin:TimerUDB:count_1\ * 
              \Timer_Line_Begin:TimerUDB:count_0\
        );
        Output = \Timer_Line_Begin:TimerUDB:cntr_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_276, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_514 * Net_301
        );
        Output = Net_276 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_301, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_514
        );
        Output = Net_301 (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\Timer_Line_Begin:TimerUDB:sCapCount:counter\
    PORT MAP (
        clock => Net_765 ,
        reset => Net_612 ,
        load => \Timer_Line_Begin:TimerUDB:cntr_load\ ,
        enable => \Timer_Line_Begin:TimerUDB:fifo_load_polarized\ ,
        count_6 => \Timer_Line_Begin:TimerUDB:count_6\ ,
        count_5 => \Timer_Line_Begin:TimerUDB:count_5\ ,
        count_4 => \Timer_Line_Begin:TimerUDB:count_4\ ,
        count_3 => \Timer_Line_Begin:TimerUDB:count_3\ ,
        count_2 => \Timer_Line_Begin:TimerUDB:count_2\ ,
        count_1 => \Timer_Line_Begin:TimerUDB:count_1\ ,
        count_0 => \Timer_Line_Begin:TimerUDB:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Line_End:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_612 * !\Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * !\Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * !\Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_Line_End:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Line_End:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_612 * !\Timer_Line_End:TimerUDB:control_1\ * 
              !\Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * !\Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_1\ * 
              !\Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Line_End:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Line_End:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Line_End:TimerUDB:control_7\ * 
              \Timer_Line_End:TimerUDB:per_zero\
        );
        Output = \Timer_Line_End:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Line_End:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_765 ,
        cs_addr_2 => Net_612 ,
        cs_addr_1 => \Timer_Line_End:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Line_End:TimerUDB:per_zero\ ,
        f0_load => \Timer_Line_End:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Line_End:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Line_End:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Line_End:TimerUDB:status_2\ ,
        chain_in => \Timer_Line_End:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Line_End:TimerUDB:sT16:timerdp:u0\

UDB [UDB=(0,3)] contents:
datapathcell: Name =\Timer_Row:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_765 ,
        cs_addr_2 => Net_612 ,
        cs_addr_1 => \Timer_Row:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Row:TimerUDB:per_zero\ ,
        f0_load => \Timer_Row:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Row:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Row:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Timer_Line_End:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_612 ,
        clock => Net_765 ,
        status_3 => \Timer_Line_End:TimerUDB:status_3\ ,
        status_2 => \Timer_Line_End:TimerUDB:status_2\ ,
        status_1 => \Timer_Line_End:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Line_End:TimerUDB:status_tc\ ,
        interrupt => Net_719 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Line_Begin:TimerUDB:fifo_load_polarized\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_835 * !\Timer_Line_Begin:TimerUDB:capture_last\ * Net_839
            + Net_835 * !\Timer_Line_Begin:TimerUDB:capture_last\ * Net_840
        );
        Output = \Timer_Line_Begin:TimerUDB:fifo_load_polarized\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Line_End:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_835 * \Timer_Line_Begin:TimerUDB:capture_last\ * 
              \Timer_Line_End:TimerUDB:control_7\
            + \Timer_Line_Begin:TimerUDB:capture_last\ * 
              \Timer_Line_End:TimerUDB:control_7\ * !Net_839 * !Net_840
        );
        Output = \Timer_Line_End:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_Line_End:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_612 * !\Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_1\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_1\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * \Timer_Line_End:TimerUDB:control_0\ * 
              \Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              !\Timer_Line_End:TimerUDB:int_capt_count_0\
            + !Net_612 * !\Timer_Line_End:TimerUDB:capt_fifo_load\ * 
              \Timer_Line_End:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Line_End:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Line_End:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_765 ,
        cs_addr_2 => Net_612 ,
        cs_addr_1 => \Timer_Line_End:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Line_End:TimerUDB:per_zero\ ,
        f0_load => \Timer_Line_End:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Line_End:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Line_End:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_Line_End:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_765 ,
        control_7 => \Timer_Line_End:TimerUDB:control_7\ ,
        control_6 => \Timer_Line_End:TimerUDB:control_6\ ,
        control_5 => \Timer_Line_End:TimerUDB:control_5\ ,
        control_4 => \Timer_Line_End:TimerUDB:control_4\ ,
        control_3 => \Timer_Line_End:TimerUDB:control_3\ ,
        control_2 => \Timer_Line_End:TimerUDB:control_2\ ,
        control_1 => \Timer_Line_End:TimerUDB:control_1\ ,
        control_0 => \Timer_Line_End:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Row:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_702 * \Timer_Row:TimerUDB:control_7\ * 
              \Timer_Row:TimerUDB:capture_last\
            + \Timer_Row:TimerUDB:control_7\ * 
              \Timer_Row:TimerUDB:capture_last\ * !Net_839 * !Net_840
        );
        Output = \Timer_Row:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_Row:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_702 * Net_839
            + Net_702 * Net_840
        );
        Output = \Timer_Row:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Row:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Row:TimerUDB:control_7\ * \Timer_Row:TimerUDB:per_zero\
        );
        Output = \Timer_Row:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Row:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_765 ,
        cs_addr_2 => Net_612 ,
        cs_addr_1 => \Timer_Row:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Row:TimerUDB:per_zero\ ,
        f0_load => \Timer_Row:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Row:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Row:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Row:TimerUDB:status_2\ ,
        chain_in => \Timer_Row:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Row:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Row:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_612 ,
        clock => Net_765 ,
        status_3 => \Timer_Row:TimerUDB:status_3\ ,
        status_2 => \Timer_Row:TimerUDB:status_2\ ,
        status_1 => \Timer_Row:TimerUDB:capt_fifo_load\ ,
        status_0 => \Timer_Row:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Row:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_765 ,
        control_7 => \Timer_Row:TimerUDB:control_7\ ,
        control_6 => \Timer_Row:TimerUDB:control_6\ ,
        control_5 => \Timer_Row:TimerUDB:control_5\ ,
        control_4 => \Timer_Row:TimerUDB:control_4\ ,
        control_3 => \Timer_Row:TimerUDB:control_3\ ,
        control_2 => \Timer_Row:TimerUDB:control_2\ ,
        control_1 => \Timer_Row:TimerUDB:control_1\ ,
        control_0 => \Timer_Row:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_47, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_47 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_840, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_First_Row:CounterUDB:cmp_out_i\
        );
        Output = Net_840 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_First_Row:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612 * \Counter_First_Row:CounterUDB:control_7\ * 
              !\Counter_First_Row:CounterUDB:count_stored_i\
        );
        Output = \Counter_First_Row:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_First_Row:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_First_Row:CounterUDB:cmp_out_i\ * !Net_840
        );
        Output = \Counter_First_Row:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_First_Row:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_765 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_First_Row:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_First_Row:CounterUDB:reload\ ,
        ce0_comb => \Counter_First_Row:CounterUDB:per_equal\ ,
        z0_comb => \Counter_First_Row:CounterUDB:status_1\ ,
        ce1_comb => \Counter_First_Row:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_First_Row:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_First_Row:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Counter_First_Row:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => Net_764 ,
        clock => Net_765 ,
        status_6 => \Counter_First_Row:CounterUDB:status_6\ ,
        status_5 => \Counter_First_Row:CounterUDB:status_5\ ,
        status_2 => \Counter_First_Row:CounterUDB:status_2\ ,
        status_1 => \Counter_First_Row:CounterUDB:status_1\ ,
        status_0 => \Counter_First_Row:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Line_Begin:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_835 * Net_839
            + Net_835 * Net_840
        );
        Output = \Timer_Line_Begin:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_First_Row:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_906 * !\Counter_First_Row:CounterUDB:per_equal\
        );
        Output = \Counter_First_Row:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\ * !\PWM_Servo:PWMUDB:prevCompare1\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_507 ,
        cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Servo:PWMUDB:compare1\ ,
        z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ ,
        chain_in => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_507 ,
        status_5 => \PWM_Motor:PWMUDB:status_5\ ,
        status_3 => \PWM_Servo:PWMUDB:status_3\ ,
        status_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        status_0 => \PWM_Servo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_Last_Row:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_906 * !\Counter_Last_Row:CounterUDB:per_equal\
        );
        Output = \Counter_Last_Row:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_Last_Row:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Last_Row:CounterUDB:per_equal\
        );
        Output = \Counter_Last_Row:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_836, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_839 * !Net_840
        );
        Output = Net_836 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Motor:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_764, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_906
        );
        Output = Net_764 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motor:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Motor:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_Last_Row:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Last_Row:CounterUDB:per_equal\ * 
              !\Counter_Last_Row:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_Last_Row:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_Last_Row:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_765 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_Last_Row:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_Last_Row:CounterUDB:reload\ ,
        ce0_comb => \Counter_Last_Row:CounterUDB:per_equal\ ,
        z0_comb => \Counter_Last_Row:CounterUDB:status_1\ ,
        ce1_comb => \Counter_Last_Row:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_Last_Row:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_Last_Row:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Counter_Last_Row:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => Net_764 ,
        clock => Net_765 ,
        status_6 => \Counter_Last_Row:CounterUDB:status_6\ ,
        status_5 => \Counter_Last_Row:CounterUDB:status_5\ ,
        status_2 => \Counter_Last_Row:CounterUDB:status_2\ ,
        status_1 => \Counter_Last_Row:CounterUDB:status_1\ ,
        status_0 => \Counter_Last_Row:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_First_Row:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_765 ,
        control_7 => \Counter_First_Row:CounterUDB:control_7\ ,
        control_6 => \Counter_First_Row:CounterUDB:control_6\ ,
        control_5 => \Counter_First_Row:CounterUDB:control_5\ ,
        control_4 => \Counter_First_Row:CounterUDB:control_4\ ,
        control_3 => \Counter_First_Row:CounterUDB:control_3\ ,
        control_2 => \Counter_First_Row:CounterUDB:control_2\ ,
        control_1 => \Counter_First_Row:CounterUDB:control_1\ ,
        control_0 => \Counter_First_Row:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_First_Row:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_First_Row:CounterUDB:per_equal\ * 
              !\Counter_First_Row:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_First_Row:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_580, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\ * \PWM_Servo:PWMUDB:compare1\
        );
        Output = Net_580 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:compare1\ * !\PWM_Motor:PWMUDB:prevCompare1\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_Last_Row:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Last_Row:CounterUDB:cmp_out_i\ * !Net_839
        );
        Output = \Counter_Last_Row:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_First_Row:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_First_Row:CounterUDB:per_equal\
        );
        Output = \Counter_First_Row:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_839, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Last_Row:CounterUDB:cmp_out_i\
        );
        Output = Net_839 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Motor:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_507 ,
        cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motor:PWMUDB:compare1\ ,
        z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ ,
        chain_in => \PWM_Motor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_507 ,
        status_5 => \PWM_Motor:PWMUDB:status_5\ ,
        status_3 => \PWM_Motor:PWMUDB:status_3\ ,
        status_2 => \PWM_Motor:PWMUDB:tc_i\ ,
        status_0 => \PWM_Motor:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_507 ,
        control_7 => \PWM_Servo:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_Servo:PWMUDB:control_6\ ,
        control_5 => \PWM_Servo:PWMUDB:control_5\ ,
        control_4 => \PWM_Servo:PWMUDB:control_4\ ,
        control_3 => \PWM_Servo:PWMUDB:control_3\ ,
        control_2 => \PWM_Servo:PWMUDB:control_2\ ,
        control_1 => \PWM_Servo:PWMUDB:control_1\ ,
        control_0 => \PWM_Servo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:compare1\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_416, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_398) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397
        );
        Output = Net_416 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_765 ,
        cs_addr_2 => Net_612 ,
        cs_addr_1 => \Timer_Line_Begin:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Line_Begin:TimerUDB:per_zero\ ,
        f0_load => \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ ,
        chain_out => \Timer_Line_Begin:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_507 ,
        control_7 => \PWM_Motor:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_Motor:PWMUDB:control_6\ ,
        control_5 => \PWM_Motor:PWMUDB:control_5\ ,
        control_4 => \PWM_Motor:PWMUDB:control_4\ ,
        control_3 => \PWM_Motor:PWMUDB:control_3\ ,
        control_2 => \PWM_Motor:PWMUDB:control_2\ ,
        control_1 => \PWM_Motor:PWMUDB:control_1\ ,
        control_0 => \PWM_Motor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_52 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_52 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_52 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_52 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_52 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_52 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_52
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_52 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_52
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Counter_Last_Row:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_765 ,
        control_7 => \Counter_Last_Row:CounterUDB:control_7\ ,
        control_6 => \Counter_Last_Row:CounterUDB:control_6\ ,
        control_5 => \Counter_Last_Row:CounterUDB:control_5\ ,
        control_4 => \Counter_Last_Row:CounterUDB:control_4\ ,
        control_3 => \Counter_Last_Row:CounterUDB:control_3\ ,
        control_2 => \Counter_Last_Row:CounterUDB:control_2\ ,
        control_1 => \Counter_Last_Row:CounterUDB:control_1\ ,
        control_0 => \Counter_Last_Row:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Line_Begin:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * MODIN7_0 * !MODIN8_1 * MODIN8_0
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * MODIN8_1 * !MODIN8_0
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * MODIN7_1 * 
              MODIN7_0 * MODIN8_1 * MODIN8_0
        );
        Output = \Timer_Line_Begin:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_Last_Row:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612 * \Counter_Last_Row:CounterUDB:control_7\ * 
              !\Counter_First_Row:CounterUDB:count_stored_i\
        );
        Output = \Counter_Last_Row:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_507 ,
        cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_612, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_702 * tmp__cydff_2_reg
        );
        Output = Net_612 (fanout=20)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Line_Begin:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_765 ,
        control_7 => \Timer_Line_Begin:TimerUDB:control_7\ ,
        control_6 => \Timer_Line_Begin:TimerUDB:control_6\ ,
        control_5 => \Timer_Line_Begin:TimerUDB:control_5\ ,
        control_4 => \Timer_Line_Begin:TimerUDB:control_4\ ,
        control_3 => \Timer_Line_Begin:TimerUDB:control_3\ ,
        control_2 => \Timer_Line_Begin:TimerUDB:control_2\ ,
        control_1 => MODIN8_1 ,
        control_0 => MODIN8_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=MODIN7_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_612 * !\Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              MODIN7_1
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * MODIN7_0 * MODIN8_1
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * MODIN7_0 * !MODIN8_0
            + !Net_612 * MODIN7_1 * !MODIN7_0 * !MODIN8_1
            + !Net_612 * MODIN7_1 * !MODIN7_0 * MODIN8_0
        );
        Output = MODIN7_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_First_Row:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_702 * tmp__cydff_2_reg
        );
        Output = \Counter_First_Row:CounterUDB:count_stored_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Motor:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_507 ,
        cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Motor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_72 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_456, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_507) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:ctrl_enable\ * \PWM_Motor:PWMUDB:compare1\
        );
        Output = Net_456 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_Line_Begin:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Line_Begin:TimerUDB:control_7\ * 
              \Timer_Line_Begin:TimerUDB:per_zero\
        );
        Output = \Timer_Line_Begin:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=tmp__cydff_2_reg, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_702
        );
        Output = tmp__cydff_2_reg (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN7_0, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_765) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_612 * !\Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              MODIN7_0
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_1 * !MODIN7_0 * MODIN8_1
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1
            + !Net_612 * \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ * 
              !MODIN7_0 * MODIN8_0
        );
        Output = MODIN7_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Line_Begin:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_765 ,
        cs_addr_2 => Net_612 ,
        cs_addr_1 => \Timer_Line_Begin:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Line_Begin:TimerUDB:per_zero\ ,
        f0_load => \Timer_Line_Begin:TimerUDB:tmp_fifo_load\ ,
        z0_comb => \Timer_Line_Begin:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Line_Begin:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Line_Begin:TimerUDB:status_2\ ,
        chain_in => \Timer_Line_Begin:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Line_Begin:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Line_Begin:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_612 ,
        clock => Net_765 ,
        status_3 => \Timer_Line_Begin:TimerUDB:status_3\ ,
        status_2 => \Timer_Line_Begin:TimerUDB:status_2\ ,
        status_1 => \Timer_Line_Begin:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Line_Begin:TimerUDB:status_tc\ ,
        interrupt => Net_710 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =camera_comp_fall
        PORT MAP (
            interrupt => Net_719 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =camera_comp_rise
        PORT MAP (
            interrupt => Net_710 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =camera_frame_start
        PORT MAP (
            interrupt => Net_906 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =inter_button
        PORT MAP (
            interrupt => Net_416 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =rx_rcvd
        PORT MAP (
            interrupt => Net_72 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =tick_timeout
        PORT MAP (
            interrupt => Net_266 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =wheel_tick
        PORT MAP (
            interrupt => Net_514 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =throttle_update
        PORT MAP (
            interrupt => Net_347 );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_580 ,
        pad => Pin_servo(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Vert_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_906 ,
        pad => Vert_out(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Line_begin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_710 ,
        pad => Line_begin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Comp_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_835 ,
        pad => Comp_out(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_52 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_47 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_836 ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Camera_data(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Camera_data(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_456 ,
        pad => Pin_motor(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Vertical_sync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_906 ,
        pad => Vertical_sync(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Horiz_sync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_702 ,
        pad => Horiz_sync(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Comparator(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_835 ,
        pad => Comparator(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Hall_sensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_514 ,
        pad => Hall_sensor(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_397 ,
        pad => Pin_button(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Line_end(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_719 ,
        pad => Line_end(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Horiz_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_702 ,
        pad => Horiz_out(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_765 ,
            dclk_0 => Net_765_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_507 ,
            dclk_2 => Net_507_local ,
            dclk_glb_3 => Net_398 ,
            dclk_3 => Net_398_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Counter_PID:CounterHW\
        PORT MAP (
            clock => Net_507 ,
            timer_reset => Net_276 ,
            tc => \Counter_PID:Net_48\ ,
            cmp => \Counter_PID:Net_54\ ,
            irq => Net_266 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\Counter_Tick_Timeout:CounterHW\
        PORT MAP (
            clock => Net_507 ,
            timer_reset => Net_530 ,
            tc => Net_530 ,
            cmp => \Counter_Tick_Timeout:Net_54\ ,
            irq => Net_347 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,2)]: 
    timercell: Name =\Timer_Wheel_Tick:TimerHW\
        PORT MAP (
            clock => Net_507 ,
            enable => __ONE__ ,
            capture => Net_514 ,
            tc => \Timer_Wheel_Tick:Net_51\ ,
            cmp => \Timer_Wheel_Tick:Net_261\ ,
            irq => \Timer_Wheel_Tick:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   1 |     * |      NONE |         CMOS_OUT |     Pin_servo(0) | In(Net_580)
     |   3 |       |      NONE |         CMOS_OUT |      Vert_out(0) | In(Net_906)
     |   4 |       |      NONE |         CMOS_OUT |    Line_begin(0) | In(Net_710)
     |   5 |       |      NONE |         CMOS_OUT |      Comp_out(0) | In(Net_835)
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_52)
     |   1 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_47)
     |   2 |     * |      NONE |         CMOS_OUT |       Trigger(0) | In(Net_836)
-----+-----+-------+-----------+------------------+------------------+------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |   Camera_data(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |     Pin_motor(0) | In(Net_456)
     |   2 |     * |      NONE |     HI_Z_DIGITAL | Vertical_sync(0) | FB(Net_906)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |    Horiz_sync(0) | FB(Net_702)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    Comparator(0) | FB(Net_835)
-----+-----+-------+-----------+------------------+------------------+------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL |   Hall_sensor(0) | FB(Net_514)
-----+-----+-------+-----------+------------------+------------------+------------
   6 |   1 |     * |      NONE |      RES_PULL_UP |    Pin_button(0) | FB(Net_397)
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   2 |       |      NONE |         CMOS_OUT |      Line_end(0) | In(Net_719)
     |   3 |       |      NONE |         CMOS_OUT |     Horiz_out(0) | In(Net_702)
----------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named Pin_servo(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named Vert_out(0) at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Line_begin(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Comp_out(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(3)\ at location P2[3] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(4)\ at location P2[4] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(5)\ at location P2[5] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(6)\ at location P2[6] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0039: The pin named Rx_1(0) at location P3[0] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0039: The pin named Tx_1(0) at location P3[1] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0040: The pin named Trigger(0) at location P3[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named Line_end(0) at location P12[2] prevents usage of special purposes: SIO. (App=cydsfit)
Log: plm.M0038: The pin named Horiz_out(0) at location P12[3] prevents usage of special purposes: SIO. (App=cydsfit)
Info: plm.M0037: Navigation01.rpt: 
      Certain internal analog resources use the following pins for preferred routing: P0[1], P0[3], P0[4], P0[5], P2[3], P2[4], P2[5], P2[6], P3[0], P3[1], P3[2], P12[2], P12[3].
      Please check the "Final Placement Details" section of the report file (Navigation01.rpt) to see what resources are impacted by your pin selections.
     (File=C:\Users\Public\Documents\Carlab\BC and TJ\Project 4\Navigation01\Navigation01.cydsn\Navigation01.rpt(1))
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.028ms
Digital Placement phase: Elapsed time ==> 2s.773ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Navigation01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.562ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.936ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.967ms
API generation phase: Elapsed time ==> 0s.687ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.015ms
