// (c) Copyright 1995-2026 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:user:project_mvp_top:1.0
// IP Revision: 22

(* X_CORE_INFO = "project_mvp_top,Vivado 2018.3.1" *)
(* CHECK_LICENSE_TYPE = "design_1_project_mvp_top_0_0,project_mvp_top,{}" *)
(* CORE_GENERATION_INFO = "design_1_project_mvp_top_0_0,project_mvp_top,{x_ipProduct=Vivado 2018.3.1,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=project_mvp_top,x_ipVersion=1.0,x_ipCoreRevision=22,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED}" *)
(* IP_DEFINITION_SOURCE = "package_project" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module design_1_project_mvp_top_0_0 (
  clk2,
  clk,
  rst,
  en,
  data_in,
  data_out,
  HSYNC,
  VSYNC,
  led,
  bram_ena_uart,
  bram_wea_uart,
  bram_addra_uart,
  bram_dina_uart,
  bram_enb_uart,
  bram_addrb_uart,
  bram_doutb_uart,
  bram_uart_done,
  bram_ena_dsp,
  bram_wea_dsp,
  bram_addra_dsp,
  bram_dina_dsp,
  bram_enb_dsp,
  bram_addrb_dsp,
  bram_doutb_dsp,
  bram_dsp_done,
  vga_wea,
  vga_addra,
  vga_dina,
  vga_enb,
  vga_addrb,
  vga_doutb
);

input wire clk2;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst:reset, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *)
input wire clk;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *)
input wire rst;
input wire en;
input wire data_in;
output wire [11 : 0] data_out;
output wire HSYNC;
output wire VSYNC;
output wire [15 : 0] led;
output wire bram_ena_uart;
output wire bram_wea_uart;
output wire [13 : 0] bram_addra_uart;
output wire [16 : 0] bram_dina_uart;
output wire bram_enb_uart;
output wire [13 : 0] bram_addrb_uart;
input wire [16 : 0] bram_doutb_uart;
output wire bram_uart_done;
output wire bram_ena_dsp;
output wire bram_wea_dsp;
output wire [13 : 0] bram_addra_dsp;
output wire [16 : 0] bram_dina_dsp;
output wire bram_enb_dsp;
output wire [13 : 0] bram_addrb_dsp;
input wire [16 : 0] bram_doutb_dsp;
output wire bram_dsp_done;
output wire vga_wea;
output wire [13 : 0] vga_addra;
output wire [16 : 0] vga_dina;
output wire vga_enb;
output wire [13 : 0] vga_addrb;
input wire [16 : 0] vga_doutb;

  project_mvp_top inst (
    .clk2(clk2),
    .clk(clk),
    .rst(rst),
    .en(en),
    .data_in(data_in),
    .data_out(data_out),
    .HSYNC(HSYNC),
    .VSYNC(VSYNC),
    .led(led),
    .bram_ena_uart(bram_ena_uart),
    .bram_wea_uart(bram_wea_uart),
    .bram_addra_uart(bram_addra_uart),
    .bram_dina_uart(bram_dina_uart),
    .bram_enb_uart(bram_enb_uart),
    .bram_addrb_uart(bram_addrb_uart),
    .bram_doutb_uart(bram_doutb_uart),
    .bram_uart_done(bram_uart_done),
    .bram_ena_dsp(bram_ena_dsp),
    .bram_wea_dsp(bram_wea_dsp),
    .bram_addra_dsp(bram_addra_dsp),
    .bram_dina_dsp(bram_dina_dsp),
    .bram_enb_dsp(bram_enb_dsp),
    .bram_addrb_dsp(bram_addrb_dsp),
    .bram_doutb_dsp(bram_doutb_dsp),
    .bram_dsp_done(bram_dsp_done),
    .vga_wea(vga_wea),
    .vga_addra(vga_addra),
    .vga_dina(vga_dina),
    .vga_enb(vga_enb),
    .vga_addrb(vga_addrb),
    .vga_doutb(vga_doutb)
  );
endmodule
