Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,78
design__inferred_latch__count,0
design__instance__count,230
design__instance__area,3175.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00022406862990465015
power__switching__total,0.00007937139162095264
power__leakage__total,0.0000016237813724728767
power__total,0.00030506381881423295
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2550701944078287
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25504268863161567
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1016666779539344
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.740094895205491
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.101667
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.699085
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2595515542623184
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2611227141756277
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5930897052457706
timing__setup__ws__corner:nom_slow_1p08V_125C,13.350432248693517
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.593090
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.212934
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25676062003293143
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2573592800603162
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27611921863833583
timing__setup__ws__corner:nom_typ_1p20V_25C,14.253505446032667
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.276119
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.156015
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2550701944078287
clock__skew__worst_setup,0.25504268863161567
timing__hold__ws,0.1016666779539344
timing__setup__ws,13.350432248693517
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101667
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.212934
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,230
design__instance__area__stdcell,3175.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.109711
design__instance__utilization__stdcell,0.109711
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,6
design__instance__area__class:buffer,50.8032
design__instance__count__class:inverter,18
design__instance__area__class:inverter,99.792
design__instance__count__class:sequential_cell,22
design__instance__area__class:sequential_cell,1037.84
design__instance__count__class:multi_input_combinational_cell,126
design__instance__area__class:multi_input_combinational_cell,1230.16
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,51
design__instance__area__class:timing_repair_buffer,700.358
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5378.86
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,33
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,269
route__net__special,2
route__drc_errors__iter:0,85
route__wirelength__iter:0,5575
route__drc_errors__iter:1,35
route__wirelength__iter:1,5580
route__drc_errors__iter:2,51
route__wirelength__iter:2,5600
route__drc_errors__iter:3,0
route__wirelength__iter:3,5548
route__drc_errors,0
route__wirelength,5548
route__vias,1376
route__vias__singlecut,1376
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,169.65
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,28
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,28
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,28
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,28
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000198191
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000206011
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000323905
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000206011
design_powergrid__voltage__worst,0.0000206011
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000206011
design_powergrid__drop__worst__net:VPWR,0.0000198191
design_powergrid__voltage__worst__net:VGND,0.0000206011
design_powergrid__drop__worst__net:VGND,0.0000206011
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000366000000000000010966379714039131698655182844959199428558349609375
ir__drop__worst,0.0000198000000000000001628037982204233458105591125786304473876953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
