<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>ADD (shifted register) -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">ADD (shifted register)</h2><p id="desc">
      <p class="aml">Add (shifted register) adds a register value and an optionally-shifted register value, and writes the result to the destination register.</p>
    </p>
    <p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td colspan="2" class="lr">shift</td><td class="lr">0</td><td colspan="5" class="lr">Rm</td><td colspan="6" class="lr">imm6</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td></td><td class="droppedname">op</td><td class="droppedname">S</td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="5"></td><td colspan="6"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">32-bit<span class="bitdiff"> (sf == 0)</span></h4><p class="asm-code"><a name="ADD_32_addsub_shift" id="ADD_32_addsub_shift">ADD  <a href="#wd" title="32-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Wd&gt;</a>, <a href="#wn" title="First 32-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Wn&gt;</a>, <a href="#wm" title="Second 32-bit general-purpose source register (field &quot;Rm&quot;)">&lt;Wm&gt;</a>{, <a href="#shift" title="Optional shift type applied to second source operand, default LSL (field &quot;shift&quot;) [ASR,LSL,LSR]">&lt;shift&gt;</a> #<a href="#amount" title="Shift amount [0-31], default 0 (field &quot;imm6&quot;)">&lt;amount&gt;</a>}</a></p></div><div class="encoding"><h4 class="encoding">64-bit<span class="bitdiff"> (sf == 1)</span></h4><p class="asm-code"><a name="ADD_64_addsub_shift" id="ADD_64_addsub_shift">ADD  <a href="#xd" title="64-bit general-purpose destination register (field &quot;Rd&quot;)">&lt;Xd&gt;</a>, <a href="#xn" title="First 64-bit general-purpose source register (field &quot;Rn&quot;)">&lt;Xn&gt;</a>, <a href="#xm" title="Second 64-bit general-purpose source register (field &quot;Rm&quot;)">&lt;Xm&gt;</a>{, <a href="#shift" title="Optional shift type applied to second source operand, default LSL (field &quot;shift&quot;) [ASR,LSL,LSR]">&lt;shift&gt;</a> #<a href="#amount_1" title="Shift amount [0-63], default 0 (field &quot;imm6&quot;)">&lt;amount&gt;</a>}</a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
integer datasize = if sf == '1' then 64 else 32;
boolean sub_op = (op == '1');
boolean setflags = (S == '1');

if shift == '11' then <a href="shared_pseudocode.html#impl-shared.ReservedValue.0" title="function: ReservedValue()">ReservedValue</a>();
if sf == '0' &amp;&amp; imm6&lt;5&gt; == '1' then <a href="shared_pseudocode.html#impl-shared.ReservedValue.0" title="function: ReservedValue()">ReservedValue</a>();

<a href="shared_pseudocode.html#ShiftType" title="enumeration ShiftType   {ShiftType_LSL, ShiftType_LSR, ShiftType_ASR, ShiftType_ROR}">ShiftType</a> shift_type = <a href="shared_pseudocode.html#impl-aarch64.DecodeShift.1" title="function: ShiftType DecodeShift(bits(2) op)">DecodeShift</a>(shift);
integer shift_amount = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(imm6);</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wd&gt;</td><td><a name="wd" id="wd">
        
          <p class="aml">Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wn&gt;</td><td><a name="wn" id="wn">
        
          <p class="aml">Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wm&gt;</td><td><a name="wm" id="wm">
        
          <p class="aml">Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xd&gt;</td><td><a name="xd" id="xd">
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xn&gt;</td><td><a name="xn" id="xn">
        
          <p class="aml">Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xm&gt;</td><td><a name="xm" id="xm">
        
          <p class="aml">Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;shift&gt;</td><td><a name="shift" id="shift">
        Is the optional shift type to be applied to the second source operand, defaulting to LSL and 
    encoded in 
    <q>shift</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">shift</th>
                <th class="symbol">&lt;shift&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">LSL</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">LSR</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">ASR</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">RESERVED</td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;amount&gt;</td><td><a name="amount" id="amount">
        
          
        
        
          <p class="aml">For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.</p>
        
      </a></td></tr><tr><td></td><td><a name="amount_1" id="amount_1">
        
          
        
        
          <p class="aml">For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.</p>
        
      </a></td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(datasize) result;
bits(datasize) operand1 = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];
bits(datasize) operand2 = <a href="shared_pseudocode.html#impl-aarch64.ShiftReg.3" title="function: bits(N) ShiftReg(integer reg, ShiftType type, integer amount)">ShiftReg</a>(m, shift_type, shift_amount);
bits(4) nzcv;
bit carry_in;

if sub_op then
    operand2 = <a href="shared_pseudocode.html#impl-shared.NOT.1" title="function: bits(N) NOT(bits(N) x)">NOT</a>(operand2);
    carry_in = '1';
else
    carry_in = '0';

(result, nzcv) = <a href="shared_pseudocode.html#impl-shared.AddWithCarry.3" title="function: (bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)">AddWithCarry</a>(operand1, operand2, carry_in);

if setflags then 
    PSTATE.&lt;N,Z,C,V&gt; = nzcv;

<a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[d] = result;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v26.05, AdvSIMD v25.02, pseudocode v33.1
      ; Build timestamp: 2017-09-26T13:39
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
