/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [25:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[1] ? in_data[10] : in_data[53];
  assign celloutsig_1_17z = celloutsig_1_9z ? celloutsig_1_5z : celloutsig_1_15z[1];
  assign celloutsig_0_0z = ~(in_data[2] & in_data[83]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[5] | celloutsig_0_4z) & celloutsig_0_1z[9]);
  assign celloutsig_1_19z = celloutsig_1_7z[4] | celloutsig_1_17z;
  assign celloutsig_1_5z = celloutsig_1_4z[3] ^ celloutsig_1_2z[1];
  assign celloutsig_1_10z = celloutsig_1_2z[1] ^ celloutsig_1_1z;
  assign celloutsig_0_1z = { in_data[73:64], celloutsig_0_0z, celloutsig_0_0z } + in_data[26:15];
  assign celloutsig_0_6z = { in_data[20:12], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z } & { in_data[40:32], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_8z = in_data[134:109] & { in_data[123:105], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[119:111] / { 1'h1, in_data[169:162] };
  assign celloutsig_1_2z = celloutsig_1_0z[2:0] / { 1'h1, in_data[175:174] };
  assign celloutsig_1_12z = { in_data[152], celloutsig_1_1z } === { celloutsig_1_0z[3], celloutsig_1_10z };
  assign celloutsig_1_1z = in_data[139:130] <= { celloutsig_1_0z[2], celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[90:82] <= in_data[93:85];
  assign celloutsig_1_18z = { celloutsig_1_8z[13:10], celloutsig_1_11z } && { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_1_6z = - { in_data[179:172], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_0z[5:3] !== celloutsig_1_2z;
  assign celloutsig_1_9z = ~^ { celloutsig_1_6z[11:5], celloutsig_1_7z };
  assign celloutsig_1_7z = in_data[134:123] << { celloutsig_1_4z[5:3], celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[106:97], celloutsig_1_9z } >>> { celloutsig_1_8z[19:14], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z[8:6], celloutsig_1_2z } ^ in_data[170:165];
  assign celloutsig_1_15z = celloutsig_1_11z[4:2] ^ celloutsig_1_2z;
  always_latch
    if (celloutsig_1_19z) celloutsig_0_3z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = in_data[23:18];
  assign { out_data[128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
