/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

/* clang-format off */
bf_status_t bf_ll_eth100g_reg_rspec_eth_soft_reset_eth_swrst_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_soft_reset_eth_swrst_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_soft_reset_eth_swrst_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx0_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx0_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx0_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx0_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx0_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx0_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx1_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx1_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx1_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx1_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx1_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx1_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx2_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx2_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx2_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx2_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx2_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx2_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx3_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx3_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_rx3_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx3_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx3_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_serdes_config_tx3_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_ena_clkobs0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_ena_clkobs0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_ena_clkobs0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_div_clkobs0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_div_clkobs0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_div_clkobs0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_sel_clkobs0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_sel_clkobs0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_sel_clkobs0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_ena_clkobs1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_ena_clkobs1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_ena_clkobs1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_div_clkobs1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_div_clkobs1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_div_clkobs1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_sel_clkobs1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_sel_clkobs1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_clkobs_ctrl_sel_clkobs1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_setup_ring_id_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_setup_ring_id_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_setup_ring_id_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_setup_ring_sel_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_setup_ring_sel_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_setup_ring_sel_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_addr_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_addr_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_addr_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_wdata_wdata_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_wdata_wdata_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_wdata_wdata_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_rdata_rdata_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_rdata_rdata_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_rdata_rdata_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_req_type_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_req_type_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_req_type_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_cmd_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_cmd_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_cmd_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_addrnum_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_addrnum_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_addrnum_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_devaddr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_devaddr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_devaddr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_datanum_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_datanum_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_datanum_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_lock_req_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_lock_req_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_lock_req_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_gpio_id_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_gpio_id_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_gpio_id_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_status_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_status_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_status_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_lock_err_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_lock_err_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ring_ctrl_lock_err_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_soft_port_alive_val_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_soft_port_alive_val_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_soft_port_alive_val_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_offset_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_txff_cnt_adj_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_txff_cnt_adj_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_onestep_ets_offset_ctrl_eth_onestep_ets_txff_cnt_adj_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint64_t *data_p, uint64_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_set( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_get( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_offset_rmw( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_incr_set( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_incr_get( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mac_ts_offset_ctrl_eth_mac_ts_incr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint64_t *data_p, uint64_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_txidle_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_txidle_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_txidle_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_txgood_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_txgood_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_txgood_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_rxsync_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_rxsync_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_rxsync_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_rxsigok_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_rxsigok_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_status_macsts_rxsigok_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_seq_chnl_seq_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_seq_chnl_seq_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_seq_chnl_seq_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_seq_sel_buf_seq_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_seq_sel_buf_seq_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_seq_sel_buf_seq_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_chnl_ena_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_chnl_ena_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_chnl_ena_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_tx_flush_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_tx_flush_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_tx_flush_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_chnl_mode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_chnl_mode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_chnl_mode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_en_rx_xoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_en_rx_xoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_en_rx_xoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_ovr_rx_pfcxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_ovr_rx_pfcxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_ovr_rx_pfcxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_txrx_lpbk_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_txrx_lpbk_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_txrx_lpbk_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_val_rx_pfcxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_val_rx_pfcxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_val_rx_pfcxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_cred_ini_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_cred_ini_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_cred_ini_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_min_thr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_min_thr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_ctrl_min_thr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mac_ctrl_ins_ws_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_ctrl_ins_ws_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_ctrl_ins_ws_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mac_ctrl_txdisfcs_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_ctrl_txdisfcs_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_ctrl_txdisfcs_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mac_ctrl_txdispad_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_ctrl_txdispad_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_ctrl_txdispad_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_pream0_preamble_lsb_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_pream0_preamble_lsb_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_pream0_preamble_lsb_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_pream1_preamble_msb_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_pream1_preamble_msb_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_pream1_preamble_msb_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_pream1_tx_ipg_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_pream1_tx_ipg_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_pream1_tx_ipg_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_status_pfc_rxxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_status_pfc_rxxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_status_pfc_rxxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_status_txff_count_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_status_txff_count_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_status_txff_count_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txff_status_txappfifo_count_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_status_txappfifo_count_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txff_status_txappfifo_count_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_crcgen_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_crcgen_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_crcgen_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_crcerr_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_crcerr_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_crcerr_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_en_tx_xoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_en_tx_xoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_en_tx_xoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_ovr_tx_pfcxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_ovr_tx_pfcxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_ovr_tx_pfcxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_ovr_tx_xoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_ovr_tx_xoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_ovr_tx_xoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_val_tx_xoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_val_tx_xoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_val_tx_xoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_val_tx_pfcxoff_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_val_tx_pfcxoff_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxff_ctrl_val_tx_pfcxoff_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_crcchk_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_crcchk_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_crcchk_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_crcerr_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_crcerr_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_crcerr_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_crcrmv_dis_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_crcrmv_dis_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_crcrmv_dis_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_trunc_ena_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_trunc_ena_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_trunc_ena_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_trunc_size_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_trunc_size_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txcrc_trunc_ctrl_trunc_size_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_rxpkt_err_sts_last_rxsts_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxpkt_err_sts_last_rxsts_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_rxpkt_err_sts_last_rxsts_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t ch, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_port_alive_lut_port_alive_lut_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_port_alive_lut_port_alive_lut_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_port_alive_lut_port_alive_lut_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_global_intr_stat_int_lo_stat_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_global_intr_stat_int_lo_stat_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_global_intr_stat_int_lo_stat_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_global_intr_stat_int_hi_stat_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_global_intr_stat_int_hi_stat_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_global_intr_stat_int_hi_stat_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_crcerr_inj_inj_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_crcerr_inj_inj_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_crcerr_inj_inj_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_base_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_base_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_base_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_limit_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_limit_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_limit_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_log_reg_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_log_reg_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_log_reg_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_log_inst_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_log_inst_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_log_inst_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_fifomode_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_fifomode_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_fifomode_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_full_int_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_full_int_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_full_int_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_enable_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_enable_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_ctrl_enable_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_tail_ptr_tail_ptr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_tail_ptr_tail_ptr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_tail_ptr_tail_ptr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_head_ptr_head_ptr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_head_ptr_head_ptr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_debug_head_ptr_head_ptr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_watchdog_ctrl_timeout_value_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_watchdog_ctrl_timeout_value_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_watchdog_ctrl_timeout_value_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_watchdog_ctrl_enable_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_watchdog_ctrl_enable_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_watchdog_ctrl_enable_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_watchdog_count_cur_time_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_watchdog_count_cur_time_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_watchdog_count_cur_time_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_stall_on_error_stall_absolute_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_stall_on_error_stall_absolute_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_stall_on_error_stall_absolute_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_stall_on_error_stall_on_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_stall_on_error_stall_on_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_stall_on_error_stall_on_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_stall_on_error_stall_on_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_stall_on_error_stall_on_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_stall_on_error_stall_on_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_halted_status_tv80_halted_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_halted_status_tv80_halted_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_halted_status_tv80_halted_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_ctrl_sigok_debounce_count_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_ctrl_sigok_debounce_count_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_ctrl_sigok_debounce_count_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_ctrl_force_rxsigok_high_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_ctrl_force_rxsigok_high_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_ctrl_force_rxsigok_high_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_ctrl_force_rxsigok_low_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_ctrl_force_rxsigok_low_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_ctrl_force_rxsigok_low_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_ctrl_mdioci_en_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_ctrl_mdioci_en_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_ctrl_mdioci_en_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_ctrl_mdioci_reset_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_ctrl_mdioci_reset_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_ctrl_mdioci_reset_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_ctrl_mdioci_clkdiv_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_ctrl_mdioci_clkdiv_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_ctrl_mdioci_clkdiv_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_poll_ctrl_poll_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_poll_ctrl_poll_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_poll_ctrl_poll_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_poll_time_poll_time_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_poll_time_poll_time_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_poll_time_poll_time_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_poll_time_poll_ena_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_poll_time_poll_ena_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_mdioci_poll_time_poll_ena_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_rxsigok_bitsel_rxsigok_sel3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mdioci_intr_stat_intr_stat_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mdioci_intr_stat_intr_stat_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mdioci_intr_stat_intr_stat_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_sel_sel_rxclk_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_sel_sel_rxclk_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_sel_sel_rxclk_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_sel_sel_txclk_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_sel_sel_txclk_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_sel_sel_txclk_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_ctrl_max_count_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_ctrl_max_count_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_ctrl_max_count_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_ctrl_ppm_ena_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_ctrl_ppm_ena_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_ctrl_ppm_ena_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_stat_ppm_seen_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_stat_ppm_seen_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_stat_ppm_seen_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_stat_ppm_val_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_stat_ppm_val_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_eth_ppm_stat_ppm_val_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_txfifo_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_stat_rxeop_timo3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_txfifo_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en0_rxeop_timo3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_txfifo_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_en1_rxeop_timo3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txcrc_err3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_txfifo_ovf3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_chnl_intr_inj_rxeop_timo3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_txfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_txfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_txfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_txfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_txfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_txfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_statsmem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_statsmem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_statsmem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_statsmem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_statsmem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_statsmem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_tv80mem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_tv80mem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_tv80mem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_tv80mem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_tv80mem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_stat_tv80mem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_txfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_txfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_txfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_txfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_txfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_txfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_statsmem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_statsmem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_statsmem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_statsmem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_statsmem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_statsmem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_tv80mem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_tv80mem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_tv80mem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_tv80mem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_tv80mem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en0_tv80mem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_txfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_txfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_txfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_txfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_txfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_txfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_statsmem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_statsmem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_statsmem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_statsmem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_statsmem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_statsmem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_tv80mem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_tv80mem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_tv80mem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_tv80mem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_tv80mem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_en1_tv80mem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_txfifo_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_txfifo_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_txfifo_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_txfifo_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_txfifo_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_txfifo_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_statsmem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_statsmem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_statsmem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_statsmem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_statsmem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_statsmem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_tv80mem_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_tv80mem_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_tv80mem_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_tv80mem_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_tv80mem_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_intr_inj_tv80mem_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_int7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_debug_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_debug_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_stat_debug_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_int7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_debug_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_debug_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en0_debug_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_int7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_debug_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_debug_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_en1_debug_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_int7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_rerr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_rerr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_rerr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_debug_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_debug_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_uctrl_intr_inj_debug_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_txfifo_sram_disable_check_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_txfifo_sram_disable_check_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_txfifo_sram_disable_check_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_txfifo_sram_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_txfifo_sram_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_txfifo_sram_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_txfifo_sram_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_txfifo_sram_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_txfifo_sram_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_statsmem_disable_check_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_statsmem_disable_check_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_statsmem_disable_check_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_statsmem_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_statsmem_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_statsmem_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_statsmem_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_statsmem_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_statsmem_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_tv80mem_disable_check_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_tv80mem_disable_check_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_tv80mem_disable_check_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_tv80mem_inject_sbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_tv80mem_inject_sbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_tv80mem_inject_sbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_tv80mem_inject_mbe_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_tv80mem_inject_mbe_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mem_ecc_tv80mem_inject_mbe_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_txfifo_mbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txfifo_mbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_txfifo_mbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_statsmem_sbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_statsmem_sbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_statsmem_sbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_statsmem_mbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_statsmem_mbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_statsmem_mbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80mem_sbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80mem_sbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80mem_sbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80mem_mbe_err_log_addr_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80mem_mbe_err_log_addr_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80mem_mbe_err_log_addr_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mac_en0_mac_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_en0_mac_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_en0_mac_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mac_en1_mac_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_en1_mac_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mac_en1_mac_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_int_7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_nmi_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_nmi_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_stat_nmi_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_int_7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_nmi_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_nmi_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en0_nmi_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_int_7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_nmi_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_nmi_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_en1_nmi_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_1_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_1_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_1_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_2_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_2_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_2_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_3_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_3_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_3_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_4_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_4_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_4_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_5_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_5_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_5_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_6_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_6_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_6_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_7_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_7_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_int_7_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_nmi_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_nmi_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_tv80_intr_inj_nmi_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mdioci_en0_int0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mdioci_en0_int0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mdioci_en0_int0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
bf_status_t bf_ll_eth100g_reg_rspec_mdioci_en1_int0_set( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mdioci_en1_int0_get( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t *val, bool hw);
bf_status_t bf_ll_eth100g_reg_rspec_mdioci_en1_int0_rmw( bf_dev_id_t dev_id, uint32_t umac, uint32_t *data_p, uint32_t val);
