---
title: "M48-1101 - Â© SEMI 2001 11..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "M48-1101 - Â© SEMI 2001 11..."
sidebar_position: 107
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-107.pdf'
  chapter: 107
  page_count: 50
---

import PdfDownloadCard from '@site/src/components/PdfDownloadCard';
import PdfSplitView from '@site/src/components/PdfSplitView';

<PdfDownloadCard
  pdfLink="/pdfs/semi/107.pdf"
  pdfSize="N/A"
  title="M48-1101 - Â© SEMI 2001 11..."
  description="SEMIæ ‡å‡†æ–‡æ¡£"
/>

---

## ðŸ“– å¹¶æŽ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŽŸæ–‡æ¡£

<PdfSplitView pdfPath="/pdfs/semi/107.pdf">

---
title: "M48-1101 - Â© SEMI 2001 11..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "M48-1101 - Â© SEMI 2001 11..."
sidebar_position: 107
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-107.pdf'
  chapter: 107
  page_count: 50
---



&lt;!-- Page 1 --&gt;

SEMI M48-1101 Â© SEMI 200111 RELATED INFORMATION 1CMP PROCESS TEST GUIDE NOTE: This related information is not an official part of SEMI M48, and is not intended to modify or supercede theproposed standard. It is provided for information purposes. Table R1-1 Recommended Values for Wafer and Insulating Film Thickness for CMP Process Test Item GuidelineBow 25 m  to +25 mWarp â‰¤ 25 mGBIR (previously called TTV) â‰¤  4 mWafer(See NOTE 1.)SBIR (20  20 mm site) â‰¤ 0.5 mStarting Insulating Film Thickness 1000  1500 nmStarting % WIWNU â‰¤  2% of mean thicknessFinal Insulating Film Thickness 50% of starting film thicknessNOTE 1: See SEMI M1 for definitions of listed wafer parameters. Table R1-2 Recommended Values for Wafer and Metal Film Thickness for CMP Process Test Item GuidelineBow 25 m  to +25 mWarp â‰¤ 25 mGBIR (previously called TTV) â‰¤  4 mSBIR (20  20 mm site) â‰¤ 0.5 m Wafer(SeeNOTE 1.)Insulating Film Thickness â‰¤ 6001000 nmStarting TiN Film Thickness 2530 nmStarting W Film Thickness 800 nmFinal W Thickness 50% of starting W film thicknessW Stack W Stack % WIWNU â‰¤  2% of mean thicknessStarting Glue Layer (Ta or TaN) Thickness 2050 nmStarting Cu Seed Layer Thickness 100150 nmPlated Cu Film Thickness As required by applicationFinal Cu Film Thickness 50% of plated Cu film thicknessCu Stack Cu Stack % WIWNU â‰¤  8% of mean thicknessNOTE 1: See SEMI M1 for definitions of listed wafer parameters. NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacture's instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publications of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 2 --&gt;

SEMI M49-0704 Â© SEMI 2001, 20041 SEMI M49-0704GUIDE FOR SPECIFYING GEOMETRY MEASUREMENT EQUIPMENTFOR SILICON WAFERS FOR THE 130 nm TO 65 nm TECHNOLOGYGENERATIONS This guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibilityof the European Silicon Wafer Committee. Current edition approved by the European Regional StandardsCommittee on May 14, 2004. Initially available at www.semi.org June 2004; to be published July 2004.Originally published November 2001; previously published March 2003. 1 Purpose1.1 This document provides a guide for specifyingmeasurement equipment for geometry and flatness ofsilicon wafers of the 130, 90, and 65 nm technologygeneration as anticipated by the InternationalTechnology Roadmap for Semiconductors (ITRS) andin the forecasts of the major manufacturers ofsemiconductor devices. Wafer parameters as defined bySEMI M1, SEMI M8, SEMI M11, SEMI M24, orSEMI M38 are specified by customers of Si wafersuppliers and are usually part of Certificates ofCompliance. Suppliers of Si wafers and their customersmight measure these parameters using equipmentprovided by different manufacturers of such equipmentor using different generations of equipment of onesupplier. Agreement on basic features and capability ofsuch measurement equipment improves data exchangeand interpretation of data as well as procurement ofappropriate tools. 2 Scope2.1 This guide outlines and recommends basicspecifications for equipment for measuring geometryand flatness of Si wafers of 130, 90, and 65 nmtechnology generation.2.2 The guide applies to measurement equipment usedfor verifying the quality parameters geometry andflatness in large scale production of bare polished orepitaxial Si wafers the backside of which may be acidetched and/or covered by unpatterned, homogeneouslayers of e.g. poly-Si or LTO (low temperature oxide).Artifacts (e.g., reference materials) for calibratingmeasurement equipment might have differentproperties.2.3 The guide also applies to measurement equipmentthat provides only a subset of the measurement featuresoutlined in this guide.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determine the applicability of regulatory or other limitations priorto use. 3 Limitations3.1 The document does not apply to measurementequipment used to control intermediate process stepsduring Si wafer manufacturing. However, it may becompletely or partly used for measurement equipmentfor those applications provided correspondingconstraints are appropriately identified.3.2 The document also does not apply to measurementequipment for SOI wafers or patterned wafers. 4 Referenced Standards4.1 SEMI StandardsSEMI E5  SEMI Equipment CommunicationsStandard 2 Message Content (SECS-II)SEMI E10  Specification for Definition andMeasurement of Equipment Reliability, Availability,and Maintainability (RAM)SEMI E14  Measurement of Particle ContaminationContributed to the Product from the Process or SupportToolSEMI E30  Generic Model for Communications andControl of Manufacturing Equipment (GEM)SEMI E37  High Speed SECS Message Services(HSMS) Generic ServicesSEMI E58  Automated Reliability, Availability, andMaintainability Standard (ARAMS): Concepts,Behavior, and ServicesSEMI E89  Guide for Measurement SystemCapability AnalysisSEMI M1  Specification for PolishedMonocrystalline Silicon WafersSEMI M1.15  Standard for 300 mm PolishedMonocrystalline Silicon Wafers (Notched)SEMI M8  Specification for PolishedMonocrystalline Test Wafers

&lt;!-- Page 3 --&gt;

SEMI M49-0704 Â© SEMI 2001, 2004 2 SEMI M11  Specifications for Silicon EpitaxialWafers for Integrated Circuit (IC) ApplicationsSEMI M12  Specification for Serial AlphanumericMarking of the Front Surface of WafersSEMI M13  Specification for Alphanumeric Markingof Silicon WafersSEMI M24  Specification for PolishedMonocrystalline Silicon Premium WafersSEMI M27  Practice for Determining the PrecisionOver Tolerance (P/T) Ratio of Test EquipmentSEMI M38  Specification for Polished ReclaimedSilicon WafersSEMI M43  Guide for Reporting WaferNanotopographySEMI MF42  Standard Test Methods forConductivity Type of Extrinsic SemiconductingMaterialsSEMI MF84  Standard Test Method for MeasuringResistivity of Silicon Wafers with an In-Line Four-Point ProbeSEMI MF534  Standard Test Method for Bow ofSilicon WafersSEMI MF657  Standard Test Method for MeasuringWarp and Total Thickness Variation on Silicon Wafersby Non-contact ScanningSEMI MF671  Standard Test Method for MeasuringFlat Length on Wafers of Silicon and Other ElectronicMaterialsSEMI MF673  Standard Test Methods for MeasuringResistivity of Semiconductor Slices or Sheet Resistanceof Semiconductor Films with a Non-contact Eddy-Current GageSEMI MF928  Standard Test Methods for EdgeContour of Circular Semiconductor Wafers and RigidDisk SubstratesSEMI MF1152  Standard Test Method forDimensions of Notches on Silicon WafersSEMI MF1390  Standard Test Method for MeasuringWarp on Silicon Wafers by Automated Non-contactScanningSEMI MF1451  Standard Test Method for MeasuringSori on Silicon Wafers by Automated Non-contactScanningSEMI MF1530  Standard Test Method for MeasuringFlatness, Thickness, and Thickness Variation on SiliconWafers by Automated Non-contact Scanning SEMI MF2074  Standard Guide for MeasuringDiameter of Silicon and Other Semiconductor WafersSEMI T7  Specification for Back Surface Marking ofDouble-Side Polished Wafers with a Two-DimensionalMatrix Code Symbol4.2 ISO Standards1 ISO/IEC 8859  Information technology  8-bitsingle-byte coded graphic character setsISO 8879  Information Processing  Text and officesystems  Standard Generalized Markup Language(SGML)ISO 9000  Quality management systems Fundamentals and vocabularyISO 9001  Quality management systems RequirementsISO/IEC 10646-1  Information technology Universal multiple-octet character set (UCS)  Part 1:Architecture and basic multilingual planeISO/IEC 10918  Information technology  Digitalcompression and coding of continuous-tone still imagesISO 14644-1  Cleanroom and associated controlledenvironments  Part 1: Classification of air cleanliness4.3 JEITA Standards2 JEIDA 43  Terminology of silicon wafer flatness4.4 DIN Standards3 50431  Measurement of the electrical resistivity ofsilicon or germanium single crystals by means of thefour-point-probe direct current method with collinearprobe array50432  Determination of the conductivity type ofsilicon or germanium by means of rectification test orhot-probe50441-1  Determination of the geometric dimensionsof semiconductor slices; measurement of thickness50441-2  Determination of the geometric dimensionsof semiconductor slices; testing of edge rounding 1 International Organization for Standardization, ISO CentralSecretariat, 1, rue de Varemb, Case postale 56, CH-1211 Geneva 20,Switzerland. Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30Website: www.iso.ch2 Japanese Electronic and Information Technology IndustriesAssociation, Tokyo Chamber of Commerce and Industry Bldg. 2-2,Marunouchi 3-chome, Chiyoda-ku, Tokyo 100-0005, Japan. Website:www.jeita.or.jp3 Available from Deutches Institut fr Normung e.V., Beuth VerlagGmbH, Burggrafenstrasse 4-10, D-10787 Berlin, Germany. Website:www.din.de

&lt;!-- Page 4 --&gt;

SEMI M49-0704 Â© SEMI 2001, 20043 50441-4  Determination of the geometric dimensionsof semiconductor slices; diameter and flat depth ofslices50441-5  Determination of the geometric dimensionsof semiconductor wafers; terms of shape and flatnessdeviation50445  Contactless determination of the electricalresistivity of semiconductor wafers with the eddycurrent methodNOTE 1: Unless otherwise indicated, all documents citedshall be the latest published versions.4.5 IEEE Standards 4 IEEE 754  IEEE Standard for Binary Floating-PointArithmeticIEEE 802  IEEE Standard for Local and MetropolitanNetworks: Overview and ArchitectureIEEE 854  IEEE Standard Radix-IndependentFloating-Point Arithmetic4.6 Other StandardsFED-STD 209E Airborne Particulate CleanlinessClasses in Clean Rooms and Clean Zones5NOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions.5 Terminology5.1 Abbreviations and Acronyms5.1.1 ARAMS  Automated Reliability, Availability,and Maintainability Standard5.1.2 ASCII  American Standard Code forInformation Interchange5.1.3 FTP  File Transfer Protocol5.1.4 GEM  Generic Equipment Model5.1.5 HSMS  High Speed SECS Messaging Service5.1.6 IEEE  The Institute of Electrical andElectronics Engineers, Inc.5.1.7 JPEG  Joint Photographics Expert Group5.1.8 SECS  SEMI Equipment CommunicationsStandard5.1.9 XML  Extensible Markup Language5.2 Definitions 4 Institute of Electrical and Electronics Engineers, IEEE OperationsCenter, 445 Hoes Lane, P.O. Box 1331, Piscataway, New Jersey08855-1331, USA. Telephone: 732.981.0060; Fax: 732.981.17216 General Services Administration, Federal Supply Service, FSSAcquisition Management Center, Environmental Programs andEngineering Policy Division (FCOE), Washington, D.C. 20406 5.2.1 bias  the difference between the average ofmeasurements made on the same object and its truevalue. Sufficient measurements are needed to mitigatethe effects of variability. (SEMI E89)5.2.2 calibration  calibration is a measurementprocess that assigns value to the property of an artifactor to the response of an instrument relative to referencestandards or to a designated measurement process.NOTE 2: The purpose of calibration is to eliminate or reducebias in the users measurement system relative to thereference base. The calibration process compares an unknownor test item or instrument with reference standards accordingto a specific algorithm, often in the form of a specificcalibration curve. (SEMI E89)5.2.3 compatibility  the capability of measurementequipment to emulate the measurement process of othertools. Downward compatibility refers to formergeneration(s) of the same or similar type of equipmentof an equipment supplier.NOTE 3: Compatibility can be provided by a measurementmode in which filtering, spatial resolution, etc. of another,older, tool is imitated.5.2.4 correlation  the relation of measurementresults obtained by repeated measurements with thesame set of test specimen(s) and any two measurementtools expressed in terms of a regression curve.5.2.5 level 1 variability (1)  the variation (standarddeviation) of measurement results obtained by repeatedmeasurements with the same test specimen(s) and thesame measurement tool under nominally identicalconditions without replacing the test specimen betweensubsequent measurement runs.  tests are performedwith a single calibration in the shortest possible timeinterval.5.2.6 level 2 variability (2)  the variation (standarddeviation) of measurement results obtained by repeatedmeasurements with the same test specimen(s) and thesame measurement tool with replacing the testspecimen between subsequent measurement runs butotherwise under nominally identical conditions. 2  testsare performed with a single calibration in the shortestpossible time interval.5.2.7 level 3 variability (3)  the variation (standarddeviation) of measurement results obtained by repeatedmeasurements with the same test specimen(s) and thesame measurement tool with replacing the testspecimen between subsequent measurement runs butotherwise under nominally identical conditions. 3 testsare performed over a time period greater than 2 testswithout operator induced adjustment.5.2.8 matching tolerance (m)  the difference in biasfor any two measurement tools of the same kind.

&lt;!-- Page 5 --&gt;

SEMI M49-0704 Â© SEMI 2001, 2004 4 Otherwise matching tolerance tests are performed underthe conditions of 3 tests.NOTE 4: In the absence of certified or standard referencematerials matching may be tested by using appropriate waferscomplying with 130 nm technology node specifications. It isrecommended to test for matching with a set of samplescovering the parameter range of interest.5.2.9 precision over tolerance (P/T) ratio  the ratioof the precision of measurement equipment and aproducts tolerance. (SEMI M27)5.2.10 sorting  real and virtual separation of testspecimens in different categories specified by one ormultiple parameters.5.2.11 tolerance  the absolute magnitude of therange of the product specification. (SEMI M27) 6 Specification for Geometry MeasurementEquipment for Silicon Wafers6.1 The specification is structured in three sections(Tables 13): Generic Equipment Characteristics (Table 1) Materials to be measured (Table 2) Metrology Specific Equipment Characteristics(Table 3)6.2 Tables 13 contain the specifications, referenceddocuments, test methods, and comments. Additionalexplanations and discussions are provided in thissection.6.3 Generic Equipment Characteristics (Table 1)6.3.1 The section Generic Equipment Characteristicsconsists of five subsections: Wafer handling Reliability Procedural Documentation Computer/User Interface/Connectivity6.3.2 Subsections covering Facilities Requirementsand Safety/Legal/Regulatory are not included in thepresent document as these issues are highly userspecific and dependent on national regulations.6.4 Materials to be measured (Table 2)6.4.1 Table 2 specifies the parameters of Si wafers thatthe measurement equipment must be capable to handleand to measure. 6.5 Metrology Specific Equipment Characteristics(Table 3)6.5.1 This section specifies the dimensional parametersof Si wafers to be measured and to be reported byequipment for measuring the geometry and flatness ofwafers as well as the required spatial resolution,precision and accuracy of the measurement equipment.6.5.2 The ability of a metrology tool to properlymeasure surface features of different spatialwavelengths is affected by the spatial bandwidth of thetool's response function. Spatial bandwidth can bedefined in many ways and is influenced by manyfactors beyond the scope of this document. Some ofthese need to be standardized.6.5.3 Spatial resolution is defined by the high spatialfrequency limit of the bandwidth of the tool's responsefunction.6.5.4 Low and high cut-off frequency f min and f maxdefine the bandwidth of the response function ofmeasurement equipment. The cut-off frequenciescorrespond to an attenuation of 0.5 for the amplitude ofa sinusoidal surface feature with the exception of a lowpass filter (fmin = 0) for which the attenuation remains 1at fmin.6.5.5 The rate of change of the attenuation approachingthe cut-off frequencies has to be larger than the rate of aGaussian filter with the corresponding cut-offfrequency.6.5.6 The present document recommends fmax and f minthat must be measured by the instrument.6.5.7 Any variations in filtering procedures appliednear the FQA boundary must be described by thesupplier of the equipment.6.5.8 The bandwidth as specified in Table 3 is anominal value.6.5.9 In the present document a hierarchy of variabilitylevels is used to describe the performance ofmeasurement equipment which is calibrated andadjusted/aligned according to the supplier's procedures.The various terms are defined in section 5. Thesevariability levels are consistent with terms defined inSEMI E89 but not fully interchangeable. Their relationis indicated in parentheses.6.5.9.1 Level 1 variability: standard deviation 1(SEMI E89 static repeatability)6.5.9.2 Level 2 variability: standard deviation 2(SEMI E89 dynamic repeatability)6.5.9.3 Level 3 variability: standard deviation 3(SEMI E89 reproducibility)

&lt;!-- Page 6 --&gt;

SEMI M49-0704 Â© SEMI 2001, 20045 6.5.10 In addition two levels of systematic off-setbetween different tools are defined:6.5.10.1 matching tolerance (difference of means m)6.5.10.2 correlation (regression curve)6.5.11 Explicitly specified in the present document areonly level 3 variability 3 and matching tolerance m asthey correspond to the utilization of measurementequipment for wafer manufacturing most closely. Thesupplier of a specific tool may optionally providespecifications for level 1 and/or level 2 variability,respectively.6.5.12 Level 3 variability 3 and matching tolerance mare specified with respect to anticipated specificationsfor wafer geometry and flatness as given in Table 3 fora reference wafer.6.5.13 In the present document P/T-ratios are used forspecifying level 3 variability 3.6.5.13.1 A precision-to-tolerance ration P/T less than10% at 6 is recommended in SEMI M27 formetrology equipment. This would be an extremelydemanding specification for flatness and geometrymeasurement tools. In addition, flatness characterisiticsof Si wafers are typically described by a single sideddistribution with the median approaching zero, thelower specification boundary. Therefore two grades thatare based on 3 criteria, instead on 6, arerecommended for such tools in the present document: grade A: P/T &lt; 10%, 33 grade B: P/T &lt; 20%, 336.5.13.2 The individual measurement features a toolprovides may be graded differently, e.g. SFQR mightmeet grade A, but SBIR only grade B. This has to beindicated appropriately in the tools technicalspecifications.6.5.14 Matching tolerance is specified to be less orequal to 1.53 of level 3 variability. This corresponds toa greater than 99% probability that the difference of anyindividual measurement results obtained with twodifferent tools is smaller or equal to 53.6.5.15 The target for bias is a range of Â± 1.53 withrespect to a certified value provided appropriatereference materials are available. This corresponds to agreater than 99% probability that any individualmeasurement is in the range of Â± 43 around thecertified value when a reference material is tested. 6.5.16 Reference material with a series of surfacefeatures with appropriate height and half width isrequired to verify bandwidth of a measurement tool.The height of the features corresponds to the waferspecification as outlined in Table 3.6.5.17 The specifications of the measurementequipment are verified by using wafers the parametersof which are in a range, the upper limit of whichcorresponds to 1.5 times anticipated waferspecification, the lower limit to 0.5 of anticipated waferspecification. These are listed in Table 3 as ReferenceWafer Specifications.NOTE 5: The edge region of wafers represents the mostchallenging area for meeting the desired performancecharacteristics. This is because of the larger surface geometryvariations in the region near the edge, e.g. from polishing roll-off.6.5.18 Reference Wafers  The specifications of themeasurement equipment are verified by using referencewafers with properties covering the range given inSection 1 of Table 3. All reference wafers shall meetthe thickness and warp requirements listed in the tablebut different wafers may be used to meet the flatnessand nanotopography requirements. For site relatedspecifications not all sites must fall within the range,but the appropriate sites to be tested should beindicated. In all cases, at least three wafers in the rangeof values for each property shall be employed in thetesting.6.5.19 Verification of bias, matching tolerance and thevarious levels of variability are performed withequipment which is calibrated according to thesupplier's procedures and which is under statisticalprocess control.6.5.20 Compatibility of two tools is considered to besatisfactory when the specifications of the older tool aremet with the newer tool operating in the emulationmode.6.5.21 The quality of a correlation between differentmeasurement equipment is not specified in the presentdocument. 7 Related Documents7.1 ASTM DocumentsE 177  Standard Practice for Use of the TermsPrecision and Bias in ASTM Test MethodsE 456  Standard Terminology for Relating to Qualityand Statistics

&lt;!-- Page 7 --&gt;

SEMI M49-0704 Â© SEMI 2001, 2004 6 7.2 Other DocumentsEvaluating Automated Wafer Measurement Instruments, SEMATECH6, Technology Transfer 94112638A-XFRMetrology Tool Gauge Study Procedure for the International 300 mm Initiative (I300I), International 300 mmInitiative6, Technology Transfer #97063295A-XFRInternational Technology Roadmap for Semiconductors: 1999 edition7, 8 ISO 3274: 1996  Geometrical Product Specifications (GPS)  Surface Texture: Profile method  Nominalcharacteristic of contact (stylus) instruments1 Table 1 Generic Equipment Characteristics Item Recommended Specification Comment References1 WAFER HANDLING1.1 Robot End-Effector optional wafer edge or backside contact edge as definedby SEMI M11.2 Scan Stage optional wafer edge or backside contact edge as definedby SEMI M11.3 Wafer Contact Materials contact materials to leave metals andorganics on wafers &lt; as defined in ITRS 991.4 Wafer Detection protection of accidental contact due to e.g.,cross-slotting double slotting, protrusions,etc.1.5 Wafer Rotational Alignment random in, aligned out1.6 Number of Cassette Stations 24, arbitrary sender/receiver assignment1.7 Type of Cassettes open, FOUP/SMIF, FOSB to be specifiedalternatively1.8 Cassette Loading manual/guided vehicle, conveyor belt1.9 Automatic Cassette ID user specific1.10 Wafer Seating vertical or off-horizontal during settingcassette onstation byoperator1.11 Cassette Filling Modes random access and loading, programmableempty slot filling1.12 Automatic Wafer IDreadinguser specific 1.13 Particulate Contamination &lt; 0.001 PWP per cm2, &gt; 90 nm LSE front,and &gt; 120 nm LSE backside (See NOTE 1.)verify withmirror polishedwafer surfaces SEMI E14 2 RELIABILITY2.1 MTBF &gt; 2000 h SEMI E102.2 MTTA &gt; 4 h SEMI E102.3 MTTR according to service contract SEMI E102.4 Availability &gt; 98% per year2.5 Uptime &gt; 160 h/w2.6 Response Time according to service contract2.7 Statistical Process Control(SPC) performanceautomated 6 International Sematech, 2706 Montopolis Drive, Austin, Tx. 78741-6499, USA7 SEMATECH, 3101 Industrial Terrace Suite 106, Austin TX 787588 More recent versions of the ITRS are available from the homepage of International Sematech: www.sematech.org

&lt;!-- Page 8 --&gt;

SEMI M49-0704 Â© SEMI 2001, 20047 Item Recommended Specification Comment References2.8 Statistical Process Control(SPC) machine parametersautomated 3 PROCEDURAL3.1 Acceptance Testing user specific3.2 Transport and Assembly user specific3.3 Quality Assurance supplier conforming with ISO 9000/9001 ISO 9000/90013.4 Warranty &gt; 1 y3.5 Test Certificates user specific3.6 Spares Availability &gt; 10 y3.7 Change Control supplier conforming with ISO 9000/9001 ISO 9000/9001 4 DOCUMENTATION4.1 Installation tbd4.2 Operation tbd4.3 Service tbd 5 COMPUTER, USER INTERFACE, CONNECTIVITY5.1 Computer Operating System - Microsoft Windows NT 4.0 or higher, or- Unix5.2 Display cleanroom compatible, class 10 (FederalStandard) or class 4 (ISO), respectivelyFED-STD 209EISO 14644-15.3 Keyboard cleanroom compatible, class 10 (FederalStandard) or class 4 (ISO), respectivelyFED-STD 209EISO 14644-15.4 Pointing Device cleanroom compatible, class 10 (FederalStandard) or class 4 (ISO), respectivelyFED-STD 209EISO 14644-15.5 Printer cleanroom compatible, class 10 (FederalStandard) or class 4 (ISO), respectivelyFED-STD 209EISO 14644-15.6 Data Processing - reprocessing of data- parallel processing in different modesduring measurement including sorting- multiprocessing: e.g. recipe editing,up/downloading during measurements different modesrefer to dataevaluation e.g.for twodifferent sitepatterns, ordifferentemulationmodes5.7 Data Access - access to basic measurement results: e.gthickness map, height map- data available at SECS/GEM/HSMSinterface in real time refers to allfunctions asdefined inTable 3 SEMI E5SEMI E30SEMI E37 5.8 Data Analysis(Online/Offline)on-line/off-line 5.9 Recipe Control - complete recipe generation off-line withoutmachine specific data (calibration curves)- off-line recipe editing- remote recipe control by host computer- recipes are compatible between differentsoftware versions

&lt;!-- Page 9 --&gt;

SEMI M49-0704 Â© SEMI 2001, 2004 8 Item Recommended Specification Comment References5.10 Operating Sequence complete remote control : recipe download,start, stop, define data evaluation viaSECS/GEM SEMI E5 5.11 Data Interfaces - SECS/GEM- optional additionally a mass data standardtransfer protocol (e.g. FTP) SEMI E5www.w3.org/Protocols/rfc9595.12 Material Tracking SystemSupportrequired, details user specific 5.13 Output File Format standardized formats: - ASCII or XML for measurement results- IEEE for raw data (floating point)- JPEG (or equivalent) for raw data (imagedata) ISO/IEC 8859, ISO/IEC10646-1www.w3.org, ISO 8879IEEE 754, IEEE 854ISO/IEC 10918 5.14 Network CommunicationsStandards SupportEthernet, Fast Ethernet IEEE 802 5.15 SECS/GEM required SEMI E55.16 ARAMS required SEMI E58NOTE 1: The particulate contamination PWP value given for the backside has not been established in commercial practice and is under furtherconsideration by the SEMI Silicon Wafer Committee.Table 2 Materials to be MeasuredItem Recommended Specification Comments References1 WAFERS1.1 Kind of Wafers monocrystalline, unpatternedsilicon wafers with layers asspecified in Table 2, Item 1.3.4 SEMI M1(SEMI M8)(SEMI M11)1.2 Wafer Characteristics  dimensional1.2.1 Wafer Diameter 200 or 300 or 200+300 mmnominalSEMI M1SEMI MF2074DIN 50441-41.2.2 Wafer Thickness 700850 m For reclaim wafers(performance asoutlined in Table 3might be reduced):200 mm: 600850 300 mm: 650850 m SEMI MF1530DIN 50441-1 1.2.3 Edge Shape rounded SEMI M1DIN 50441-2SEMI MF9281.2.4 Wafer Shape Range 200 mm wfrs: warp &lt;= 100 m,300 mm wfrs: warp &lt;= 200 mSEMI M1SEMI MF1390DIN 50441-51.2.5 Fiducial 200 mm wfrs: notch or flat300 mm wfrs: notchSEMI M1SEMI MF671SEMI MF1152(DIN 50441-4)1.2.6 ID Mark(s) 200 mm wfrs: user specific300 mm wfrs: according to SEMIstandards content, type locationof ID mark to bespecified SEMI M1.15SEMI M12SEMI M13SEMI T7

&lt;!-- Page 10 --&gt;

SEMI M49-0704 Â© SEMI 2001, 20049 Item Recommended Specification Comments References1.3 Wafer Characteristics  electrical,optical1.3.1 Electrical Resistivity of Wafers,Conductivity Type0.5 mÎ©cm  intrinsic, p-, n-type Res: SEMI MF673DIN 50445SEMI MF84DIN 50431Type: SEMI MF42 orDIN504321.3.2 Thermal Donors annealed and not annealed1.3.3 Wafer Charge no effect with respect tomeasurement1.3.4 Layers (LTO, poly-Si), Epi LTO: thickness: 150  900 nmuniformity: â‰¤ 10%poly-Si: thickness: â‰¤ 2 muniformity: &lt; 20%Epitaxial layer: customer specific1.3.5 Wafer Surface Conditions front surface: polished, annealed,or epitaxial layerback surface: polished, acidand/or caustic etched, layersaccording to Item 1.3.4 optional conditions ofboth surfaces: etched,lapped, as cut Table 3 Metrology Specific Equipment Characteristics1. REFERENCE WAFER PROPERTIES (These wafer specifications refer only to wafers to be used for verifying theperformance of the measurement equipment, see Section 6.5.18. They do not refer to product wafers.)130 nm node 90 nm node 65 nm nodePropertynominal nominal nominal1.1 Thickness (200 mm wafers),m 725 725 7251.2 Thickness (300 mm wafers),m 775 775 7751.3 GBIR, nm 1000 1000 10001.4 Site Size local flatness, mm2 25\*25 26\*8 26\*81.4.1 SBIR, includingpartial sites, nm 250 140 1251.4.2 SFQR, includingpartial sites, nm 130 60 451.5 Warp, m 30 30 301.6 Nanotopography, 2 mm, P-V,nm, at 0.05% defective area 20 16 101.7 Nanotopography, 10 mm, P-V,nm, at 0.05% defective area 70 50 35

&lt;!-- Page 11 --&gt;

SEMI M49-0704 Â© SEMI 2001, 2004 10 2. MEASUREMENT FUNCTIONSItem Recommended SpecificationTechnology Generation 130 nm 90 nm9 65 nm9 Grade A B A B A B Comments and References 2.1.1 Thickness (Center Point Thickness) SEMI M1, SEMI MF15302.1.1.1 Level 3 Variability 3 (m, 1 ) â‰¤ 0.5 â‰¤ 1 â‰¤ 0.5 â‰¤ 1 â‰¤ 0.5 â‰¤ 12.1.1.2 Matching Tolerance m (m) â‰¤ 0.75 â‰¤ 1.5 â‰¤ 0.75 â‰¤ 1.5 â‰¤ 0.75 â‰¤ 1.52.1.1.3 Bias (m) â‰¤ 0.75 â‰¤1.5 â‰¤ 0.75 â‰¤ 1.5 â‰¤ 0.75 â‰¤ 1.5 target until certified referencematerials are available2.1.1.4 Spatial Bandwidthf min (mm1)f max (mm1)01 Nominal value Â± 5% tolerance 2.1.2 Global Flatness (GBIR) SEMI M1 Appendix 1;SEMI MF1530; JEIDA 432.1.2.1 Level 3 Variability 3 (nm, 1 ) â‰¤ 30 â‰¤ 65 â‰¤ 30 â‰¤ 65 â‰¤ 30 â‰¤ 652.1.2.2 Matching Tolerance m (nm) â‰¤ 50 â‰¤ 100 â‰¤ 50 â‰¤ 100 â‰¤ 50 â‰¤ 1002.1.2.3 Bias (nm) â‰¤ 50 â‰¤ 100 â‰¤ 50 â‰¤ 100 â‰¤ 50 â‰¤ 100 target until certified referencematerials are available2.1.2.4 Spatial Bandwidthf min (mm1)f max (mm1)01 Nominal value Â± 5% tolerance 2.1.3 Local Flatness (SBIR) SEMI M1 Appendix 1; SEMIMF1530; JEIDA 43; DIN 50441-52.1.3.1 Level 3 Variability 3 (nm, 1 ) â‰¤ 8 â‰¤ 17 â‰¤ 4.7 â‰¤ 9.3 â‰¤ 4.2 â‰¤ 8.32.1.3.2 Matching Tolerance m (nm) â‰¤ 12 â‰¤ 26 â‰¤ 7 â‰¤ 14 â‰¤ 6.3 â‰¤ 12.52.1.3.3 Bias (nm) â‰¤ 12 â‰¤ 26 â‰¤ 7 â‰¤ 14 â‰¤ 6.3 â‰¤ 12.5 target until certified referencematerials are available2.1.3.4 Spatial Bandwidthf min (mm1)f max (mm1)01 Nominal value Â± 5% tolerance 2.1.4 Local Flatness (SFQR) Specifications apply on a site-by-sitebasis; SEMI M1 Appendix 1; SEMIMF1530; JEIDA 43; DIN 50441-52.1.4.1 Level 3 Variability 3 (nm, 1 ) â‰¤ 4.5 â‰¤ 9 â‰¤ 2 â‰¤ 4 â‰¤ 1.5 â‰¤ 32.1.4.2 Matching Tolerance m (nm) â‰¤ 7 â‰¤ 13 â‰¤ 3 â‰¤ 6 â‰¤ 2.3 â‰¤ 4.52.1.4.3 Bias (nm) â‰¤ 7 â‰¤ 13 â‰¤ 3 â‰¤ 6 â‰¤ 2.3 â‰¤ 4.5 target until certified referencematerials are available2.1.4.4 Spatial Bandwidthf min (mm1)f max (mm1)01 Nominal value Â± 5% tolerance 2.1.5 Shape (Warp, GMLYMER) SEMI M1 Appendix 2; SEMIMF1390; JEIDA 43; DIN 50441-52.1.5.1 Level 3 Variability 3 (m, 1 ) â‰¤ 1 â‰¤ 2 â‰¤ 1 â‰¤ 2 â‰¤ 1 â‰¤ 22.1.5.2 Matching Tolerance m (m) â‰¤ 1.5 â‰¤ 3 â‰¤ 1.5 â‰¤ 3 â‰¤ 1.5 â‰¤ 32.1.5.3 Bias (m) â‰¤ 1.5 â‰¤ 3 â‰¤ 1.5 â‰¤ 3 â‰¤ 1.5 â‰¤ 3 9 The values for variability, matching and bias for the 90 and 65 nm technology nodes are rounded to one significant decimal digit for thoseparameters which scale with the technology generations. Otherwise the values for the 130 nm genertaion are repeated.

&lt;!-- Page 12 --&gt;

SEMI M49-0704 Â© SEMI 2001, 200411 2. MEASUREMENT FUNCTIONSItem Recommended SpecificationTechnology Generation 130 nm 90 nm9 65 nm9 Grade A B A B A B Comments and References 2.1.5.4 Spatial Bandwidthf min (mm1)f max (mm1)01 Nominal value Â± 5% tolerance 2.1.6 Other Global Flatness Parameters SEMI M1 Appendix 1; SEMIMF1530; JEIDA 43; DIN 50441-52.1.6.1 GFLR, GFLD required2.1.7 Other Local Flatness Parameters SEMI M1 Appendix 1; SEMIMF1530; JEIDA 43; DIN 50441-52.1.7.1 SPID, SFLR, SFLD, SFQD,SFSR, SFSDrequired 2.1.8 Other Shape Parameters SEMI M1 Appendix 2; SEMIMF1390; JEIDA 43; DIN 50441-52.1.8.1 Sori (GFLYFER), Bow(GM3YMCD), Warp (GB3NMPR)required 2.2 Nanotopography These parameters refer to flatnessmeasurement of individual surfaces;see SEMI M43.2.2.1 Analysis Area Size = 2 mm2.2.1.1 Level 3 Variability 3 (nm, 1 ) â‰¤ 0.7 â‰¤ 1.3 â‰¤ 0.5 â‰¤ 1.1 â‰¤ 0.3 â‰¤ 0.72.2.1.2 Matching Tolerance m (nm) â‰¤ 1 â‰¤ â‰¤ 0.8 â‰¤ 1.6 â‰¤ 0.5 â‰¤ 12.2.1.3 Bias (nm) â‰¤ 1 â‰¤ 2 â‰¤ 0.8 â‰¤ 1.6 â‰¤ 0.5 â‰¤ 1 target until certified referencematerials are available2.2.1.4 Spatial Bandwidthf min (mm1)f max (mm1)0.052.5 Nominal value Â± 5% tolerance;optionally a range of f min = 0.25 mm 1to fmax = 2.5 mm 1 2.2.2 Analysis Area Size = 10 mm2.2.2.1 Level 3 Variability 3 (nm, 1 ) â‰¤ 2.5 â‰¤ 5 â‰¤ 1.7 â‰¤ 3.3 â‰¤ 1.2 â‰¤ 2.32.2.2.2 Matching Tolerance m (nm) â‰¤ 3.8 â‰¤ 7.5 â‰¤ 2.5 â‰¤ 5 â‰¤ 1.8 â‰¤ 3.52.2.2.3 Bias (nm) â‰¤ 3.8 â‰¤ 7.5 â‰¤ 2.5 â‰¤ 5 â‰¤ 1.8 â‰¤ 3.5 target until certified referencematerials are available2.2.2.4 Spatial Bandwidthf min (mm1)f max (mm1)0.052.5 Nominal value Â± 5% tolerance;optionally a range of f min = 0.05 mm 1to fmax = 0.5 mm 1 2.3 Other Parameters2.3.1 Waviness user specific2.3.2 Height (individual wafer surfaces) user specific2.3.3 Slope user specific2.3.4 Curvature user specific2.3.5 Line Scans user specific2.3.6 Contour Maps user specific2.3.7 Data Histogram 10 or more bins per channel, arbitrarilydefinable, cumulative differential2.3.8 Edge Roll-off user specific2.3.9 Additional Parameters user specific

&lt;!-- Page 13 --&gt;

SEMI M49-0704 Â© SEMI 2001, 2004 12 3. SETUP PARAMETERSItem Recommended SpecificationTechnology Generation 130 nm 90 nm 65 nmGrade A B A B A B Comments and References 3.1 Nominal Edge Exclusion definingFQA (mm)â‰¥ 2 â‰¥ â‰¥ 1 Performance parameters are to beverified with nominal edge exclusionâ‰¥ 2 mm. Instrument must be capableof reporting to nominal edgeexclusion â‰¥ 1 mm. As a guide, theextended performance for nominaledge exclusion &lt; 2 mm should notexceed the performance (3,matching, bias) by more than 100 %as compared to â‰¥2 mm edge exclusiongiven appropriate reference material.3.2 Site Patterns For local flatness: use any site patterncompatible with SEMI M1; fornanotopography use floating sites Recommended range for site size: 5 40 mm, arbitrary combination oflength of rectangular sides; see SEMIM1, SEMI M433.3 Sorting Criteria Sorting is performed by using logicalAND/OR combinations of multipleparameters3.4 Exclusion Windows a) &gt; 3, curved or linear boundaries witharbitrary position anywhere on theentire wafer surfaceb) perimeter exclusion windows: N zoneswith total area covered â‰¤ 0.001 of totalwafer area in the range R  2 mm to R,total perimeter excluded at R  1 mmâ‰¤ 4% of total wafer circumference, nosingle zone longer than 5 mm. a) e.g., laser mark exclusion 4. PERFORMANCEItem Recommended SpecificationTechnology Generation 130 nm 90 nm 65 nmGrade A B A B A B Comments and References 4.1 Throughput4.1.1 200 mm Wafers &gt; 60 wafers per hour4.1.2 300 mm Wafers &gt; 40 wafers per hour4.2 Downward Compatibility At least one previous tool generation ofsupplierSpecific tools involved need to beidentified4.3 Calibration Automated method, Certified ReferenceMaterial (CRM) to be provided byequipment supplier.4.3.1 Level 3 Variability Test Interval â‰¥ 10 measurements over a period of not lessthan 2 weeks (See NOTE 1.)To be performed with throughputmode used for qualifying productwafers, 95% confidence interval hasto be less than the specified 34.4 Dependence of Results on WaferOrientation&lt; 1 3 NOTE 1: This recommended specification is not intended to be a requirement for a two week pre-shipment test. Performance could be verifiedthrough routine SPC (Statistical Process Control).

&lt;!-- Page 14 --&gt;

SEMI M49-0704 Â© SEMI 2001, 200413 APPENDIX 1SCALING MODELS NOTICE: The material in this appendix is an official part of SEMI M49 and was approved by full letter ballot procedures onMay 14, 2004.Table A1-1 Scaling models used in Tab. 3.1 for the technology nodes 130 to 65 nm 130 nm node 90 nm node 65 nm nodePropertynominal nominal nominal1.1 Thickness (200 mm wafers),m 725 no scaling no scaling1.2 Thickness (300 mm wafers),m 775 no scaling no scaling1.3 GBIR, nm 1000 no scaling no scaling1.4 Site Size local flatness, mm2 25\*25 26\*8 26\*81.4.1 SBIR, includingpartial sites, nm 250 2/3 of (120 nm + max. SFQRper ITRS)102/3 of (120 nm + max. SFQRper ITRS) 101.4.2 SFQR, includingpartial sites, nm 130 2/3 of max value acc. toITRS112/3 of max value acc. toITRS111.5 Warp, m 30 no scaling no scaling1.6 Nanotopography, 2 mm, P-V,nm, at 0.05% defective area 20 2/3 of max value acc. toITRS112/3 of max value acc. toITRS111.7 Nanotopography, 10 mm, P-V,nm, at 0.05% defective area 70 70% of previous generation12 70% of previous generation12 NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein forany particular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. 10 120 nm is calculated to be the average taper contribution to SBIR for 130 nm node (SBIR  SFQR). This value is kept constant for the 90 and65 nm technology nodes.11 ITRS provides maximum specifications regarding starting material requirements. This maximum value is assumed to be equivalent to theupper end of range recommended for reference wafers as defined in 6.5.17. The nominal value is then 2/3 of the maximum value.12 ITRS provides no guidance regarding Nanotopography of 10 mm analysis area Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 15 --&gt;

SEMI M50-1104 Â© SEMI 2001, 20041 SEMI M50-1104TEST METHOD FOR DETERMINING CAPTURE RATE AND FALSECOUNT RATE FOR SURFACE SCANNING INSPECTION SYSTEMS BYTHE OVERLAY METHOD This test method was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the North American Silicon Wafer Committee. Current edition approved by the NorthAmerican Regional Standards Committee on August 16, 2004. Initially available at www.semi.orgSeptember 2004; to be published November 2004. Originally published November 2001. 1 Purpose1.1 SEMI M52 defines capture rate (CR) requirementsto be met by a scanning surface inspection system(SSIS) to be used for the 130 nm technologygeneration. Similar requirements appear inspecifications for SSISs to be used in otherapplications.1.2 This test method provides a framework for thedetermination of the CR, false count rate (FCR) andcumulative false count rate (CFCR) of an SSIS as afunction of latex sphere equivalent (LSE) size oflocalized light scatterers (LLS).NOTE 1: In the context of this document the term sizerefers to the LSE diameter. 2 Scope2.1 This test method defines the SSIS capture rate anddiscusses its usage in industry specifications.2.2 This test method addresses calculating andreporting SSIS capture rate from measurements ofeither PSL depositions or other LLS on wafers in LSEunits.2.3 Specific wafer surfaces (by wafer product, type offilm or type of polish) that may affect the measuredcapture rate and false count rate of an SSIS are to beagreed upon between suppliers and users.NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Limitations3.1 This test method is limited to use on unpatternedwafers.3.2 This test method is limited to use on calibratedscanners operated in a production mode. 4 Referenced Standards4.1 SEMI StandardsSEMI E89  Guide for Measurement SystemCapability AnalysisSEMI M52  Guide for Specifying Scanning SurfaceInspection Systems for Silicon Wafers for the 130-nmTechnology GenerationSEMI M53  Practice for Calibrating ScanningSurface Inspection Systems Using CertifiedDepositions of Monodisperse Polystyrene Latex Sphereon Unpatterned Semiconductor Wafer Surfaces4.2 ISO Standard1 ISO Guide 30:1992  Terms and Definitions Used inConnection with Reference MaterialsNOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 5 Terminology5.1 Definitions5.1.1 capture rate (CR)  the probability that an SSISdetects an LLS of latex sphere equivalent (LSE) signalvalue at some specified SSIS operational setting.5.1.2 certified reference material (CRM)  referencematerial, accompanied by a certificate, one or more ofwhose property values are certified by a procedurewhich establishes its traceability to an accuraterealization of the unit in which the property values areexpressed, and for which each certified value isaccompanied by an uncertainty at a stated level ofconfidence. \[ISO Guide 30:1992\]5.1.3 cumulative false count rate (CFCR)  number offalse counts of size S f, or larger, that are expected to berecorded by an SSIS at some specified operationalsetting as a function of S f. CFCR may be found byaveraging false counts over multiple scans. 1 International Organization for Standardization, ISO CentralSecretariat, 1, rue de Varemb, Case postale 56, CH-1211 Geneva 20,Switzerland. Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30Website: www.iso.ch

&lt;!-- Page 16 --&gt;

SEMI M50-1104 Â© SEMI 2001, 2004 2 5.1.4 false count (FC)  laser-light scattering eventthat arises from instrumental causes rather than fromany feature on or near the wafer surface; also calledfalse positive.5.1.4.1 Discussion  False counts would not beexpected to occur at the same point on the wafer surfaceduring multiple inspection scans, and hence they couldbe considered as random noise that could be identi-fied by examining the results of repeated scans.5.1.5 false count rate (FCR)  mean total number offalse counts per wafer that an SSIS reports at somespecified SSIS operational setting.5.1.6 repeat counts  LLSs that are found in a laterscan within the scanner XY uncertainty distance of theirlocation as found on an earlier scan.5.1.6.1 Discussion  The implication is that if defectdensity is low enough, then a repeat count results fromdetecting the same LLS event again and is not the resultof SSIS noise. Besides the absolute position of theLLS, an additional matching condition may be the LSEsignal of the LLS.5.1.7 scanner XY uncertainty  square root of thesum of the squares of the one-sigma standard deviationsin the reported X and Y locations of the SSIS under test,as determined under repeatability conditions.5.1.8 true count  laser-light scattering event thatarises from the localized light scatterers (LLS) beinginvestigated. 6 Summary of Method6.1 The XY coordinate uncertainty of the SSIS undertest is either known or determined under repeatabilityconditions, without removing the wafer from the stagebetween scans.6.2 The reference wafer to be used in this test isselected.6.3 The selected wafer is scanned Z times on the SSISunder test. The first two scans are used to qualify thereference wafer before continuing with the remainingZ2 scans.NOTE 2: Typical values for Z are between 30 and 100 scans.6.4 The scans are analyzed to determine and record thenumber of times each LLS event occurs in eachlocation (to within a distance approximately six timesthe scanner XY uncertainty) during the Z scans. Thecapture rate, standard size deviation, false count rate,and cumulative false count rate are determined fromthis data set. 7 Apparatus7.1 SSIS under test  installed in its position of usewith clean room rating recommended by themanufacturer.7.2 Off-line analysis software program  to track eachobserved count and determine the capture rate, standardsize deviation, the number of false counts at each LLSsize, the false count rate, and the cumulative false countrate.NOTE 3: The analysis software may be incorporated into theSSIS, if desired. 8 Test Specimens8.1 Use any wafer with (1) natural LLS with density&lt;10 LLS/cm2 and (2) a surface roughness typical of thewafers to be measured in production (see Section 2.3).8.1.1 The minimum distance between any two LLSfound during any one scan and used in the data set to beanalyzed shall be larger than six times the scanner XYuncertainty. Clusters of LLS (found in any one scanand closer together than six times the scanner XYuncertainty) and scratches must be excluded during theanalysis.8.1.2 Determine the scanner XY uncertainty fromprevious knowledge, from the scanner manufacturerspecifications, or from the positional accuracydetermined under repeatability conditions in accordancewith Appendix 1.8.2 Alternatively, a wafer with deposited polystyrenelatex spheres can be used to evaluate the capture ratemore accurately at a specific particle size. The sameparticle density, particle spacing, and defect clusterconditions as in Section 8.1 should be observed.NOTE 4: The wafer with deposited PSL spheres may or maynot be certified reference material. 9 Procedure9.1 Qualify the wafer for appropriate LLS number (seeSection 8.1) prior to taking CR and CFCR data asfollows:9.1.1 Scan the wafer once and determine position, Pm,and size, S m, of each of the M1 detected LLS events withm = \[1, 2,  M1\].9.1.2 To determine that there are enough repeatingLLS events to make the CR calculation meaningful,scan the wafer a second time and compare the detectedLLS events with respect to the positions of thosedetected during the first scan. Define the total numberof LLS events that repeat their position in the first scanto within six times the scanner XY uncertainty as M2.Consider the wafer qualified for the test if the share of

&lt;!-- Page 17 --&gt;

SEMI M50-1104 Â© SEMI 2001, 20043 repeat LLS events on the wafer, M2, is larger than 0.75M1. Make certain that the conditions of Sections 8.1and 8.1.1 are fulfilled for both wafer scans.9.2 Scan the wafer a total of Z times to obtain CR,FCR, and CFCR data (see NOTES 3 and 6). Recordeach LLS event detected during the Z scans accordingto its position P and size S.NOTE 5: The two scans obtained in Sections 9.1 through9.1.2 can be used as part of this data set, but the wafer mustremain on the scan stage during the entire set of Z scans toperform the measurement sequence under repeatabilityconditions. 10 Analysis10.1 Initial Analysis10.1.1 Determine the locations on the wafer where anLLS event has been detected at least once by comparingall recorded positions (within the constraint of the six-sigma XY uncertainty) of the multiple scans as reportedby the SSIS. These locations, Li, with i = \[1, 2, ,N\]represent the complete set of LLS events to be used inthe analysis. Each location is characterized by thenumber of scans H i, in which the LLS event at thatposition has been detected, and by the H i reported sizesS ih, where h = \[1, 2, ,H i\], for the LLS event.10.1.2 Consider those of the N events with H i = 1, (i.e.,events seen only once) as false counts. Order theseevents by decreasing size, S i. Index them by f = \[1, 2,...,F\], with f = 1 representing the largest size and f = Frepresenting the smallest.10.1.3 Consider those events that were seen at leasttwice during the Z scans (H i â‰¥ 2) to be true counts.NOTE 6: The sequence of analysis steps given below isintended to be representative and illustrative. The actualalgorithms used in the analysis software may differ from theseas long as the same result is achieved.10.2 Analysis of True Counts10.2.1 Determine the average size of each truecount (H i â‰¥ 2) as follows: ==&gt;), for every true count as follows: ZHSCR ii =&gt;&lt; )( (2) 10.2.3 Plot CR() versus as in the example inFigure 1, and interpolate or fit the data to discriminateagainst outlying points. NOTE 7: The following equation for c s, in percent,  =00exp1100 cssc s , (2a) may be used to fit the plotted CR() data. Here, c s is thefitted value of CR(), s is the size (), s0 is the size atzero probability of capture, and c0 is a curvature factor thatdetermines the point at which the probability of captureapproaches 100%. As c0 and s0 constitute a sufficientparameter set to describe completely CR(), they can beused for reporting, together with the chi-square goodness ofthe fit test statistic result.NOTE 8: Note that there are a few points below the principalcurve in Figure 1. These points may have arisen from addedparticles that appeared on the wafer during the test. Theyshould be neglected in fitting any curve to the capture ratedata.10.2.4 Calculate the standard deviation of size S i for alltrue counts as follows: =&gt;&lt;=iH hiihii SSHS12)(11)( (3) 10.2.5 Plot the standard deviation of size, (S i), versusthe mean size, , for all true counts as shown in theexample in Figure 2.NOTE 9: Again, note the same outliers in Figure 2. Thesecan be neglected in any analysis of the standard deviationdata.10.3 Analysis of False Counts10.3.1 Divide the total number of false counts, F, bythe number of scans, Z, to get the false count rate, FCR: ZFFCR = (4) 10.3.2 Analyze the false count rate as a function of sizeto determine the cumulative false count rate, CFCR(S i),at each size, S i, by taking the total number of falsecounts of size equal to or greater than S i, and dividingby the number of scans, Z: ,)( ZFSCFCR ii = (5) where Fi is the largest value of the index associatedwith the count (or counts) of size S i.10.3.3 Plot CFCR(S i) as a function of S i as shown inthe example in Figure 3. 11 Report11.1 Report the following information:11.1.1 Operator identification;

&lt;!-- Page 18 --&gt;

SEMI M50-1104 Â© SEMI 2001, 2004 4 11.1.2 Date of test;11.1.3 Manufacturer, model, serial number, andsoftware version of the SSIS being tested,11.1.4 Description of the reference wafer used in thetest.11.1.5 Plot of the capture rate, CR(), vs. the meansize, , similar to the example in Figure 1. 11.1.6 Plot of the standard deviation, (S i), of the LLSmean size, , similar to the example in Figure 2.11.1.7 Calculated false count rate, FCR, as described inSection 10.3.2.11.1.8 Plot of the cumulative false count rate,CFCR(S i), similar to the example in Figure 3. 10.90.80.70.60.50.40.30.20.1070 80 90 100 110 120 130 140Mean Size of LLS \[nm LSE\] Capture Rate CR () \[%/100\] NOTE 1: This figure is an example plot of capture rate as determined in Sections 10.2.1 through 10.2.3. The measurements inthis example are the result of 100 scans on a wafer with several natural LLS sites of different sizes. The SSIS noise floor was setat 80 nm LSE.Figure 1Capture Rate

&lt;!-- Page 19 --&gt;

SEMI M50-1104 Â© SEMI 2001, 20045 54.543.532.521.510.5070 80 90 100 110 120 130 140Mean Size of LLS \[nm LSE\] Standard Deviation of Size \[nm LSE\] NOTE 1: This figure is an example plot of the standard deviation of true count size as determined in Sections 10.2.4 and 10.2.5.Figure 2Standard Size Deviation 0.050 NOTE 1: This figure is an example plot of cumulative false count rate as determined in Sections 10.3.1 through 10.3.3. This isthe same data set used for Figures 1 and 2; however, the horizontal scale has been expanded.Figure 3Cumulative False Count Rate (CFCR)

&lt;!-- Page 20 --&gt;

SEMI M50-1104 Â© SEMI 2001, 2004 6 APPENDIX 1DEFAULT PROCEDURE FOR DETERMINATION OF SCANNER XYUNCERTAINTY NOTICE: The material in this appendix is an official part of SEMI M50 and was approved by full letter ballotprocedures on April 22, 2004 by the North American Regional Standards Committee. A1-1 PurposeA1-1.1 This procedure is intended to be used for determining the scanner XY uncertainty for the scanning surfaceinspection system (SSIS) under test when this information is not otherwise available. A1-2 ScopeA1-2.1 This appendix covers a procedure for determining ability of an SSIS to report the location of a localizedlight scatterer (LLS) on a silicon wafer surface under repeatability conditions.NOTICE: This appendix does not purport to address safety issues, if any, associated with its use. It is theresponsibility of the users of this procedure to establish appropriate safety health practices and determine theapplicability of regulatory or other limitations prior to use. A1-3 LimitationsA1-3.1 If particles are used as the reference LLSs, care must be taken both to avoid contamination by interferingparticles and to avoid removal of the reference particles. A1-4 Referenced StandardsA1-4.1 SEMI StandardsSEMI E89  Guide for Measurement System Capability AnalysisSEMI M1  Specification for Monocrystalline Polished Silicon WafersSEMI M20  Specification for Establishing a Wafer Coordinate SystemSEMI M53  Practice for Calibrating Scanning Surface Inspection Systems Using Certified Depositions ofMonodisperse Polystyrene Latex Spheres on Unpatterned Semiconductor Wafer SurfacesNOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions. A1-5 TerminologyA1-5.1 Terms related to SSIS operation are defined in Section 5 of this standard and in SEMI M53.A1-5.2 Terms related to uncertainty and repeatability are defined in SEMI E89.NOTE 1: The current edition of SEMI M89 defines the repeatability used in this procedure as static repeatability. A1-6 Summary of ProcedureA1-6.1 A reference silicon wafer with at least ten identifiable and stable LLSs (relatively large, isolated particles orpits) located on its polished surface is scanned ten times by the SSIS under test without removing it from the SSISbetween scans.A1-6.2 For each scan, a map of the positions associated with the specified laser light scattering events arising fromscattering from the LLSs on the wafer surface is obtained and the coordinates of these events are recorded.A1-6.3 The coordinate data set is filtered to remove coordinates not associated with the selected LLSs.A1-6.4 The sample standard deviations (x and y) are used to estimate the repeatability of the reported locations, andthe scanner XY uncertainty is calculated as the quadrature sum of the x- and y-sample standard deviations.

&lt;!-- Page 21 --&gt;

SEMI M50-1104 Â© SEMI 2001, 20047 A1-7 ApparatusA1-7.1 SSIS under test  as defined in Section 7 of this standard with characteristics as outlined in SEMI M53. A1-8 Reference WaferA1-8.1 The reference wafer shall meet the dimensional requirements of SEMI M1 for the largest diameter of waferto be inspected by the SSIS under test.A1-8.2 The surface of the reference wafer shall contain at least ten LLSs (particles or pits) of a size (LSE) wellabove the threshold, so that the capture rate is ~100%.A1-8.3 These ten or more LLSs must be distributed over the entire surface of the wafer. A1-9 ProcedureA1-9.1 Load the reference wafer into the SSIS with the fiducial (flat or notch) located in accordance withcustomary operating procedures of the laboratory conducting the test.A1-9.2 Scan the wafer and create a data set containing the reported x and y coordinates of each of the ten or moreselected LLSs.A1-9.3 Call this scan, Scan 1.A1-9.4 Repeat the scans, nine more times, and create nine more data sets containing the reported x and ycoordinates of each of the ten or more selected LLSs. A1-10 CalculationsA1-10.1 Examine each of the data sets (either as wafer maps or mathematically) to determine that coordinate pairsfor each of the ten or more LLSs being analyzed appear in each of the ten scans.A1-10.2 Delete from the data any coordinate pair that does not appear in all ten data sets.A1-10.3 Determine the average and the sample standard deviation of x and y coordinates of each of the N remainingcoordinate pairs as follows: ==10 1101kiki xx and ==10 1101kiki yy (A1) ==10 12)(31kiikxi xxs and ==10 12)(31kiikyi yys (A2) where:ix = average of the ten x coordinates reported for the ith LLS,iy = average of the ten y coordinates reported for the ith LLS,s xi = sample standard deviation of the ten x coordinates reported for the ith LLS,s yi = sample standard deviation of the ten y coordinates reported for the ith LLS, andk = scan number (from 1 to 10).A1-10.4 Calculate the pooled sample standard deviations of the reported x and y coordinates as follows: ==N ixix sNS121 and ==N iyiy sNS121 (A3) where:S x = pooled sample standard deviation of the ten x coordinates reported for the N LLSs,S y = pooled sample standard deviation of the ten y coordinates reported for the N LLSs, andN = number of coordinate pairs appearing in all ten scans.

&lt;!-- Page 22 --&gt;

SEMI M50-1104 Â© SEMI 2001, 2004 8 A1-10.5 Calculate and record the scanner XY uncertainty as follows: )( 22 yx SSS += (A4) NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturer's instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 23 --&gt;

SEMI M51-0303 Â© SEMI 2002, 20031 SEMI M51-0303TEST METHOD FOR CHARACTERIZING SILICON WAFERS BY GATEOXIDE INTEGRITY This test method was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the Japanese Silicon Wafer Committee. Current edition approved by the Japanese RegionalStandards Committee on January 10, 2003. Initially available at www.semi.org January 2003; to bepublished March 2003. Originally published July 2002. NOTICE: This document was rewritten in its entiretyin 2002. 1 Purpose1.1 This test method describes procedures forcharacterizing silicon wafers to determine Gate OxideIntegrity (GOI). This test method is effective inevaluating the density of Crystal Originated Particles(COP) in polished Czochralski (CZ) silicon wafers thatinfluence GOI. 2 Scope2.1 This test method provides detailed procedures forcharacterizing silicon wafers using GOI. This testmethod describes standard procedures for Metal OxideSemiconductor (MOS) fabrication, electricalmeasurement, analysis, and reporting.2.2 Thermally grown gate oxide films with gate oxidethicknesses ranging from 2025 nm and polysiliconelectrodes are used as MOS capacitors. Discussion ofthe gate oxide thickness is given in a later section.2.3 Time Zero Dielectric Breakdown (TZDB) is usedas the electrical characterization method of MOScapacitors.2.4 It is well known that oxygen precipitates are also asource of gate oxide defects.1 However, this is beyondthe scope of this standard because the as-receivedwafers contain only a small amount of oxygenprecipitate.NOTE 1: The polysilicon film can make standard test resultsapplicable to the testing of wafers used to fabricate integratedcircuits rather than other metal electrodes because polysiliconelectrodes are commonly used in actual devices.NOTE 2: The TZDB method measures oxide breakdownelectric fields using MOS capacitors. The density of COPscan be estimated from a histogram of the breakdown electricfield.NOTE 3: For a detailed discussion of sample structures forthis test method, the reader is referred to EIA/JEDECStandard 35-1. In general, the three most likely sample 1 K.Yamabe and K.Taniguchi, Time-Dependent DielectricBreakdown of Thin Thermally Grown SiO2 Films, J. Solid St.Circuits, SC-20, 343 (1983). structures are simple planar MOS capacitors, MOS capacitorswith various isolation structures (for example, local oxidationof silicon (LOCOS), shallow trench isolation (STI)), and fieldeffect transistors (FET). For the purpose of silicon wafercharacterization, the simple planar MOS capacitor structure ispreferable. This is because with the various isolationstructures and FET, silicon wafers sometimes receive thermaltreatments during the complicated sample fabrication process.Therefore, it is questionable to look upon a measurement ofone of the latter two wafers as the starting silicon wafercharacterization.NOTE 4: This standard is based on round robin resultsamong silicon wafer manufacturers. In general, the COPs inthe polished CZ silicon substrates strongly influence theTZDB histogram of the gate oxide. This GOI test methodstrongly depends on wafer-surface/near-surface crystaldefects, contaminations, particles and cleanliness of the MOSfabrication processes environment. Cleanliness of theprocesses environment should be evaluated because itstrongly affects the MOS characteristics. (See Section 5.2.1and Related Information 1).NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory or other limitations priorto use. 3 Referenced Standards3.1 SEMI StandardsSEMI C3.6  Standard for Phosphine in Cylinders99.98% Quality (Provisional)SEMI C3.21  Standard for Carbon Tetrafluoride inCylinders (Provisional)SEMI C3.22  Standard for Oxygen, 99.5% QualitySEMI C3.23  Standard for Oxygen, 99.98% QualitySEMI C3.28  Standard for Nitrogen, VLSI Grade inCylinders, 99.9996% QualitySEMI C3.41  Standard for Oxygen, Bulk, 99.9998%Quality (Provisional)SEMI C3.49  Standard for Bulk Nitrogen,99.99999% Quality (Provisional)SEMI C3.54  Gas Purity Guideline for Silane

&lt;!-- Page 24 --&gt;

SEMI M51-0303 Â© SEMI 2002, 2003 2 SEMI C21  Specifications and Guidelines forAmmonium HydroxideSEMI C27  Specifications and Guidelines forHydrochloric AcidSEMI C28  Specifications and Guidelines forHydrochloric AcidSEMI C30  Specifications and Guidelines forHydrogen PeroxideSEMI C35  Specifications and Guidelines for NitricAcidSEMI C38  Guideline for Phosphorus OxychlorideSEMI C41  Specifications and Guidelines for 2-PropanolSEMI C44  Specifications and Guidelines forSulphuric AcidSEMI M1  Specifications for Polished Monocrys-talline Silicon Wafers3.2 ASTM Standards2 ASTM D5127  Standard Guide for Ultra Pure WaterUsed in the Electronics and Semiconductor IndustryASTM F1241  Terminology of Silicon TechnologyASTM F1771  Standard Test Method for EvaluatingGate Oxide Integrity by Voltage Ramp Technique3.3 EIA/JEDEC Standards3, 4 EIA/JEDEC 35  Procedure for the Wafer-LevelTesting of Thin DielectricsEIA/JEDEC 35-1  General Guidelines for DesigningTest Structures for the Wafer-Level Testing of ThinDielectricsEIA/JEDEC 35-2  Test Criteria for the Wafer-LevelTesting of Thin DielectricsNOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 4 Terminology4.1 Abbreviations & Acronyms4.1.1 COPs  Crystal Originated Particles 2 American Society for Testing and Materials, 100 Barr HarborDrive, West Conshohocken, Pennsylvania 19428-2959, USA.Telephone: 610.832.9585, Fax: 610.832.9555 Website:www.astm.org3 Electronic Industries Alliance, EIA Engineering Department,Standards Sales Office, 2001 Eye Street, NW, Washington, D.C.20006, USA. Website: www.eia.org4 Joint Electron Device Engineering Council, 2500 Wilson Blvd.,Arlington, VA 22201, website: www.jedec.org 4.1.2 GOI  Gate Oxide Integrity4.1.3 LOCOS  LOCal Oxidation of Silicon4.1.4 MOS  Metal Oxide Semiconductor4.1.5 STI  Shallow Trench Isolation4.1.6 TZDB  Time Zero Dielectric Breakdown4.2 Definitions4.2.1 Many terms relating to silicon technology aredefined in ASTM Terminology F1241.4.2.2 Definitions for some additional terms are given inSEMI M1 and ASTM F1771.4.2.3 Other terms are defined as follows:4.2.3.1 crystal originated particles5 (COPs)  this isone of the grown-in defects of CZ silicon wafers withan octahedral structure. It was discovered as particlesappeared on the silicon surface during repetitive RCASC-16 cleaning.NOTE 5: It has been thought that COPs are one of the mainorigins of GOI degradation. The gate oxide formed on thesilicon surface at which the COPs appear breaks down easilyat the corner of an octahedral shape like a silicon trench.7, 8The oxide electric field is enhanced at that place. Thebreakdown electric field is weakened.4.2.3.2 failure modes  The breakdown failure resultsare summarized in terms of the range of the oxideelectric field in which the breakdown occurred. One setof categories (A, B and C for TZDB) widely used9, 10 isas follows: A mode failure: 0 MV/cm â‰¤ Ebd &lt; 3 MV/cm B mode failure: 3 MV/cm â‰¤ Ebd &lt; 8MV/cm C mode failure: 8 MV/cm â‰¤ EbdNOTE 6: Discussion on failure modes: A mode failure: Initial short 5 J. Ryuta, E. Morita, T. Tanaka and Y. Shimanuki, Crystal Originated Singularities on Si Wafer Surface after SC1 Cleaning,Jpn. J. Appl. Phys. 29(1990) L1947.6 W. Kern and D. Puotinen, Clean Solution Based on HydrogenPeroxide for Use in Silicon Semiconductor Technology, RCA Rev.,31, 187(1970).7 T. Mera, J. Jablonski, K. Nagai, and M. Watanabe, Grown-indefects in silicon crystals responsible for gate oxide integritydeterioration, Ohyo-Buturi, 66(7), 728 (1997).8 K.Yamabe and K.Imai, Nonplanar Oxidation and Reduction ofOxide Leakage Currents at Silicon Corners by Rounding-offOxidation, IEEE Trans. Electron Devices, ED-34,1681 (1987) .9 K. Yamabe, K. Taniguchi, and Y. Matsushita, ThicknessDependence of Dielectric Breakdown Failure of Thermal SiO2Films, Reliability Physics  21st Annual Proceedings, 1983, p.184.10 K. Yamabe, Y. Ozawa, S. Nadahara, and K. Imai, ThermallyGrown Silicon Dioxide with High Reliability, in SemiconductorSilicon 1990, ECS Proceedings Volume 90-1, pp. 349-363.

&lt;!-- Page 25 --&gt;

SEMI M51-0303 Â© SEMI 2002, 20033 This failure mode is caused by pinholes of the oxide filmsformed in the gate oxide process. COPs do not cause theseoxide pinholes. B mode failure: Accidental breakdownCOPs are a main origin of this failure. This failure modeinfluences reliability of MOS devices and MOS integratedcircuits. C mode failure: Fatigue breakdownThis failure mode is partly caused by COPs, but is almost awearout breakdown. These categories have traditionally beenused for oxide thicknesses of about 2025 nm. For thinnerfilms, care must be taken in their use and in proper derivationof the oxide field strength as described in Related Information1.4.2.3.3 time zero dielectric breakdown (TZDB)  thisis one of the electrical characteristics of dielectric films.This characteristic is contrasted with time dependentdielectric breakdown.11, 12 4.2.3.3.1 Discussion  An applied bias, for which theoxide leakage current goes over a predetermined value,I bd , is measured as a breakdown gate voltage. Thebreakdown electric field is defined by the gatebreakdown voltage normalized by the gate oxidethickness. 5 Summary of Method5.1 Overview  This test method involves fabricatingan array of many similar MOS capacitors on siliconwafers, measuring the TZDB voltage histogram byapplying step voltage to the MOS capacitors whilemonitoring the oxide leakage current, and estimatingthe dielectric breakdown defect density caused by thesilicon wafers. The defect is estimated from the B-mode failure fraction. This test is for characterizingsilicon wafers and is very useful in evaluating thecrystal defects (mainly COPs) of mirror-polished CZsilicon wafers.5.2 MOS Capacitor Fabrication Process  ManyMOS capacitors are formed on the test wafer. TheMOS capacitor fabrication process consists of wafercleaning, thermal oxidation, polysilicon deposition,phosphorous doping, activation heat treatment,photolithography and polysilicon etching.5.2.1 Fabrication Environment  It is necessary tofabricate MOS capacitors in a clean room environmentof 1000 class or better in total quality. That is, it needs 11 D. L. Crook, Method of Determining Reliability Screens forTime Dependent Dielectric Breakdown, Proc. Int. Reliability PhysicsSymposium, 1979, p.112 E. S. Anolick and G. R. Nelson, Low Field Time DependentDielectric Integrity, Proc. Int. Reliability Physics Symposium, 1978,p.8 to be confirmed that the A-mode failure rate is 10% orless. The A-mode failure depends not only on theparticle density in the work environment atmospherebut also on ultra pure water, fixtures, process apparatus,clean cloths, operation rules, etc. Heavy contaminationby alkaline metals, heavy metals and so on has animportant effect on the TZDB of the oxide.5.2.2 Wafer Cleaning  To characterize the as-received silicon wafers, the wafers shall not be cleaned.If they might contaminate a furnace, the wafers shall becleaned before oxidation. In these cases, the wafers aregenerally cleaned by a modified RCA method6. Thecleaning method shall be confirmed in advance so thatthe previously mentioned condition for the A-modefailure is met.5.2.3 Thermal Oxidation  The gate oxide of theMOS capacitor is thermally grown. It is desirable to fixthe oxidation conditions. Because the oxidationtemperature influences the rate of oxidation, 13 whichinfluences the oxide film thickness and thus the gateoxide quality, it is recommended that the gate oxide of20-25 nm is grown in dry oxygen ambient at 850950C. The addition of HCl or water vapor to theoxidation ambient can cause underestimation of theoxide defect density. As a result, one evaluation resultof a gate oxide formed under a special oxidationcondition cannot be compared with another obtainedunder standard oxidation condition. To measure oxidefilm thickness, a monitor wafer is oxidized togetherwith the sample wafers. An average value of 5 or morepoints on the monitor wafer is adopted as the oxidethickness.5.2.4 Electrode Formation  A polysilicon layer witha thickness of 200400 nm and a sheet resistance of 20-50 Î©/sq is formed by low-pressure chemical vapordeposition (LP-CVD). There are generally in-situ andex-situ phosphorous doping methods.5.2.5 Ex-situ Phosphorous Doping  After theundoped polysilicon film is formed by the LP-CVDmethod, phosphorous is diffused using POCl3 asphosphorous source.5.2.6 In-situ Phosphorous Doping  Thephosphorous-doped polysilicon is deposited using anin-situ doping LP-CVD, followed by a heat treatment toactivate the doped phosphorus.NOTE 7: If the resistance of the polysilicon electrode films istoo high, the voltage drop that results within the electrodecannot be neglected. In this case, the oxide leakage current isdecreased in the range of the higher electric field. On theother hand, if the phosphorus doping is too high and the 13 B.E.Deal and A.S.Grove, General relationship for the thermalOxidation of Silicon, J.Appl.Phys., 36, 3770 (1965).

&lt;!-- Page 26 --&gt;

SEMI M51-0303 Â© SEMI 2002, 2003 4 resisitivity is too low, the gate oxide dielectric characteristicsdegrade. Too thin a polysilicon electrode makes self-healingof oxide weak spots easier. This self-healing causes the oxidebreakdown defect density to be underestimated. Too thinpolysilicon electrode also causes the TZDB measurement tobe degraded by mechanical stress resulting from an exploringprobe such as a tungsten probe. With too thick of apolysilicon electrode in the ex-situ doping technique, it is easyto induce a depletion layer of phosphorus near thepolysilicon/SiO2 interface that causes parasitic resistance andunnecessary voltage drop in the measurement circuit. It isdesirable to monitor the thickness and sheet resistance of thepolysilicon layers in every processing batch using a monitorwafer.5.2.7 Photolithography Process  The MOScapacitors electrodes are formed by patterning in thephotolithography. EIA/JEDEC Standards 35, 35-1, 35-2are referred to regarding this mask design. Theappropriate area and the appropriate number of MOScapacitors for each defect density shall be selected inorder to detect crystal defects. For the evaluation ofCOPs, it is necessary to measure 100 or more MOScapacitors with a gate area of about 10 mm 2 on a wafer.(See Table R1-3 in Related Information 1.) For spares,it is desirable to prepare the plural MOS capacitors withthe same gate area within each chip.5.2.8 Etching Processes  The photo resist patternformed by the photolithograph technique is used as amask for polysilicon etching. Generally, either a wetetching method or a dry etching method is applied topolysilicon etching. If a wet etching method is applied,the etching rate shall be well controlled. If theperipheral oxide of the electrode is removed, it issometimes difficult to accurately measure the TZDB. Ifa dry etching method is applied, especially RIE, careshall be taken with the charging-up of the MOScapacitors. In cases where the A-mode defect density ishigh, the MOS capacitors shall be confirmed not to becharged up during the etching process. If an ashingremoval is carried out with the photo resist, care shallbe taken with the charging-up of the MOS capacitors.As with RIE, in cases where the A-mode defect densityis high, the MOS capacitors shall be confirmed not tobe charged up during the ashing removal process. Ifthere are oxide and polysilicon film on the backside ofthe wafer, those shall be removed.5.3 Measurement of the Electrical Characteristics ofMOS Capacitors5.3.1 The dielectric breakdown defect density ofsilicon oxide is evaluated by the TZDB method forMOS capacitors. In the TZDB method, the gate oxideelectric field of an MOS capacitor is continuouslyincreased in stepwise fashion. The electric field appliedto the gate oxide when the gate oxide leakage currentexceeds the predetermined dielectric breakdown judgment value is defined as the oxide dielectricbreakdown field. From a histogram of the breakdownfields for 100 or more MOS capacitors, the dielectricbreakdown defect density is estimated.5.3.2 We can see two characteristics of the formedMOS capacitors from the current-voltage (IV) plots.Firstly, deviation of the gate oxide thickness appears ina loose distribution of the I-V plots. Secondly, if the I-V curves bend suddenly and have gentle slope in thehigh voltage region, there may be high parasiticresistance, for example, high resistance in thepolysilicon electrode. In such a case, the reliablemeasurement demands the adjustment of the MOSpreparation process.5.3.3 Applied Step VoltageNOTE 8: For a reliable measurement, a voltage source witha well-defined output shape shall be used. An overshootingof the applied step voltage decreases the apparent oxidebreakdown voltage as compared with a real breakdownvoltage. In the TZDB measurement, the constant voltage isheld after a predetermined period and the oxide leakagecurrent is measured. Next, the applied voltage increasesstepwise. This procedure is repeated. If the holding time isshorter than 100 ms, the voltage may not be stable enough toallow the current to be measured. 800 ms may be enough toachieve a stable voltage. Especially, in the high electric fieldregion, the gate oxide may receive electric stress similar totime dependent dielectric breakdown (TDDB). A holdingtime of 200 ms is recommended. Accordingly to the roundrobin result as described in Related Information 1, there areno problems in setting the holding time to 100800 ms. Therecommended step height of the applied voltage is between0.10.5 MV/cm in electric field. The polarity of the voltage isselected for the Si surface so as to be in accumulation. Thatis, for p-type silicon wafers, the gate electrodes are negativelybiased. The maximum electric field is 15 MV/cm. Even if agate voltage corresponding to more than 15 MV/cm isapplied, the voltage is not effectively applied to the gate oxidebecause of a voltage drop due to parasitic resistance. In thecase of n-type silicon wafers, the applied electrodes shall bepositively biased.5.3.4 Breakdown Judgment5.3.4.1 The oxide dielectric breakdown is judged bythe predetermined oxide leakage current. That is, whenthe gate oxide leakage current exceeds the dielectricbreakdown judgment current, the applied voltage isdefined as the breakdown voltage. The breakdownelectric field is the value that the breakdown voltage isnormalized by the gate oxide thickness.5.3.4.1.1 Discussion  If the dielectric breakdownjudgment current is too high (Ig &gt; 10 3 A), some of theproper A-mode failures can be counted as B-modefailures because of the series resistance of the samplesor measurement system. Otherwise, if the dielectricbreakdown judgment current is too low (Ig &lt; 10 7 A),

&lt;!-- Page 27 --&gt;

SEMI M51-0303 Â© SEMI 2002, 20035 some of the proper C-mode events in which the gateoxide was not broken down are counted B-modefailures. Both cases will be taken as a mistake in theclassification of the failure modes, even if themeasurement is accurately done and the appropriate I-Vcurves measurements are achieved. A dielectricbreakdown judgment current of 105 A isrecommended. 6 Significance and Use6.1 This standard gives instructions of the procedurefor characterizing mirror-polished, p-type CZ siliconwafers by measuring the dielectric breakdown defectdensity in the thermally grown gate oxide film using theMOS capacitors. The MOS capacitors must be formedin accordance with the fabrication process described inSection 5 that influences the oxide characteristics.6.2 It is well known that both the silicon surfacemorphology and the cross-sectional structure at thepattern edge of the active region of the MOS devicesinfluences the dielectric breakdown of the gate oxide.Various kinds of contaminations also influence thedielectric breakdown of the gate oxide. Contamination by alkaline or heavy metals and organic particlesincreases as the sample fabrication process progresses.Furthermore, COPs increase with increasing SC-1treatment. These facts indicate that it is desirable tosimplify the sample structure and its fabricationprocesses to characterize a silicon wafer by TZDB ofthe gate oxide. Thermal processes can cause growth ofoxygen precipitates in a silicon wafer. This standardcannot be applied to silicon wafers that might receivesuch thermal processes.6.3 The appropriate area and the appropriate totalnumber of the tested MOS capacitors shall be chosen soas to answer the purpose of this standard test. Forexample, as shown in Table R1-3, it is suitable to selecta gate electrode area of 10 mm2 and a total number ofcapacitors of more than 100.6.4 The electrode material of the MOS capacitors has agreat influence on the dielectric breakdown of the gateoxide. Polysilicon is specified as the electrode materialin this standard. It is applied to practical ultra large-scale integrated circuits (ULSI). The polysiliconelectrode yields test results highly consistent with theactual ULSI performance. 1E-111E-91E-71E-51E-31E-1 0 4 8 12 16Ebd (MV/cm) Current (A) Ig &gt; 1E-7 A -4-3-2-1012 0 4 8 12 16Ebd (MV/cm) (ln(-ln(1-P))) B-mode C-modeA-mode Ig &gt; 1E-3 A Ig &gt; 1E-5 A Ig &gt; 1E-7 A 1E-111E-91E-71E-51E-31E-1 0 4 8 12 16Ebd (MV/cm) Current (A)Ig &gt; 1E-5 A -4-3-2-1012 0 4 8 12 16Ebd (MV/cm) (ln(-ln(1-P))) B-mode C-modeA-mode 1E-111E-91E-71E-51E-31E-1 0 4 8 12 16Ebd (MV/cm) Current (A) Ig &gt; 1E-3 A -4-3-2-1012 0 4 8 12 16Ebd (MV/cm) (ln(-ln(1-P))) B-mode C-modeA-mode Figure 1Comparison of Judgment Conditions

&lt;!-- Page 28 --&gt;

SEMI M51-0303 Â© SEMI 2002, 2003 6 7 Interferences7.1 Since this is a DC measurement, care must be takento make sure that the silicon wafer has a low resistanceohmic contact. There must be no dielectric film on theback surface, e.g. silicon oxide, in order to effectivelyapply a voltage bias to the gate oxide. It is notnecessary for this to be done with a metallic contact tothe back surface of the wafer under test.7.1.1 However, when the vacuum chucking is weak,care must be taken because of the possibility that thedielectric breakdown voltage of the gate oxide is notaccurately measured due to an increase in parasiticresistance.7.2 It is strongly suggested that testing be done with avoltage polarity such that the silicon surface will be inaccumulation below the gate oxide, that is, negativevoltages for p-type silicon wafers. If the polarity of thevoltage is chosen to be in the reverse direction, thebreakdown voltage may not be accurately measured dueto the presence of a depletion layer below the gateoxide.7.3 Evaluation and control of electrical noise in thecurrent-voltage data, as part of this test method arecrucial to the proper identification of the failure criteria.7.4 In the TZDB measurement, lowering of theelectrical noise under a low bias stress condition ismade possible by the averaging of measurement data.While the required 100 ms holding time may be setusing a delay in the measurement loop, an additional,uncontrolled delay may be incurred due to theautoranging of an electrometer. The effect is mostpronounced for very low oxide leakage currents, wherethe measured value is several orders of magnitudebelow the minimum range set by the electrometersoftware.7.5 Mechanical stress by the exploring probe caninfluence the measurement results, because theexploring probe is in contact with the gate electrodedirectly on the gate oxide.7.6 The actual results obtained depend somewhat onthe sample fabrication process. Care must be taken toensure consistent processing.7.7 Wafer temperature during testing shall be clearlydefined. Large temperature variations might have animpact on results.7.8 Precaution  Since the voltages and currentsinvolved are potentially dangerous, appropriate meansof preventing the operator from coming into contactwith the exploring probe or other charge surfaces shallbe in place before testing. 7.9 This standard does not include any clauses relatingto the safety and sanitation of the environment. Thosewho intend to implement this standard shall considerappropriate means to prevent any accidents or disasters,as well as taking responsibility for maintaining a stateof safety, health and hygiene for users. 8 Apparatus8.1 The MOS capacitors shall be fabricated in anenvironment of 1000 class or better in total quality toprevent various contaminations. Contamination controlin the processes from the wafer cleaning step to thepolysilicon deposition step is especially important.Contamination during those processes has beenreported to degrade GOI. Therefore, attention must bepaid to those processes in particular.8.2 High purity deionized water and high puritychemicals of electronics industry grade shall be used inthe processes of wafer cleaning, wet etching, etc. Thechemical/pure water grade and guide are referenced inSEMI Standards C21, C27, C28, C30, C35, C38, C41,and C44; and ASTM D5127.8.3 In thermal processes such as gate oxidation,polysilicon deposition, and phosphorus doping,fluctuations in process temperature may affect theuniformity of oxide thickness, polysilicon thickness,and the concentration and distribution of dopedphosphorus atoms. The temperature fluctuation of usedfurnaces shall be within Â± 5Â°C at the most.8.4 Quartz is very resistant to the strong acidsexcluding hydrofluoric acidand alkalis used in wetprocesses and at temperatures higher than 1000C.Therefore, quartz vessels, tubes, and so on are quitefrequently used in the ULSI manufacturing processes.High-purity quartz vessels and tubes of electronicsindustry grade shall also be used in this MOS capacitorfabrication process.8.5 High-purity gases of electronics industry grade,such as N 2, O 2 and SiH4, shall be used in the processesof thermal oxidation, polysilicon deposition,phosphorous doping, and so on to preventcontamination from the gases. The process gas gradeand guide are referred in SEMI Standards C3.6, C3.21,C3.22, C3.23, C3.28, C3.41, C3.49, and C3.54.8.6 A criterion for evaluating a clean roomenvironment where MOS samples are fabricated for thistest method is that the A-mode failure percent of thesamples with 2025 nm oxide is less than 10%. It isadvisable that the level of cleanliness of the clean roomenvironment where the tested MOS capacitors arefabricated is evaluated by TZDB measurement of theMOS capacitors on an epitaxial wafer.

&lt;!-- Page 29 --&gt;

SEMI M51-0303 Â© SEMI 2002, 20037 8.7 ASTM standard F1771 shall be applied formeasurement equipment such as voltage source unitsand manual probing machines. 9 Sampling9.1 Sampling is the responsibility of the user of thistest method. However, if testing is done as part ofcomparison or correlation, all participants shall agreeupon sampling in advance.NOTE 9: Refer to the appendix of JEDEC 35 for a gooddiscussion of sampling plan statistics. 10 Procedure10.1 Fabrication of MOS Capacitors10.1.1 It shall be confirmed first that the environmentfor fabricating MOS capacitors is suitable for this testmethod. The environment includes clean room,chemicals, ultra pure deionized water, oxidationfurnace, polysilicon deposition equipment, differentkinds of quartz jigs, etc. As a criterion for evaluatingthe suitability of an environment, the A-mode failurepercent of the MOS capacitors made in the environmentshall be less than 10%.10.1.2 To characterize proper silicon wafers, thewafers shall not be cleaned. If the wafers mightcontaminate a furnace, they shall be cleaned beforeoxidation. In these cases, the wafers are cleaned by amodified RCA method, in general.10.1.3 Input oxidation parameters in the used furnacesystem. The parameters include oxidation temperature,ambient, gas flow rate, oxidation time, etc. Arecommended oxidation temperature is 850950C.The appropriate parameters for obtaining therecommended oxide thickness (2025 nm) shall befound out in advance by preliminary testing.10.1.4 Oxidize the wafers into dry oxygen ambient.Some reference wafers shall be treated together with thesample wafers to monitor the oxide thickness and sheetresistance of polysilicon electrodes. The number ofreference wafers shall be decided on by the users of thistest method, taking into account of the quantity of thetotal wafers in the batch.10.1.5 Measure the oxide thickness of the referencewafers by ellipsometry (or another optical method) toconfirm the uniformity of the oxide thickness within thewafers. The average thickness shall be in the range 2025 nm and the dispersion within a wafer shall be lessthan Â± 3%.10.1.6 Input deposition parameters of polysilicon into aused LP-CVD furnace system. The parameters includedeposition temperature, pressure, gas flow rate, deposition time, etc. The appropriate conditions forobtaining the recommended polysilicon thickness (200400 nm) shall be found out in advance by preliminarytesting. If a doped polysilicon film will be deposited,corresponding deposition parameters shall be input.10.1.7 Deposit a polysilicon film on the wafersoxidized. The recommended deposition temperaturefor this test method is 570640Â°C. Some referencewafers with an oxide shall be treated together with thesample wafers to monitor the polysilicon thickness.The oxide thickness on the reference wafers shall berecommended by a vendor of equipment to measure thethickness of the polysilicon films. The number ofreference wafers shall be decided on by the users of thistest method taking into account the total quantity ofwafers in the batch.10.1.8 Measure the polysilicon thickness on thereference wafers using a spectroscopic reflectometer (orother optical film thickness measurement instruments)to confirm the uniformity of the polysilicon filmthickness within a wafer and within a batch. Theaverage polysilicon film thickness shall be 200400 nmand dispersion within a batch shall be less than Â± 10%.If doped polysilicon was deposited, proceed to Section10.1.11.10.1.9 Input the doping parameters to a phosphorus-doping furnace system. The parameters include dopingtemperature, ambient, phosphorous source, carrier gasflow rate, doping time, etc. POCl3 is a well-knownphosphorous source. Those process parameters willaffect polysilicon resistance and uniformity. Theappropriate process parameters for obtaining therecommended sheet resistance (2050 Î©/sq) shall befound out in advance by preliminary testing.10.1.10 Dope phosphorus into the polysilicon film onthe silicon wafers. The reference wafers shall be dopedtogether with the sample wafers to check thepolysilicon film resistance.10.1.11 Measure the sheet resistance of the referencewafers using a resistance meter to confirm theuniformity of resistance within a wafer and within abatch. The average resistance shall be 2050 Î©/sq andthe dispersion within the batch shall be less than Â± 10%.10.1.12 Make a resist mask pattern usingphotolithography techniques. The recommendation forthe gate electrode pattern of the MOS capacitors in thistest method is to form more than 100 capacitors with agate electrode area of 10 mm2 within a wafer.10.1.13 Etch the polysilicon film to form MOScapacitors. At the same time, the backside polysiliconfilm shall be etched. If a dry etching method is used,

&lt;!-- Page 30 --&gt;

SEMI M51-0303 Â© SEMI 2002, 2003 8 care must be taken to avoid plasma damage on theformed MOS capacitors.10.1.14 Etch the backside oxide. Care must be taken toprevent damage to MOS capacitors during the etchingprocess. For example, a coating resist on the frontsurface can prevent the gate oxide from sustainingdamage in NH4F etching.10.1.15 Remove the resist on the sample siliconwafers. If a plasma ashing machine is used, attentionmust be paid because some kinds of ashing machineshave been reported to damage MOS capacitors.10.2 Measurement10.2.1 Before the measurement, record the followinginformation for each sample: date, time, operator,sample ID, oxide thickness, gate area, gate material,oxidation condition, conductivity type (p or n),equipment ID, and comments.10.2.2 Decide on measurement parameters and recordthem. Stepwise voltage is applied in this test method.The parameters include maximum stress voltage (V max),increment of step voltage (V), step hold time (Th),judgment current of breakdown (I bd), measurementtemperature, the number of capacitors to be measuredand a map of the capacitors.10.2.3 Set a tungsten exploring probe at the startingposition.10.2.4 Set the exploring probe on a new MOScapacitor at the next position.10.2.5 Bias the applied voltage to zero volts(V app (0) = 0). Record the oxide leakage current and thevoltage.10.2.6 Increase the applied voltage by a step increment(V app(n) = V app(n  1) + V). Measure the current I(n)and the voltage at the step after the hold time (Th), andrecord them, where n is the step number. At the firststep, V app(1) = V app(0) + V10.2.7 If the applied voltage is equal to or greater thanthe maximum stress voltage (V app(n) â‰¥ V max), record themaximum stress voltage (V max) as the breakdownvoltage (V bd) along with the MOS address, and proceedto Section 10.2.9. If V app is less than V max , proceed tonext step.10.2.8 Check to see if the current I(n) has reached thejudgment current of breakdown (I bd). If so, record theapplied voltage (V app), along with each MOS address,as the breakdown voltage (Vbd), and proceed to Section10.2.9. If not, repeat from Section 10.2.6. 10.2.9 Check to see if there are any more MOScapacitors to be measured. If so, repeat from Section10.2.4 until all MOS capacitors have been tested.10.2.10 Report the results.10.2.11 The maximum stress electric field (Emax),increment of step field (E) and applied field (E app) canalso be used as measurement parameters. They can beobtained by calculation as shown in Section 10.2.10.2.12 Figure 2 is a flow diagram outlining theprocedure for this test method. Record Sample ID Determine Test Parameter V, V max, T h, Ibd Probe New Capacitor Set V app = 0 Increase Vapp (n)( = Vapp(n-1) +  V) Measure I(n), V(n) Wait T h V app(n) &gt; V max I(n) &gt; Ibd Record MOS ID& Vbd = V max Record MOS ID& Vbd = V(n) More Capacitorson Wafer? Report Result YesNoNo Yes Yes No Figure 2Flow Diagram Outline

&lt;!-- Page 31 --&gt;

SEMI M51-0303 Â© SEMI 2002, 20039 11 Calculations11.1 Current and Current Density11.1.1 To calculate the oxide leakage current (I) froman oxide leakage current density (J), multiply thecurrent density by the area of gate contact (S) asfollows:Symbolically:I = J  S (1)Example: Given a current density (J) of 1 A/cm2 and agate area (S) of 10 mm2, the current would be 100 nA.Similarly, compute current density (J, \[A/cm2 \]) frommeasured current (I, \[A\]) and area (S, \[cm2\]) using.J = I / S \[A/cm2\] (2)11.2 Voltage and Electric Field Strength11.2.1 To calculate voltage (V) from an electric field(E), multiply the electric field strength by the gate oxidethickness (Tox ) as follows:Symbolically:V = E  Tox (3)where:Tox = Gate oxide thickness, cmExample: Given an electric field (E) of 15 MV/cm anda gate oxide thickness (Tox) of 25 nm, the voltage wouldbe 37.5 V.Similarly, compute electric field (E, \[MV/cm\]) frommeasured voltage (V, \[V\]) and gate oxide thickness(Tox, \[cm\]) using.E = V / T ox \[MV/cm\] (4)11.3 Oxide Voltage11.3.1 Neglect the flatband voltage shift. The flatbandvoltage shift is due to gate-substrate work functiondifference \[ms\] and oxide fixed charge \[Qf \]. Althoughit is better to consider this flatband voltage shift, itsinfluence on the oxide film thickness in the rangerecommended is small.11.4 Calculation of Defect Density11.4.1 Calculate the defect density using the followingequation based on the Poisson distribution assumptionof the dielectric breakdown defects (see StandardEIA/JEDEC 35):ox = -ln(1-F)/S (5)where:ox = Defect density (defects/cm2) F = Failure fraction for each oxide breakdown modeS = Capacitor gate area (cm2)Example: Given a total of 100 MOS capacitors tested,with 30 B-mode-failed capacitors and a gate area of 10mm2, the defect density would be as follows:ox = -ln(1-(30/100))/0.1 = 3.6 defects/cm2 (6)11.5 Weibull Distribution11.5.1 To convert cumulative percent to Weibullformat (sometimes referred to as smallest extremevalue probability distribution III), use the followingequation:ln(-ln(1-F)) (7)where ln is the natural log operator and F is a percent ofthe cumulative failures. Care shall be taken so that F isnever exactly 1 since this will be in an undefinedsituation. 12 Report12.1 Report the following for each wafer, asappropriate for the test conditions and as agreed uponby the parties to the test.12.2 Test Description12.2.1 Date12.2.2 Time12.2.3 Operator12.2.4 Measurement system ID12.2.5 Sample lot ID12.2.6 Wafer ID12.2.7 Average oxide thickness12.2.8 Gate area (cm2 )12.2.9 Gate material12.2.10 Oxidation parameters12.2.11 Type of wafer (Ex: n or p)12.2.12 Applied stress parameters12.2.13 Test temperature12.2.14 Process comment12.3 Report the following for each capacitor.12.3.1 Capacitor ID such as address12.3.2 IV character data12.3.3 Breakdown voltage or Breakdown electric field12.4 Report the following for each wafer.

&lt;!-- Page 32 --&gt;

SEMI M51-0303 Â© SEMI 2002, 2003 10 12.4.1 Histogram and Weibull plot of breakdownelectric field12.4.2 Average of breakdown voltage, breakdownelectric field12.4.3 Breakdown mode yield (A-mode, B-mode andC-mode)12.4.4 Breakdown mode map or Ebd map12.4.5 Result of calculated defect density NOTICE: SEMI makes no warranties orrepresentations as to the suitability of the standards setforth herein for any particular application. Thedetermination of the suitability of the standard is solelythe responsibility of the user. Users are cautioned torefer to manufacturer's instructions, product labels,product data sheets, and other relevant literature,respecting any materials or equipment mentionedherein. These standards are subject to change withoutnotice.By publication of this standard, SemiconductorEquipment and Materials International (SEMI) takes noposition respecting the validity of any patent rights orcopyrights asserted in connection with any itemsmentioned in this standard. Users of this standard areexpressly advised that determination of any such patentrights or copyrights, and the risk of infringement ofsuch rights are entirely their own responsibility.

&lt;!-- Page 33 --&gt;

SEMI M51-0303 Â© SEMI 2002, 200311 RELATED INFORMATION 1OUTLINE OF ROUND ROBIN NOTICE: This related information is not an official part of SEMI M51 and is not intended to modify or supersedethe proposed standard. It is provided for information purposes. R1-1 MOS StructureR1-1.1 Gate Oxide ThicknessR1-1.1.1 In this round robin, we evaluated the GOI ofMOS capacitors with a gate oxide film thickness of 25nm on mirror-polished, p-type, CZ silicon wafers. Inthe TZDB evaluation, a negative electric field wasapplied step by step from 0 to 15 MV/cm, and an oxideleakage current value was measured. When the oxideleakage current first exceeded the dielectric breakdownjudgment value, we judged that the gate oxide filmdielectrically broke down. 0.01 0.10 1.00 10.00 100.00 0.01 0.10 1.00 10.00 100.00Defect Density by OPP \[cm-2\] Defect Density by TZDB \[cm -2 \] CG OPP Defect Density (cm -2 ) =OPP-data x 10-5 cm Tox = 25 nmS = 10 mm 2 Figure R1-1The Relationship between B-Mode Defect Density byTZDB and OPP R1-1.1.2 The above graph shows the relationshipbetween the B-mode defect density of 25 nm thickoxide by TZDB and the particles by optical precipitateprofiler (OPP). Here, based on an assumption that thedielectric breakdown defect is in conformance with thePoisson distribution, the defect density by TZDB of 25nm thick oxide, , was calculated from the dielectricbreakdown failure fraction of TZDB, F, as follows.ox = -ln(1  F)/S (8)Here, S is a gate electrode area of the evaluated MOScapacitors.R1-1.1.3 The defect density was obtained by the B-mode failure percent, F, of TZDB. On the other hand,estimation of the defect density by OPP was carried out as follows. The OPP defects were measured in thewafers at the same position (ingot) of the same Sicrystal as the sample wafers. The density of COPswhich appeared on the silicon wafer surface wasestimated from the volume defect density, n(cm-3 ), andthe COP diameter, L(cm). The area density of thedefects which appear at the silicon surface can beestimated with n  L, assuming that the COP diameter,L, is almost uniform and the volume defect density, n,is uniformly distributed. Here, 0.1 m was used as theL value7 and the measurement results of the OPPtechnique as the n value. The resulting OPP defectdensities, by which each of the three kinds of siliconwafers, H, M, and L, was characterized, were asfollows.H: n = 7.83  10 5(cm-3 )  ox = 7.8(cm-2 )M: n = 2.89  10 5(cm-3 )  ox = 2.9(cm-2 )L: n â‰¤ 1  10 4(cm-3 )  ox â‰¤ 0.1(cm-2 )In the above graph, C and G are the measurementresults for MOS capacitors made by two different wafervendors. The defect density by TZDB and the defectdensity by OPP can be seen to be in a relation of almost1:1 in this figure. These facts mean that the B modefailure of the 25 nm thick gate oxide is mainlyattributable to the COPs that appear at the silicon wafersurface. Moreover, these results indicate that thisstandard test method can give us an evaluation of theoxide defect densities over the wide range of COPdefect density with excellent reproducibility.R1-1.2 Total Number and Electrode Area of MeasuredMOS CapacitorsR1-1.2.1 To measure the defect density with a highdegree of accuracy, a large number of MOS capacitorswith a large electrode area shall be measured.However, measurement of too large an area or toomany MOS capacitors leads to unnecessary evaluationload. The appropriate area size and the total number ofMOS capacitors needed to evaluate the defect density atthe silicon wafer surface shall be selected according tothe foreseen defect density and the purpose of theevaluation. For instance, if the purpose is to evaluate aconventional, mirror-polished, CZ silicon wafer with adefect density of 110/cm2, about 100 MOS capacitorswith an electrode area of 1020 mm2 must be measured.R1-1.2.2 When the Poisson's distribution is assumed asa defect distribution, as mentioned above, the yield, Y,

&lt;!-- Page 34 --&gt;

SEMI M51-0303 Â© SEMI 2002, 2003 12 of MOS capacitors with an electrode area of S and adefect density of ox is given by the following equation.Y = 1  F = exp(-ox S)R1-1.2.3 The failure fraction, F, is calculated using thisexpression. Here, the necessary MOS capacitornumber, n, for the observation of one breakdown MOScapacitor is assumed to be 1/F. Thus, this n wascalculated from the value of S and ox as shown inTable R1-1.Table R1-1 Necessary number for observation ofone breakdown MOS capacitor1/F = Necessary number for observation of one breakdownMOS capacitorS (mm2 ) 1 5 10 20 50ox = 10 cm-2 11 3 2 1 1ox = 1 cm-2 101 21 11 6 3ox = 0.1 cm-2 1001 201 101 51 21 R1-1.2.4 In the same way, the yield probability, Y, andnecessary number, n, for observation of available MOScapacitors was calculated as indicated in Table R1-2.Table R1-2 Necessary number for observation ofavailable MOS capacitors1/Y = Necessary number for observation of available MOScapacitorsS (mm2 ) 1 5 10 20 50ox = 10 cm-2 1 2 3 7 148ox = 1 cm-2 1 1 1 1 2ox = 0.1 cm-2 1 1 1 1 1 R1-1.2.5 The number of needed MOS capacitors isshown in Table R1-3 though both 1/F and 1/Y weredone to one or more. To observe ten MOS capacitorsor more respectively in an actual evaluation includingreproducibility, the number of MOS capacitors requiredfor the measurement will then be multiplied by ten andreaches the value shown in Table R1-3 below.Table R1-3 Necessary number of MOS capacitors(in the case of ox = 1 or 10)S (mm2 ) 1 5 10 20 50Confirmation ofbreakdown (ox = 1)101 21 11 6 3 Confirmation of alive(ox = 10)1 2 3 7 148 Necessary number(large one in above)101 21 11 7 148 10 1010 210 110 70 1480 R1-1.2.5.2 In Table R1-3, the term confirmation ofbreakdown (ox = 1) means the number of elementsnecessary to confirm at least one breakdown in the caseof ox = 1, and the term of confirmation of alive(ox = 10) means the number of elements necessary toconfirm at least one alive in the case of ox = 10.R1-1.2.6 When a silicon wafer with a surface defectdensity of 10/cm2 is measured, if MOS capacitors withan electrode area of 50 mm2 are used, it breaks down.Therefore, it is unsuitable for the comparativeevaluation of the defect distribution as in this test.R1-1.2.7 To confirm that 10 MOS capacitors arealive or dead, it is necessary to measure 70 MOScapacitors with an electrode area of 20 mm2, or 110MOS capacitors of 10 mm2, or 210 MOS capacitors of5 mm2.R1-1.2.8 When the defect density of a sample wafer is0.1/cm2, we can confirm broken 10 MOS capacitors of50 mm2 by measurement of only 210 MOS capacitors.For MOS capacitors of 1 mm2, it will be necessary tomeasure about 10,000, and this is not realistic.R1-1.3 Recommended Measurement ConditionR1-1.3.1 The electric field step, E step, and hold time,Thold, used in this round robin are shown in Figure R1-2.R1-1.3.2 In TZDB measurement, the voltage isincreased with each step. Then, the electric current ismeasured after a constant hold time. This hold time isusually initiated as a time period required formeasurement stabilization. It is possible thatmeasurement results are influenced by voltageinstability when the hold time is shorter than 100 ms.R1-1.3.3 On the other hand, because too long a holdtimethat is, 800 ms or moreleads to a long totalmeasurement time, the influence of TDDB becomesconspicuous in the high electrical field region, and it ispossible that the breakdown failure fraction of the MOScapacitors increases.R1-1.3.4 In Figure R1-2, the B-mode failure percentsare shown as a function of the hold time of the appliedelectric field stress with a step height of 0.25 MV/cm.A hold time from 100 ms to 800 ms did not have anyparticular influence in the measurement results of thisround robin. Thus, we have proposed 200 ms as apracticable recommended hold time.R1-1.3.5 In this TZDB measurement, the appliedelectric field was increased each step directly after thecurrent measurement. Too low a step height of theapplied electric field, Ethat is, 0.1 MV/cm or lessleads to an unnecessarily long measurement time, andthe influence of TDDB becomes conspicuous in thehigh electrical field region.

&lt;!-- Page 35 --&gt;

SEMI M51-0303 Â© SEMI 2002, 200313 R1-1.3.6 On the other hand, too high a stepping-up ofthe applied electric field stress, for example, 1.0MV/cm or more, leads to broadening of the dielectricbreakdown electric field. That is, the reliability of themeasurement result is decreased.R1-1.3.7 In this round robin as shown in Figure R1-4,the B-mode failure percent did not depend on the step height of the applied electric field stress with a holdtime of 200 ms. An electric field step height of 0.1-0.5MV/cm did not cause any problems in the measurementresults. Therefore, considering the above practicalfactors, a step height range of 0.10.5 MV/cm, andespecially, 0.25 MV/cm are recommended. TZDB(Step Voltage)a) Group I: B, D, E b) Group II: A, FEstep (MV/cm)0.1 0.25 0.5 1.0100 I I - -200 II I\* , II II IIT hold(ms)800 - I I -(\* E measured T hold = 400ms) Estep Thold Judgement Current:10 -5 AE T Figure R1-2Applied Gate Electric Field Stress Condition in TZDB and Measurement Group Division 0 0.2 0.4 0.6 0.8 10 20 40 60 80 100 Thold (s) B-mode ratio (%) Tox: 25 nmS: 10 mm2HighMiddleLow Figure R1-3B-Mode Failure Percent vs. Hold Time of Applied Electric Field Stress with a Step Height of 0.25 MV/cm inTZDB

&lt;!-- Page 36 --&gt;

SEMI M51-0303 Â© SEMI 2002, 2003 14 0 0.2 0.4 0.6 0.8 1 1.20 20 40 60 80 100 Estep (MV/cm) B-mode ratio (%) Tox: 25 nmS: 10 mm2HighMiddleLow Figure R1-4B-mode Failure Percent vs. Step Height of the Electric Field Stress with a Hold Time of 200 ms in TZDB NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for anyparticular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturer's instructions, product labels, product data sheets, and other relevantliterature, respecting any materials or equipment mentioned herein. These standards are subject to change withoutnotice.By publication of this standard, Semiconductor Equipment and Materials International (SEMI) takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any items mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 37 --&gt;

SEMI M52-0703 Â© SEMI 2002, 20031 SEMI M52-0703GUIDE FOR SPECIFYING SCANNING SURFACE INSPECTIONSYSTEMS FOR SILICON WAFERS FOR THE 130-nm TECHNOLOGYGENERATION This guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibilityof the European Silcon Wafer Committee. Current edition approved by the European Regional StandardsCommittee on April 3, 2003. Initially available at www.semi.org June 2003; to be published July 2003.Originally published November 2002; previously published March 2003. 1 Purpose1.1 This guide provides recommendations forspecifying Scanning Surface Inspection Systems(SSIS) for the 130-nm technology generation. Thenumber and size of localized light scatterers (LLS) onsilicon wafers are specified by customers of siliconwafer suppliers and are usually part of Certificates ofCompliance. Suppliers of silicon wafers and theircustomers might measure these parameters usingequipment provided by different manufacturers of suchequipment or using different generations of equipmentfrom one supplier. Therefore, standardization ofvarious aspects of such measurement equipment bothimproves data exchange and data interpretation and aidsin procurement of appropriate tools. 2 Scope2.1 This guide outlines and recommends basicspecifications for SSIS equipment used for the 130-nmtechnology generation as driven by the InternationalTechnology Roadmap for Semiconductors: 1999edition (ITRS)1,2 and in the forecasts of the majormanufacturers of semiconductor devices.NOTE 1: Future revisions of this Guide are expected toreflect changed requirements for the 130-nm node as well asrequirements of other nodes.2.2 The guide applies to measurement equipment usedfor verifying the quality parameter LLS counts perwafer in large scale production of bare polished orepitaxial surfaces of silicon wafers, the back surface ofwhich may be polished or acid etched either bare orcovered by an unpatterned, homogeneous layer ofpolysilicon or LTO (low temperature oxide). Artifacts(e.g reference materials) for calibrating measurementequipment might have different properties.2.3 The guide also applies to measurement equipmentthat provides only a subset of the measurement featuresoutlined in Table 3. 1 SEMATECH, 2706 Montopolis Drive, Austin, TX 78741-6499,USA Website : www.sematech.org2 More recent versions of the ITRS are available from the homepageof International SEMATECH: www.sematech.org NOTICE: This standard does not purport to addresssafety issues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety health practices and determine theapplicability of regulatory or other limitations prior touse. 3 Limitations3.1 This guide does not apply to measurementequipment used to control intermediate process stepsduring silicon wafer manufacturing. However, it maybe completely or partly used for measurementequipment for those applications providedcorresponding constraints are appropriately identified.3.2 This guide does not apply to measurementequipment for SOI wafers (Silicon on Insulators) orpatterned wafers. 4 Referenced Standards4.1 SEMI StandardsSEMI E1.9  Mechanical Specification for CassettesUsed to Transport and Store 300 mm WafersSEMI E5  SEMI Equipment CommuicationsStandard 2 Message Content (SECS-II)SEMI E10  Specifcation for Definition andMeasurement of Equipment Reliability, Availability,and Maintainability (RAM)SEMI E19  Standard Mechanical Interface (SMIF)SEMI E30  Generic Model for Communications andControl of Manufacturing Equipment (GEM)SEMI E37  High Speed SECS Message Services(HSMS) Generic ServicesSEMI E47  Specification for 150 mm/200 mm PodHandlesSEMI E47.1  Provisional Mechanical Specificationfor Boxes and Pods Used to Transport and Store 300mm Wafers

&lt;!-- Page 38 --&gt;

SEMI M52-0703 Â© SEMI 2002, 2003 2 SEMI E58  Automated Reliability, Availability, andMaintainability Standard (ARAMS): Concepts,Behavior, and ServicesSEMI E89  Guide for Measurement SystemCapability AnalysisSEMI M1  Specification for PolishedMonocrystalline Silicon WafersSEMI M1.15  Standard for 300 mm PolishedMonocrystalline Silicon Wafers (Notched)SEMI M8  Specification for PolishedMonocrystalline Silicon Test WafersSEMI M11  Specifications for Silicon EpitaxialWafers for Integrated Circuit (IC) ApplicationsSEMI M12  Specification for Serial AlphanumericMarking of the Front Surface of WafersSEMI M13  Specification for Alphanumeric Markingof Silicon WafersSEMI M24  Specification for PolishedMonocrystalline Silicon Premium WafersSEMI M31  Provisional Mechanical Specification forFront-Opening Shipping Box Used to Transport andShip 300 mm WafersSEMI M35  Guide for Developing Specifications forSilicon Wafer Surface Features Detected by AutomatedInspectionSEMI M50  Test Method for Determining CaptureRate and False Count Rate for Surface ScanningInspection Systems by the Overlay MethodSEMI M53  Practice for Calibrating ScanningSurface Inspection Systems Using CertifiedDepositions of Monodisperse Polystyrene Latex Sphereon Unpatterned Semiconductor Wafer SurfacesSEMI T7  Specification for Back Surface Marking ofDouble-Side Polished Wafers with a Two-DimensionalMatrix Code Symbol4.2 ASTM Standards3 ASTM F 42  Standard Test Methods for ConductivityType of Extrinsic Semiconducting MaterialsASTM F 84  Standard Test Method for MeasuringResistivity of Silicon Wafers with an In-Line Four-Point Probe 3 ASTM International, 100 Barr Harbor Drive, West Conshohocken,Pennsylvania 19428-2959, USA. Telephone: 610.832.9585, Fax:610.832.9555 Website: www.astm.org ASTM F 154  Practices and Nomenclature forStructures and Contaminants Seen on Specular SiliconSurfacesASTM F 671  Standard Test Method for MeasuringFlat Length on Wafers of Silicon and Other ElectronicMaterialsASTM F 673  Standard Test Methods for MeasuringResistivity of Semiconductor Slices or Sheet Resistanceof Semiconductor Films with a Noncontact EddyCurrent GageASTM F 928  Standard Test Methods for EdgeContour of Circular Semiconductor Wafers and RigidDisk SubstratesASTM F 1152  Standard Test Method forDimensions of Notches on Silicon WafersASTM F 1241  Standard Terminology of SiliconTechnologyASTM F 1390  Standard Test Method for MeasuringWarp on Silicon Wafers by Automated Non-contactScanningASTM F 1530  Standard Test Method for MeasuringFlatness, Thickness, and Thickness Variation on SiliconWafers by Automated Non-contact Scanning ASTM F 2074  Standard Guide for MeasuringDiameter of Silicon and Other Semiconductor Wafers4.3 ISO Standards4 ISO 8859  Information technology  8-bit single-bytecoded graphic character setsISO 8879  Information Processing  Text and officesystems  Standard Generalized Markup Language(SGML)ISO Guide 30: 1992  Terms and definitions used inconnection with reference materialsISO 9000  Quality management systems Fundamentals and vocabularyISO 9001  Quality management systems RequirementsISO 10646-1  Information technology  Universalmultiple-octet character set (UCS)  Part 1:Architecture and basic multilingual planeISO 10918  Information technology  Digitalcompression and coding of continuous-tone still images 4 International Organization for Standardization, ISO CentralSecretariat, 1, rue de Varemb, Case postale 56, CH-1211 Geneva 20,Switzerland. Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30Website: www.iso.ch

&lt;!-- Page 39 --&gt;

SEMI M52-0703 Â© SEMI 2002, 20033 ISO 14644-1  Cleanroom and associated controlledenvironments  Part 1: Classification of air cleanliness4.4 DIN Standards5 DIN 50431  Measurement of the electrical resistivityof silicon or germanium single crystals by means of thefour-point-probe direct current method with collinearprobe arrayDIN 50432  Determination of the conductivity typeof silicon or germanium by means of rectification testor hot-probeDIN 50441-1  Determination of the geometricdimensions of semiconductor slices; measurement ofthicknessDIN 50441-2  Determination of the geometricdimensions of semiconductor slices; testing of edgeroundingDIN 50441-4  Determination of the geometricdimensions of semiconductor slices; diameter and flatdepth of slicesDIN 50441-5  Determination of the geometricdimensions of semiconductor wafers; terms of shapeand flatness deviationDIN 50445  Contactless determination of theelectrical resistivity of semiconductor wafers with theeddy current method4.5 Other StandardsIEEE 754  IEEE Standard for Binary Floating-PointArithmetic 6 IEEE 802  IEEE Standard for Local and MetropolitanNetworks: Overview and Architecture6 IEEE 854  IEEE Standard Radix-IndependentFloating-Point Arithmetic 6 FED-STD 209E  Airborne Particulate CleanlinessClasses in Clean Rooms and Clean Zones7 NOTICE: Unless otherwise indicated, all documentscited shall be the latest published versions. 5 Available from Deutsches Institut fr Normung e.V., Beuth VerlagGmbH, Burggrafenstrasse 4-10, D-10787 Berlin, Germany, Website:www.din.de6 Institute of Electrical and Electronics Engineers, IEEE OperationsCenter, 445 Hoes Lane, P.O. Box 1331, Piscataway, New Jersey08855-1331, USA. Telephone: 732.981.0060; Fax: 732.981.17217 General Services Administration, Federal Supply Service, FSSAcquisition Management Center, Environmental Programs andEngineering Policy Division (FCOE), Washington, D.C. 20406\[Withdrawn from use in 2001, replaced by ISO 14644-1 andassociated standards.\] 5 Terminology5.1 Abbreviations and Acronyms5.1.1 ARAMS  Automated Reliability, Availability,and Maintainability Standard5.1.2 ASCII  American Standard Code forInformation Interchange5.1.3 COP  Crystal Originated Particle/Pit5.1.4 CRM  Certified Reference Material5.1.5 FTP File Transfer Protocol5.1.6 GEM  Generic Model for Communications andControl of Manufacturing Equipment5.1.7 HSMS  High Speed SECS Message Services5.1.8 IEEE  The Institute of Electrical and ElectronicEngineers5.1.9 JPEG  Joint Photographics Expert Group5.1.10 LLS  Localized Light Scatterer5.1.11 LSE  Latex Sphere Equivalent5.1.12 PSL spheres  Polystyrene Latex spheres5.1.13 SECS II  SEMI Equipment CommunicationsStandard II5.1.14 SSIS  Scanning Surface Inspection System5.1.15 XLS  Extended Light Scatterer5.1.16 XML  Extensible Markup Language5.2 Terminology Regarding Defect Type5.2.1 COP (Crystal Originated Particle/Pit)  A pitof approximately 100 nm in size bounded bycrystallographic planes, and formed by the intersectionof the polished surface with voids in the crystal.5.2.1.1 Discussion  When the surface is cleaned,etched, or oxidized the shape of the pit is modified andthe light scattering characteristics change. The spatialdistribution of scattered light from COPs and particlesis different, and therefore these two classes of defectsmay be distinguished by an appropriately equippedSSIS. COPs were first detected by SSIS and believedto be small particles. It was also noticed that afterrepeated cleaning (etching) the number of the COPsincreased as the etching process enlarged the pits andchanged their scattering characteristics. Later thesedefects were identified as voids caused by thecoalescence of vacancies during the cooling of thesilicon crystal from its growth temperature. The termcrystal originated particle had already become accepted,and even today many people still refer to COPs by theiroriginal, though incorrect name.

&lt;!-- Page 40 --&gt;

SEMI M52-0703 Â© SEMI 2002, 2003 4 5.2.2 dimple  a shallow depression with gentlysloping sides that exhibits a concave, spherical shapeand is visible to the unaided eye under proper lightingconditions. \[SEMI M1\]5.2.3 haze  non-localized light scattering resultingfrom surface topography (microroughness) or fromdense concentrations of surface or near surfaceimperfections. \[SEMI M1\]5.2.4 mound (epitaxial wafer)  regularly shapedbump on a semiconductor wafer surface, which mayhave one or more irregularly developed facets. \[ASTMF 1241\]5.2.5 mound (polished wafer)  a defect characterizedby small circular raised areas on the surface, typically0.1 to 1.0 m in height, 5 to 25 mm in diameter andlocated in random positions on the wafer.5.2.6 particle  a small, discrete piece of foreignmaterial or silicon not connected crystallographically tothe wafer. \[SEMI M1\]5.2.7 pit  a depression in a wafer surface that hassteeply sloped sides that meet the surface in adistinguishable manner in contrast to the rounded sidesof a dimple. \[SEMATECH Technology Transfer95082941A-TR\]5.2.8 scratch  a shallow groove or cut below theestablished plane of the wafer surface, with a length towidth ratio greater than 5:1. \[SEMATECH TechnologyTransfer 95082941A-TR5.2.9 slip  a process of plastic deformation in whichone part of a crystal undergoes a shear displacementrelative to another in a fashion that preserves thecrystallinity of the material. \[ASTM F 1241\]5.2.10 slurry ring  a ring-shaped area, higher thanthe surrounding wafer surface caused by incompletecleaning of slurry residue.5.2.11 spike  in an epitaxial wafer, a tall thindendrite of crystalline filament that often occurs at thecenter of a recess. \[ASTM F 1241, see also ASTM F154\]5.2.12 stacking fault  a two dimensional defect thatresults from a deviation from the normal stackingsequence of atoms in a crystal. \[ASTM F 1241, see alsoASTM F 154\]5.2.13 stain  area contamination that is chemical innature and cannot be removed except through furtherlapping or polishing. \[ASTM F 1241\]5.3 Other Terminology5.3.1 bias  the difference between the average ofmeasurements made on the same object and its true value. Sufficient measurements are needed to mitigatethe effects of variability. \[SEMI E89\]5.3.2 calibration  a measurement process thatassigns a value to the property of an artifact or to theresponse of an instrument relative to referencestandards or to a designated measurement process.5.3.2.1 Discussion  The purpose of calibration is toeliminate or reduce bias in the users measurementsystem relative to the reference base. The calibrationprocess compares an unknown or test item orinstrument with reference standards according to aspecific algorithm, often in the form of a specificcalibration curve. \[SEMI E89\]5.3.3 capture rate  the probability that an SSISdetects an LLS of latex sphere equivalent (LSE) signalvalue at some specified SSIS operational setting.5.3.4 classification accuracy  how many of aparticular defect population are correctly classified.5.3.4.1 Discussion  The accuracy of a classificationsystem is expressed as an equation: Accuracy = A/H,where A is the total quantity of correctly classifieddefects (human and machine classification resultsagree) and H is the total quantity of human classifieddefects.5.3.5 classification purity  how many of the defectsclassified by machine (SSIS) are properly classified.5.3.5.1 Discussion  The purity of a classificationsystem can be expressed as an equation: Purity = A/M,where A is the total quantity of correctly classifieddefects (human and machine classification resultsagree) and M is the total quantity of defects classifiedas a specific class by machine (SSIS).5.3.6 compatibility  the capability of measurementequipment to emulate the measurement process of othertools. Downward compatibility refers to formergeneration(s) of the same or similar type of equipmentof an equipment supplier.5.3.7 correlation  the relation of measurementresults obtained by repeated measurements with thesame set of test specimen(s) and any two measurementtools expressed in terms of a regression curve.5.3.8 CRM (Certified Reference Material)  referencematerial, accompanied by a certificate, one or more ofwhose property values are certified by a procedurewhich establishes its traceability to an accuraterealization of the unit in which the property values areexpressed, and for which each certified value isaccompanied by an uncertainty at a stated level ofconfidence. \[ISO Guide 30:1992\]

&lt;!-- Page 41 --&gt;

SEMI M52-0703 Â© SEMI 2002, 20035 5.3.9 level 1 variability ( 1)  the variation ofmeasurement results obtained by repeatedmeasurements with the same test specimen(s) and thesame measurement tool under nominally identicalconditions without replacing the test specimen betweensubsequent measurement runs. 1 tests are performedwith a single calibration in the shortest possible timeinterval.5.3.10 level 2 variability (2)  the variation ofmeasurement results obtained by repeatedmeasurements with the same test specimen(s) and thesame measurement tool with replacing the testspecimen between subsequent measurement runs butotherwise under nominally identical conditions. 2tests are performed with a single calibration in theshortest possible time interval.5.3.11 level 3 variability (3)  the variation ofmeasurement results obtained by repeatedmeasurements with the same test specimen(s) and thesame measurement tool with replacing the testspecimen between subsequent measurement runs butotherwise under nominally identical conditions. 3 testsare performed over a time period greater than 2 testswithout operator induced adjustment.5.3.12 matching tolerance (m)  the difference inbias for any two measurement tools of the same kind.Otherwise matching tolerance tests are performed underthe conditions of 3 tests.5.3.13 scanning surface inspection system (SSIS)  Aninstrument for rapid examination of the entire qualityarea on a wafer to detect the presence of localized lightscatterers or haze or both; also called particle counterand laser surface scanner.5.3.14 sorting  real and virtual separation of testspecimens in different categories specified by one ormultiple parameters. 6 Recommended Specification forMeasurement Equipment for Silicon Wafers ofthe 130-nm Technology Generation6.1 The recommended specification is structured inthree sections (Tables 13): Generic Equipment Characteristics (Table 1) Materials to be measured (Table 2) Metrology Specific Equipment Characteristics(Table 3)6.1.1 Tables 13 contain the recommendedspecifications, referenced documents, test methods, and comments. Additional explanations and discussions areprovided in this section.6.2 Generic Equipment Characteristics (Table 1)6.2.1 The section Generic Equipment Characteristicsconsists of five subsections: Wafer handling Reliability Procedural Documentation Computer/User Interface/Connectivity6.2.2 Subsections covering Facilities Requirementsand Safety/Legal/Regulatory are not included in thepresent guide as these issues are highly user specificand dependent on national regulations.6.3 Materials to be measured (Table 2)6.3.1 Table 2 specifies the parameters of silicon wafersthat the measurement equipment must be capable tohandle and to measure.6.4 Metrology Specific Equipment Characteristics(Table 3)6.4.1 This section specifies the measurement functionsof the SSIS, the setup parameters of the SSIS and theperformance of the SSIS. Specifications in Table 3apply to wafer front side surface inspection only.6.4.1.1 For back surface inspection, particles,scratches, and haze are required to be detected.6.4.2 The surface defects to be detected by the SSISare listed in Table 3, lines 1.1.1 to 1.1.14. They arereported as LLS or XLS. The measurementperformance of the equipment is verified with PSLsphere depositions on wafers that meet the COP andhaze requirements of the 130-nm technologygeneration.6.4.3 All size units of LLS are given in \[length unit\]LSE, e.g., nm LSE, and refer to a nominal diameter.6.4.4 The geometrical size of a defect (LLS) may differconsiderably from its size as reported in LSE units, asthe cross section for light scattering of a defect dependssensitively on the properties of the LLS.6.4.5 PSL depositions used as reference materials arerequired to be CRMs, traceable to a National StandardsLaboratory.6.4.6 For COPs and particles, classification accuracyand purity are specified.

&lt;!-- Page 42 --&gt;

SEMI M52-0703 Â© SEMI 2002, 2003 6 6.4.7 In this guide, a hierarchy of variability levels is used to describe the performance of measurement equipmentthat is calibrated and adjusted/aligned according to the supplier's procedures. The various terms are defined inSection 5. These variability levels are consistent with terms defined in SEMI E89 but not fully interchangeable.Their relation is indicated in parentheses.6.4.7.1 Level 1 variability: standard deviation 1 (SEMI E89 static repeatability)6.4.7.2 Level 2 variability: standard deviation 2 (SEMI E89 dynamic repeatability)6.4.7.3 Level 3 variability: standard deviation 3 (SEMI E89 reproducibility)6.4.7.4 In addition two levels of systematic off-set between different tools are defined:6.4.7.5 Matching tolerance (difference of means m)6.4.7.6 Correlation (regression curve)6.4.8 Explicitly specified in the present guide is mainly level 3 variability and matching tolerance.6.4.9 For SSIS, downward compatibility is subject to limitations imposed by changes in geometry and number ofdetectors.6.4.10 For sizing calibration, deposition CRMs are available from a variety of sources. On the other hand, areference standard for the defect coordinate performance is not available. 7 Related Documents7.1 Glossary of Terms Related to Particle Counting and Surface Microroughness of Silicon Wafers, SEMATECHTechnology Transfer 95082941A-TR 8 7.2 International Technology Roadmap for Semiconductors: 1999 edition1 Table 1 Generic Equipment CharacteristicsItem Recommended Specification Comment References1 WAFER HANDLING1.1 Robot End-Effector optional wafer edge or backside contact edge as defined bySEMI M11.2 Scan Stage optional wafer edge or backside contact edge as defined bySEMI M11.3 Wafer Contact Materials contact materials to leave metals andorganics on wafers less than as definedin ITRS 99.1.4 Wafer Detection protection of accidental contact due toe.g. cross-slotting double slotting, etc. 1.5 Wafer Rotational Alignment random in, aligned out1.6 Number of Cassette Stations 2-4, arbitrary sender/receiverassignment1.7 Type of Cassettes open, FOUP/SMIF, FOSB to be specifiedalternativelySEMI E1.9, SEMI E19,SEMI E47, SEMIE47.1, SEMI M311.8 Cassette Loading manual/guided vehicle, conveyor belt 1.9 Automatic Cassette ID user specific1.10 Wafer Seating vertical or off-horizontal during settingcassette on stationby operator 8 International SEMATECH, 2706 Montopolis Drive, Austin, TX 78741-6499, USA Website: www.sematech.org

&lt;!-- Page 43 --&gt;

SEMI M52-0703 Â© SEMI 2002, 20037 Item Recommended Specification Comment References1.11 Cassette Filling Modes random access and loading,programmable empty slot filling 1.12 Automatic Wafer ID reading user specific1.13 Particulate Contamination front surface: &lt;0.001 PWP per cm2,&gt;90 nm LSEback surface: &lt;0.001 PWP per cm2&gt;120 nm LSE, 0 PWP &gt;250 nm LSE,0 scratches &gt;120 nm LSE verify with mirrorpolished wafersurfaces for frontand backsideexcludingcontamination fromcassette2 RELIABILITY2.1 E-MTBFp &gt;2000 h SEMI E102.2 E-MTTR according to service contract SEMI E102.3 Equipment Dependent Uptime &gt;95 % per year SEMI E10 2.4 Response Time &lt;1 day2.5 Statistical Process Control (SPC)performanceautomated 2.6 Statistical Process Control (SPC)machine parametersautomated 3 PROCEDURAL3.1 Acceptance Testing user specific 3.2 Transport and Assembly user specific3.3 Quality Assurance supplier conforming withISO 9000/9001ISO9000/9001 3.4 Warranty &gt;1 year3.5 Test certificates user specific3.6 Spares Availability &gt;5 years after notificationfrom supplier3.7 Change Control supplier conforming withISO 9000/9001ISO9000/9001 4 DOCUMENTATION4.1 Installation required4.2 Operation required4.3 Service required 5 COMPUTER, USER INTERFACE, CONNECTIVITY5.1 Computer Operating System - Microsoft Windows NT 4.0 or higher,or Unix

&lt;!-- Page 44 --&gt;

SEMI M52-0703 Â© SEMI 2002, 2003 8 Item Recommended Specification Comment References5.2 Display cleanroom compatible, class 10(Federal Standard) or class 4 (ISO)FED-STD 209EISO 14644-15.3 Keyboard cleanroom compatible, class 10(Federal Standard) or class 4 (ISO)FED-STD 209EISO 14644-15.4 Pointing Device cleanroom compatible, class 10(Federal Standard) or class 4 (ISO)FED-STD 209EISO 14644-15.5 Printer cleanroom compatible, class 10(Federal Standard) or class 4 (ISO)FED-STD 209EISO 14644-15.6 Data Processing - reprocessing of data- parallel processing in different modesduring measurement including sorting- multiprocessing: e.g. recipe editing,up/downloading during measurements different modesrefer to dataevaluation 5.7 Data Access - access to basic measurement results:- data available at SECS/GEM/HSMSinterface in real time refers to allfunctions as definedin Table 3 SEMI E5SEMI E30SEMI E37 5.8 Data Analysis (Online/Offline ) on-line/off-line 5.9 Recipe Control - complete recipe generation off-linewithout machine specific data(calibration curves)- off-line recipe editing- remote recipe control by hostcomputer- recipes are compatible betweendifferent software versions5.10 Operating Sequence complete remote control: recipedownload, start, stop, define dataevaluation via SECS/GEM SEMI E5SEMI E30 5.11 Data Interfaces - SECS/- GEM- optional additionally a mass datastandard transfer protocol (e.g. FTP) SEMI E5SEMI E30www.w3.org/Protocols/rfc9595.12 Material Tracking System Support required, details user specific 5.13 Output File Format standardized formats:- ASCII or XML for measurementresults and optional for raw data - IEEE for raw data (floating point)- JPEG (or equivalent) for raw data(image data) ISO/IEC 8859,ISO 8879ISO/IEC 10646-1www.w3.orgIEEE 754, IEEE 854ISO/IEC 10918 5.14 Network CommunicationsStandards SupportEthernet, Fast Ethernet IEEE 802 andsubsequent standards5.15 SECS/GEM (SEMI EquipmentCommunication StandardII/Generic Model forCommunications and Control ofManufacturing Equipment) required SEMI E5SEMI E30

&lt;!-- Page 45 --&gt;

SEMI M52-0703 Â© SEMI 2002, 20039 Item Recommended Specification Comment References5.16 ARAMS (Automated Reliability,Availability, and MaintainabilityStandard) required SEMI E58 Table 2 Materials to be measured Item Recommended Specification Comments References1. WAFERS 1.1 Kind of Wafers monocrystalline, unpatterned siliconwafers with layers as specified inTable 2, 1.3.4 SEMI M1(SEMI M8)(SEMI M11)(SEMI M24)1.2 Wafer Characteristics - dimensional1.2.1 Wafer Diameter 200 or 300 or 200 and 300 mm nominal SEMI M1ASTM F 2074DIN 50441-41.2.2 Wafer Thickness 700850 m For reclaim wafers,performance asoutlined in Table 3might be reduced.200 mm: 600850 m300 mm: 650850 m ASTM F 1530DIN 50441-1 1.2.3 Edge Shape rounded SEMI M1DIN 50441-2ASTM F 9281.2.4 Wafer Shape Range 200 mm wfrs: warp â‰¤100 m,300 mm wfrs: warp â‰¤200 mSEMI M1ASTM F 1390DIN 50441-51.2.5 Fiducial flat or notch SEMI M1ASTM F 671ASTM F 1152(DIN 50441-4)1.2.6 ID Mark(s) 200 mm wfrs: user specific 300 mm wfrs: according to SEMIstandards content, type locationof ID mark to bespecified SEMI M12SEMI M13SEMI M1.15SEMI T71.3 Wafer Characteristics - electrical,optical1.3.1 Electrical resistivity of wafers,conductivity type0.5 mÎ©cm  intrinsic, p-, n-type Res: ASTM F 673DIN 50445ASTM F 84DIN 50431Type: ASTM F 42 orDIN504321.3.2 Thermal donors annealed and not annealed 1.3.3 Wafer charge no effect with respect to measurement

&lt;!-- Page 46 --&gt;

SEMI M52-0703 Â© SEMI 2002, 2003 10 Item Recommended Specification Comments References1.3.4 Layers (LTO, poly-Si), Epi LTO: thickness: 150900 nmuniformity: â‰¤10%Poly-si: thickness: â‰¤2 m, uniformity:&lt;20 %Epitaxial layer: customer specific1.3.5 Wafer surface conditions front side: polished, annealed, epitaxiallayerbackside: polished, acid and/or causticetched, layers according to 1.3.4 Annealing may affectthe surface roughnessof a Si wafer.Evaluation of capturerate with such a wafermay not achieve thespecifications asdefined in Section 2.2and Table 3, 1.2.1. Table 3 Metrology Specific Equipment Characteristics Item Recommended Specification Comments References1. MEASUREMENT FUNCTIONS1.1 Defect type1.1.1 PSL sphere required For reference SEMI M351.1.2 Particle required SEMI M1SEMI M351.1.3 COP required SEMATECHTT 95082941A-TR1.1.4 Mound (epi) required ASTM F 12411.1.5 Mound (pw) required1.1.6 Pit required SEMI M35SEMATECHTT 95082941A-TR1.1.7 Spike (epi) required ASTM F 1541.1.8 Stacking Fault (epi) required ASTM F 1541.1.9 Scratch required SEMI M35SEMATECHTT 95082941A TR1.1.10 Slip required ASTM F 12411.1.11 Dimple required SEMI M11.1.12 Haze required SEMI M1, M351.1.13 Slurry Ring required1.1.14 Stain required ASTM F 1241

&lt;!-- Page 47 --&gt;

SEMI M52-0703 Â© SEMI 2002, 200311 Item Recommended Specification Comments References1.1.15 Other defects not required Protrusion, Flake,Chuck Mark, Misfit,Twin, Tweezer, EdgeChip, EdgeChip(peripheral), EdgeCrack, Edge Crown,Nodule, Dopantstriation,Gloss(specular),Growth Ring,Microroughness,Orange Peel, Polishingline, Saw Mark1.2 System Performance for PSLSpheres1.2.1 Capture Rate â‰¥95%, 65 nm LSE and higher Wafer surface qualitymust meet ITRSrequirements for 130nm node. SEMI M50 1.2.2 Sizing Dimension 652000 nm Dynamic Range1.2.3 Count Level 3 Variability 3 &lt;2.3%, 1  &gt;50, &lt;150 LLScount/wafer required 1.2.4 Count Matching Tolerance m &lt;2.6% &gt;50, &lt;150 LLScount/wafer required1.2.5 Sizing error from interpolation â‰¤2% of mean diameter 65200 nm LSEsee NOTE 11.2.6 Sizing Level 3 Variability 3 &lt;2.3%, 1 65200 nm LSE1.2.7 Sizing Matching Tolerance &lt;2.3% 65200 nm LSE1.3 Threshold values for various defects1.3.1 COP/Particle Classification1.3.1.1 Classification Accuracy â‰¥90% For â‰¥80 nm LSE1.3.1.2 Classification purity â‰¥95% For â‰¥80 nm LSE1.4 Haze SEMI M11.4.1 Level 3 Variability 3 &lt;2%, 1 For polished and epiwafers, average haze1.4.2 Matching Tolerance m &lt;2.6% For polished and epiwafers, average haze1.5 Defect Coordinate, InscribedReference1.5.1 Bias Â±20 m At minimum pitch1.5.2 Level 3 Variability 3 10 m, 1 At minimum pitch 1.5.3 Matching Tolerance m 13 m At minimum pitch1.6 Inspection Surface1.6.1 Front side User specific/selectable1.6.2 Backside User specific/selectable

&lt;!-- Page 48 --&gt;

SEMI M52-0703 Â© SEMI 2002, 2003 12 Item Recommended Specification Comments References1.6.3 Wafer edge/ Bevel User specific/selectable 2. SETUP PARAMETERS2.1 FQA/edge exclusion EE â‰¥1 mm, 200 and 300 mm wafersFQA 200 mm wfrs: â‰¤198 mmFQA 300 mm wfrs: â‰¤298 mm performance parametersto be verified with EEâ‰¥2 mm2.2 Number of classification bins arbitrary, definable,cumulative, differential2.2.1 LLS 10/channel2.2.2 Bright Field Defects 10/channel2.2.3 Haze 10/channel2.2.4 Scratches 4/channel2.2.5 Area Defects 4/channel2.3 Sorting criteria all parameters, all bins, separately andcombined2.4 Exclusion windows a) &gt;5, curved/linear boundaries,arbitrary position on entire wafersurfaceb)perimeter exclusion windows:N zones with total area coveredâ‰¤0.001 of total wafer area in the radialrange R-2 mm to R,total perimeter excluded at R-1 mmâ‰¤4% of total wafer circumference, nosingle zone longer than 5 mm. a) e.g. laser markexclusion b) e.g. edge grippingexclusion 3. PERFORMANCE3.1 Throughput CoO issue3.1.1 200 mm wafers &gt;140 wph for LLS â‰¥65 nm LSEand â‰¥95% capture rate3.1.2 300 mm wafers &gt;100 wph for LLS â‰¥65 nm LSEand â‰¥95% capture rate3.2 Downward compatibility one generation Subject to limitationsimposed by changes ingeometry and numberof detectors.

&lt;!-- Page 49 --&gt;

SEMI M52-0703 Â© SEMI 2002, 200313 Item Recommended Specification Comments References3.3 Calibration automated, In order to reduce PSLsphere sizinguncertainty in the65 nm to 200 nm range,the diameterdistribution should havea full width at halfmaximum (FWHM)â‰¤5%. In addition, it isdesirable that the peakPSL diameter asdeposited on the waferhave a relativeexpanded uncertainty atabout 95% confidencelevel as small aspossible but not greaterthan 3%. See NOTE 2. SEMI M53 NOTE 1: At the calibration points, if it is assumed that the SSIS sizing of PSL spheres is exactly correct, then the sizing error is caused bydifferences between the response predicted by the calibration curve and the exact response of the SSIS away from calibration points. Details forcalculating this error are being developed for another standard.NOTE 2: This specification limits the width of the diameter distribution of PSL spheres as they appear on the wafer in the calibration deposition.The deposition system transfer function (often nominally triangular in shape) times the actual PSL diameter distribution shape presented to thesystem defines the deposition width. Thus the width of the deposition on the wafer is no larger than the width of the transfer function. A narrowwidth decreases calibration uncertainty in three ways. First, in the presence of background noise, it makes the distribution peak signal easier tolocate. Second, a narrow transfer function makes the deposition distribution peak easier to determine. Third, a narrow transfer function reducesthe deposition distribution asymmetry if the input PSL distribution is not symmetrical about the peak value. NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein forany particular application. The determination of the suitability of the standard is solely the responsibility of the user.Users are cautioned to refer to manufacturers instructions, product labels, product data sheets, and other relevantliterature respecting any materials mentioned herein. These standards are subject to change without notice.The users attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 50 --&gt;

SEMI M53-1103 Â© SEMI 20031 SEMI M53-1103PRACTICE FOR CALIBRATING SCANNING SURFACE INSPECTIONSYSTEMS USING DEPOSITIONS OF MONODISPERSE POLYSTYRENELATEX SPHERE ON UNPATTERNED SEMICONDUCTOR WAFERSURFACES This practice was technically approved by the Global Silicon Wafer Committee and is the directresponsibility of the North American Silicon Wafer Committee. Current edition approved by the NorthAmerican Regional Standards Committee on July 25, 2003. Initially available at www.semi.org October2003; to be published November 2003. Originally published March 2003. 1 Purpose1.1 Calibration of a scanning surface inspection system(SSIS) using a deposition of polystyrene latex (PSL)spheres as a known source of scatter signal is anecessary step in matching the responses of SSISs.However, the measured amplitude of the light scattersignal depends on both the characteristics of the SSISand the characteristics of the scatter source. The use ofa deposition of polystyrene latex (PSL) spheres (seeSection 5.3.4) as a known source of scatter signalallows meaningful comparisons to be made betweenscatter signals from PSL spheres as measured by darkfield detection systems of different designs. On theother hand, calibration with PSL spheres alone does notguarantee meaningful performance comparisons to bemade between dark field detection SSISs of the same ordifferent designs when detecting either real particles ofmaterials different from PSL spheres or other surfacedefects.1.2 This practice describes calibration of SSIS darkfield channels so that the SSIS accurately sizes PSLspheres deposited on unpatterned polished, epitaxial, orfilmed semiconductor wafer surfaces (see RelatedInformation 1).1.3 This practice defines the use of latex sphereequivalent (LSE) signals as a means of reporting realsurface defects whose identity and true size areunknown.1.4 This practice provides a basis for quantifying SSISperformance as used in related standards concernedwith parameters such as sensitivity, repeatability andcapture rate. 2 Scope2.1 This practice covers Requirements for the surface and othercharacteristics of the semiconductor substrates onwhich the PSL spheres are deposited to formreference wafers (see Section 8.1),  Selection of appropriate certified depositions ofPSL spheres for SSIS calibration (see Section 8.2), Size distribution requirements to be met by thePSL sphere depositions (but not the depositionmethod), and Multipoint calibration procedures for dark fieldchannels.2.2 Appendix 1 covers a single-point calibrationprocedure that may be used in limited productionapplications.2.3 PSL spheres from 10 m to the smallest size thatcan be detected by the SSIS being calibrated can beused in this practice.NOTE 1: At the time of development of this edition of thepractice, the smallest practical deposited PSL spheres havediameters approaching 30 nm, but as IC technology evolves tosmaller and smaller critical dimensions it is expected thatdepositions of smaller diameter PSL spheres will becomeavailable.2.4 Background information to enable anunderstanding of the need for the various requirementsimposed on the PSL sphere depositions is provided inRelated Information 1.2.5 Both the deposition process and calibrationprocedures must be carried out in a Class 4 or betterenvironment as defined in ISO 14644-1.NOTE 2: ISO class 4 is approximately the same as ClassM2.5 (Class 10) as defined in Federal Standard 209E.2.6 Although it was developed primarily for use inevaluation of SSISs to be used for detection of localizedlight scatterers (LLSs) on polished silicon wafers withgeometrical characteristics as specified in SEMI M1,this practice can be applied to SSISs to be used fordetection of LLSs on other unpatterned semiconductorsurfaces provided that suitable reference wafers areemployed.2.7 This practice does not in any way attempt to definethe manner in which LSE values are used to define the

</PdfSplitView>
