
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125472                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383776                       # Number of bytes of host memory used
host_op_rate                                   145788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47890.09                       # Real time elapsed on the host
host_tick_rate                               42446218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6008869119                       # Number of instructions simulated
sim_ops                                    6981801463                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032753                       # Number of seconds simulated
sim_ticks                                2032753086429                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   300                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15096264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30192230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.146325                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       335434588                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    759824482                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       622637                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    688262301                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     20169464                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20173072                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3608                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       862590995                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        64368340                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1540716609                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1438273605                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       621909                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          854449306                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     279814155                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     44319540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     18416015                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4008869118                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4664365063                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4871986180                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.957385                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.143443                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3652148627     74.96%     74.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    323513985      6.64%     81.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    264360209      5.43%     87.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66178003      1.36%     88.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    169439107      3.48%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41298674      0.85%     92.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     35800327      0.73%     93.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     39433093      0.81%     94.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    279814155      5.74%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4871986180                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     64178776                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4155736357                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             906284690                       # Number of loads committed
system.switch_cpus.commit.membars            49243100                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2889632449     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    182195784      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    906284690     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    686252140     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4664365063                       # Class of committed instruction
system.switch_cpus.commit.refs             1592536830                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          75720384                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4008869118                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4664365063                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.215981                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.215981                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3858400295                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           732                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    334400366                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4692638351                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        280859949                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         566199231                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         665567                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          1130                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     168581611                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           862590995                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         552506841                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4321041556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             4044286050                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         1332590                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.176952                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    552998782                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    419972392                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.829647                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4874706660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.964973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.272072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3920702638     80.43%     80.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        131344906      2.69%     83.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         84310423      1.73%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        136718691      2.80%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        103416841      2.12%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         55651800      1.14%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        106844246      2.19%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24890061      0.51%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        310827054      6.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4874706660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       930384                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        855600636                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.965916                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1630788912                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          687140259                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1066240288                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     909490165                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     44474328                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    688511014                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4682781110                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     943648653                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       691154                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4708558453                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        6971895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     819934987                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         665567                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     828061557                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          541                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    173935223                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        65525                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     35403185                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3205457                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2258847                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        65525                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       925257                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4512520312                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4672159357                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574765                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2593639641                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.958449                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4672401218                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5757751869                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3342867769                       # number of integer regfile writes
system.switch_cpus.ipc                       0.822381                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.822381                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2895808500     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    182236143      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    943819582     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    687385379     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4709249607                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            74052692                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015725                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9044492     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        9848318     13.30%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       20863561     28.17%     53.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      34296321     46.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4672020050                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  14149783654                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4596427084                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4625435229                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4638306781                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4709249607                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     44474329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     18415932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        11276                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       154789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     17360939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4874706660                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.966058                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.760953                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3276243763     67.21%     67.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    508482806     10.43%     77.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    302882009      6.21%     83.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    221401445      4.54%     88.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    189884376      3.90%     92.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    202761336      4.16%     96.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     87446067      1.79%     98.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     52061002      1.07%     99.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     33543856      0.69%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4874706660                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.966058                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      111282249                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    217486188                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     75732273                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     75826964                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     53027791                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     45243592                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    909490165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    688511014                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4958863723                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      177276960                       # number of misc regfile writes
system.switch_cpus.numCycles               4874707641                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1986540482                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4885776257                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      176243379                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        352319775                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      276656522                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       8403453                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7519175030                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4687388636                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4911192689                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         658273789                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       64771118                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         665567                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     611535755                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         25416323                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5739836122                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1265371282                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     54478931                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1000832502                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     44474924                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     50519354                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9274949203                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9368283889                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         50488979                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        25243294                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          301                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15817840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       937229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     31635681                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         937229                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15095665                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3641385                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11454579                       # Transaction distribution
system.membus.trans_dist::ReadExReq               600                       # Transaction distribution
system.membus.trans_dist::ReadExResp              600                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15095666                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     23331183                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     21957312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     45288495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               45288495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1230141312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1168277888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2398419200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2398419200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15096266                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15096266    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15096266                       # Request fanout histogram
system.membus.reqLayer0.occupancy         37235412102                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35706824011                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       142475025186                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15817240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7282795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23758576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             600                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            37                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15817204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     47453410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              47453521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2490779264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2490788736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15223568                       # Total snoops (count)
system.tol2bus.snoopTraffic                 466097280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31041409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030203                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171144                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30103879     96.98%     96.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 937530      3.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31041409                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19266012573                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32980119255                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             77145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    995475200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         995477376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    234663936                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      234663936                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      7777150                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            7777167                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1833312                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1833312                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    489717717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            489718787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     115441436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           115441436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     115441436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    489717717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           605160223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3666624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  15554302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000144286144                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       209383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       209383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           25066975                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3462145                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    7777168                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1833312                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 15554336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3666624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           616342                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           781112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           654086                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          1030620                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1223654                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1769870                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1703988                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1202738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           731392                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1096536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1289044                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          846624                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          577190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          577244                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          857292                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          596604                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            19234                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           251232                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           615444                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           615456                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           625768                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           365484                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           557844                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          615533                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.27                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                386298855322                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               77771680000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           677942655322                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24835.44                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43585.44                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 9731785                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3290476                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.57                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.74                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             15554336                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3666624                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                6846659                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                6846831                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 930328                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 930175                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    167                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    155                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                138354                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                150052                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                208601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                209434                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                209434                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                209435                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                209400                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                209399                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                209990                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                209986                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                211142                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                212967                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                211425                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                210850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                212343                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                211176                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                210083                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                209994                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 12533                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      6198667                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   198.452216                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   161.622923                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   189.269986                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        26904      0.43%      0.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      4928871     79.52%     79.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       542827      8.76%     88.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       285419      4.60%     93.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        76598      1.24%     94.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        55864      0.90%     95.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        57844      0.93%     96.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        38171      0.62%     97.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       186169      3.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      6198667                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       209383                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     74.286356                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    70.004452                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    25.850462                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          153      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          681      0.33%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        10158      4.85%      5.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        18741      8.95%     14.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        33520     16.01%     30.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        10888      5.20%     35.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        19357      9.24%     44.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        29305     14.00%     58.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        31746     15.16%     73.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95        21177     10.11%     83.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         7824      3.74%     87.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         6530      3.12%     90.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         7206      3.44%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         2748      1.31%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         2396      1.14%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          170      0.08%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151         6301      3.01%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          341      0.16%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           77      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           59      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       209383                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       209383                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.511426                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.479503                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.051497                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           58178     27.79%     27.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           10687      5.10%     32.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          122412     58.46%     91.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           11499      5.49%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            6577      3.14%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              29      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       209383                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             995477504                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              234662080                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              995477504                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           234663936                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      489.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      115.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   489.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   115.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.73                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.83                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032753038759                       # Total gap between requests
system.mem_ctrls0.avgGap                    211514.21                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    995475328                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    234662080                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1070.469411424014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 489717779.619157850742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 115440523.281771570444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     15554302                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3666624                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1413932                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 677941241390                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47515163001985                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41586.24                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43585.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12958831.61                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         19606946940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         10421335650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        46923551640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6128159940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    781650995520                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    122344476000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1147538915850                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       564.524498                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 310756602999                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1654118543430                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         24651556860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         13102605615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        64134407400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       13011465960                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    884914887060                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     35385694080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1195664067135                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       588.199361                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  84522705597                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1880352440832                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    936842112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         936844544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    231433344                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      231433344                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      7319079                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            7319098                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1808073                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1808073                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    460873541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            460874737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     113852167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           113852167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     113852167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    460873541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           574726904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3616146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  14638158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000144041778                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       207049                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       207049                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           23806108                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3414672                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    7319098                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1808073                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 14638196                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3616146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           635170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           618064                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           644728                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           933018                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1049310                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1827910                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1540388                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1077312                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           597280                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1318026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1115896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          721508                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          625780                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          634896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          712004                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          586906                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           240419                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           615451                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           615458                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           615550                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           355866                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           567462                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          605924                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.23                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.71                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                350972807986                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               73190980000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           625438982986                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23976.51                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42726.51                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 9162208                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3251764                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.59                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.92                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             14638196                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3616146                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                6494834                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                6494877                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 823913                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 823877                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    349                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    342                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                127061                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                144492                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                196693                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                207179                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                207055                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                207202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                207192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                207063                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                207339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                207346                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                207934                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                209236                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                209287                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                209815                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                209857                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                208611                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                207713                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                207119                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                 27935                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      5840351                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   200.035320                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.788426                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   198.122907                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        34553      0.59%      0.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      4719148     80.80%     81.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       434625      7.44%     88.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       224367      3.84%     92.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        67881      1.16%     93.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        57571      0.99%     94.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        60395      1.03%     95.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        47709      0.82%     96.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       194102      3.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      5840351                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       207049                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     70.699168                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    67.557037                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    20.795518                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           28      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         3867      1.87%      1.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         7594      3.67%      5.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        13934      6.73%     12.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        24693     11.93%     24.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        25952     12.53%     36.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        39557     19.11%     55.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        22661     10.94%     66.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87        32666     15.78%     82.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         9483      4.58%     87.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         9346      4.51%     91.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         8153      3.94%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         1692      0.82%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         7414      3.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       207049                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       207049                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.465093                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.431996                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.071711                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           59769     28.87%     28.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           18773      9.07%     37.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          106715     51.54%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           16078      7.77%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5662      2.73%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              51      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       207049                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             936844544                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              231432320                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              936844544                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           231433344                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      460.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      113.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   460.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   113.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.49                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032752844020                       # Total gap between requests
system.mem_ctrls1.avgGap                    222714.45                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    936842112                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    231432320                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1196.406989238604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 460873540.546815454960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 113851663.315668255091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     14638158                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3616146                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1537494                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 625437445492                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 48201226644035                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40460.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42726.51                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13329447.05                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   68.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         19006551480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         10102221690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        45069793440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6125074920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    778725729870                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    124808130240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1144300951800                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       562.931602                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 317402722032                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1647472424397                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         22693576080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         12061910355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        59446926000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12751123680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    878557812720                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     40738923840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1186713722835                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       583.796296                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  98333302060                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1866541844369                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       721574                       # number of demand (read+write) hits
system.l2.demand_hits::total                   721575                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       721574                       # number of overall hits
system.l2.overall_hits::total                  721575                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     15096230                       # number of demand (read+write) misses
system.l2.demand_misses::total               15096266                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     15096230                       # number of overall misses
system.l2.overall_misses::total              15096266                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3358518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1435605435879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1435608794397                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3358518                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1435605435879                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1435608794397                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     15817804                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15817841                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     15817804                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15817841                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.954382                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.954382                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.954382                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.954382                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93292.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95096.950423                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95096.946119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93292.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95096.950423                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95096.946119                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3641385                       # number of writebacks
system.l2.writebacks::total                   3641385                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     15096230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15096266                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     15096230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15096266                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3050682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1306580589468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1306583640150                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3050682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1306580589468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1306583640150                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.954382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.954382                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.954382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.954382                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84741.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86550.124731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86550.120417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84741.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86550.124731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86550.120417                       # average overall mshr miss latency
system.l2.replacements                       15223568                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3641410                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3641410                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3641410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3641410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       809625                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        809625                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          600                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 600                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     49153041                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      49153041                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81921.735000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81921.735000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     44015512                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     44015512                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73359.186667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73359.186667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3358518                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3358518                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93292.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93292.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3050682                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3050682                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84741.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84741.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       721574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            721574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     15095630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        15095630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1435556282838                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1435556282838                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     15817204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15817204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.954380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.954380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95097.474093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95097.474093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     15095630                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     15095630                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1306536573956                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1306536573956                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.954380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.954380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86550.649026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86550.649026                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    30826613                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15224080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.024859                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.242572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.007701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   509.748920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.995603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 521389648                       # Number of tag accesses
system.l2.tags.data_accesses                521389648                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967246913571                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032753086429                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    552506788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2554606519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099731                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    552506788                       # number of overall hits
system.cpu.icache.overall_hits::total      2554606519                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            887                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          834                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total           887                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4564899                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4564899                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4564899                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4564899                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    552506841                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2554607406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    552506841                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2554607406                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86130.169811                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5146.447576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86130.169811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5146.447576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          247                       # number of writebacks
system.cpu.icache.writebacks::total               247                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3415230                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3415230                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3415230                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3415230                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92303.513514                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92303.513514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92303.513514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92303.513514                       # average overall mshr miss latency
system.cpu.icache.replacements                    247                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    552506788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2554606519                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           887                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4564899                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4564899                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    552506841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2554607406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86130.169811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5146.447576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3415230                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3415230                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92303.513514                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92303.513514                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.926985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2554607390                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               871                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2932959.115959                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.886308                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.040677                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.040129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       99629689705                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      99629689705                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713784230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1273794679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1987578909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713784230                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1273794679                       # number of overall hits
system.cpu.dcache.overall_hits::total      1987578909                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9763153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     63942627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       73705780                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9763153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     63942627                       # number of overall misses
system.cpu.dcache.overall_misses::total      73705780                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5722491658857                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5722491658857                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5722491658857                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5722491658857                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723547383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1337737306                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2061284689                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723547383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1337737306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2061284689                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.047799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035757                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.047799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035757                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89494.159489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77639.659452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89494.159489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77639.659452                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        81686                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               842                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    97.014252                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8567282                       # number of writebacks
system.cpu.dcache.writebacks::total           8567282                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     48125123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     48125123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     48125123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     48125123                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     15817504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15817504                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     15817504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15817504                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1461917322729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1461917322729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1461917322729                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1461917322729                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007674                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007674                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 92424.021055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92424.021055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 92424.021055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92424.021055                       # average overall mshr miss latency
system.cpu.dcache.replacements               25580859                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395638914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    631864179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1027503093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6219262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     63940227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      70159489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 5722276491447                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5722276491447                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401858176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    695804406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1097662582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.091894                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89494.153523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81560.977325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     48123323                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     48123323                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     15816904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15816904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1461867419088                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1461867419088                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 92424.371994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92424.371994                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318145316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    641930500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      960075816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3546291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    215167410                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    215167410                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321689207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    641932900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    963622107                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89653.087500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    60.673929                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1800                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1800                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     49903641                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49903641                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83172.735000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83172.735000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839368                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     44318950                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     63158318                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          599                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          758                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     52134591                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     52134591                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     44319549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     63159076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 87036.045075                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68779.143799                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          299                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          299                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          300                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          300                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     21817023                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     21817023                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72723.410000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72723.410000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839527                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     44319240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     63158767                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839527                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     44319240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     63158767                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2139477109                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          25581115                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.635022                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.773142                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.226401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       70028862139                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      70028862139                       # Number of data accesses

---------- End Simulation Statistics   ----------
