	component clocks is
		port (
			clk_clk             : in  std_logic := 'X'; -- clk
			pll_0_clk_100_clk   : out std_logic;        -- clk
			pll_0_clk_25_clk    : out std_logic;        -- clk
			pll_0_clk_2_5_clk   : out std_logic;        -- clk
			pll_0_locked_export : out std_logic;        -- export
			pll_1_locked_export : out std_logic;        -- export
			pll_1_outclk0_clk   : out std_logic;        -- clk
			reset_reset_n       : in  std_logic := 'X'  -- reset_n
		);
	end component clocks;

