==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'cnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.863 ; gain = 45.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.863 ; gain = 45.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 108.523 ; gain = 51.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 112.152 ; gain = 55.473
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (cnn_top.cpp:18) in function 'cnn_top' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (cnn_top.cpp:22) in function 'cnn_top' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (cnn_top.cpp:23) in function 'cnn_top' completely.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_top' (cnn_top.cpp:8)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 138.062 ; gain = 81.383
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn_top.cpp:17:15) in function 'cnn_top'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 138.816 ; gain = 82.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_1_1', cnn_top.cpp:24) (3.36 ns)
	'add' operation ('tmp11', cnn_top.cpp:24) (3.02 ns)
	'add' operation ('tmp10', cnn_top.cpp:24) (0 ns)
	'add' operation ('sum_V_2_2', cnn_top.cpp:24) (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.799 seconds; current allocated memory: 90.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 91.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/kernel_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V', 'output_V' and 'kernel_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'cnn_top_mul_mul_16s_16s_16_1_1' to 'cnn_top_mul_mul_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_top_mac_muladd_16s_16s_16s_16_1_1' to 'cnn_top_mac_muladcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_top_mac_muladcud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_top_mul_mul_1bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 93.282 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 148.402 ; gain = 91.723
INFO: [SYSC 207-301] Generating SystemC RTL for cnn_top.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_top.
INFO: [HLS 200-112] Total elapsed time: 16.37 seconds; peak allocated memory: 93.282 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'cnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.906 ; gain = 45.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.906 ; gain = 45.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 108.520 ; gain = 52.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.762 ; gain = 55.430
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (cnn_top.cpp:18) in function 'cnn_top' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (cnn_top.cpp:22) in function 'cnn_top' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (cnn_top.cpp:23) in function 'cnn_top' completely.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_top' (cnn_top.cpp:8)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 138.305 ; gain = 81.973
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn_top.cpp:17:15) in function 'cnn_top'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 138.504 ; gain = 82.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_1_1', cnn_top.cpp:24) (3.36 ns)
	'add' operation ('tmp11', cnn_top.cpp:24) (3.02 ns)
	'add' operation ('tmp10', cnn_top.cpp:24) (0 ns)
	'add' operation ('sum_V_2_2', cnn_top.cpp:24) (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.335 seconds; current allocated memory: 90.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 91.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/kernel_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V', 'output_V' and 'kernel_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'cnn_top_mul_mul_16s_16s_16_1_1' to 'cnn_top_mul_mul_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_top_mac_muladd_16s_16s_16s_16_1_1' to 'cnn_top_mac_muladcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_top_mac_muladcud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_top_mul_mul_1bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 93.266 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 147.934 ; gain = 91.602
INFO: [SYSC 207-301] Generating SystemC RTL for cnn_top.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_top.
INFO: [HLS 200-112] Total elapsed time: 15.584 seconds; peak allocated memory: 93.266 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'cnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.074 ; gain = 46.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.074 ; gain = 46.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 108.520 ; gain = 52.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 112.020 ; gain = 56.070
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (cnn_top.cpp:18) in function 'cnn_top' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (cnn_top.cpp:22) in function 'cnn_top' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (cnn_top.cpp:23) in function 'cnn_top' completely.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_top' (cnn_top.cpp:8)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 138.285 ; gain = 82.336
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn_top.cpp:17:15) in function 'cnn_top'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 138.496 ; gain = 82.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1)
   between bus request on port 'gmem' (cnn_top.cpp:24) and bus request on port 'gmem' (cnn_top.cpp:24).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_1_1', cnn_top.cpp:24) (3.36 ns)
	'add' operation ('tmp11', cnn_top.cpp:24) (3.02 ns)
	'add' operation ('tmp10', cnn_top.cpp:24) (0 ns)
	'add' operation ('sum_V_2_2', cnn_top.cpp:24) (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.15 seconds; current allocated memory: 90.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 91.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/input_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/kernel_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_V', 'output_V' and 'kernel_V' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'cnn_top_mul_mul_16s_16s_16_1_1' to 'cnn_top_mul_mul_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_top_mac_muladd_16s_16s_16s_16_1_1' to 'cnn_top_mac_muladcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_top_mac_muladcud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_top_mul_mul_1bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 93.281 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 148.141 ; gain = 92.191
INFO: [SYSC 207-301] Generating SystemC RTL for cnn_top.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_top.
INFO: [HLS 200-112] Total elapsed time: 12.115 seconds; peak allocated memory: 93.281 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
