[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847015 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847015 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847015 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11630179 heartbeat IPC: 1.139 cumulative IPC: 1.139 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18879850 heartbeat IPC: 1.379 cumulative IPC: 1.247 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 27090063 heartbeat IPC: 1.218 cumulative IPC: 1.237 (Simulation time: 00 hr 02 min 40 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31890172 cumulative IPC: 1.254 (Simulation time: 00 hr 03 min 22 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31890172 cumulative IPC: 1.254 (Simulation time: 00 hr 03 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.254 instructions: 40000000 cycles: 31890172
CPU 0 Branch Prediction Accuracy: 95.04% MPKI: 11.2 Average ROB Occupancy at Mispredict: 43.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.328
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197819 HIT:     194210 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197819 HIT:     194210 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568302 HIT:     460334 MISS:     107968 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430588 HIT:     343327 MISS:      87261 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35285 HIT:      21665 MISS:      13620 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95351 HIT:      95089 MISS:        262 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        253 MISS:       6825 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.46 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3211834 HIT:    2942607 MISS:     269227 MSHR_MERGE:      69537
cpu0->cpu0_L1I LOAD         ACCESS:    3211834 HIT:    2942607 MISS:     269227 MSHR_MERGE:      69537
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.603 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13339533 HIT:   12921406 MISS:     418127 MSHR_MERGE:     144863
cpu0->cpu0_L1D LOAD         ACCESS:    7445007 HIT:    7148156 MISS:     296851 MSHR_MERGE:      65952
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886784 HIT:    5772603 MISS:     114181 MSHR_MERGE:      78894
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7742 HIT:        647 MISS:       7095 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2839340 HIT:    2795078 MISS:      44262 MSHR_MERGE:      28387
cpu0->cpu0_ITLB LOAD         ACCESS:    2839340 HIT:    2795078 MISS:      44262 MSHR_MERGE:      28387
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.634 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12620219 HIT:   12379642 MISS:     240577 MSHR_MERGE:      58633
cpu0->cpu0_DTLB LOAD         ACCESS:   12620219 HIT:   12379642 MISS:     240577 MSHR_MERGE:      58633
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.167 cycles
cpu0->LLC TOTAL        ACCESS:     136335 HIT:     126358 MISS:       9977 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87261 HIT:      82233 MISS:       5028 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13620 HIT:      10387 MISS:       3233 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28629 HIT:      28611 MISS:         18 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6825 HIT:       5127 MISS:       1698 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 166.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        522
  ROW_BUFFER_MISS:       9437
  AVG DBUS CONGESTED CYCLE: 14.87
Channel 0 WQ ROW_BUFFER_HIT:        176
  ROW_BUFFER_MISS:       1074
  FULL:          0
Channel 0 REFRESHES ISSUED:       2657
