#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55957f4a94e0 .scope module, "shiftreg_tb" "shiftreg_tb" 2 4;
 .timescale -2 -3;
v0x55957f4c9d50_0 .var "a", 0 0;
v0x55957f4c9e10_0 .var "clk", 0 0;
v0x55957f4c9ee0_0 .var "clr", 0 0;
v0x55957f4c9fe0_0 .net "e", 0 0, v0x55957f4c9c10_0;  1 drivers
S_0x55957f4a9660 .scope module, "uut" "shiftreg" 2 9, 3 1 0, S_0x55957f4a94e0;
 .timescale -2 -3;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clr"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /OUTPUT 1 "e"
v0x55957f4a9850_0 .net "a", 0 0, v0x55957f4c9d50_0;  1 drivers
v0x55957f4c97f0_0 .var "b", 0 0;
v0x55957f4c98b0_0 .var "c", 0 0;
v0x55957f4c9980_0 .net "clk", 0 0, v0x55957f4c9e10_0;  1 drivers
v0x55957f4c9a40_0 .net "clr", 0 0, v0x55957f4c9ee0_0;  1 drivers
v0x55957f4c9b50_0 .var "d", 0 0;
v0x55957f4c9c10_0 .var "e", 0 0;
E_0x55957f4a19b0 .event posedge, v0x55957f4c9980_0;
    .scope S_0x55957f4a9660;
T_0 ;
    %wait E_0x55957f4a19b0;
    %load/vec4 v0x55957f4c9a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55957f4c97f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55957f4c98b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55957f4c9b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55957f4c9c10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55957f4a9850_0;
    %assign/vec4 v0x55957f4c97f0_0, 0;
    %load/vec4 v0x55957f4c97f0_0;
    %assign/vec4 v0x55957f4c98b0_0, 0;
    %load/vec4 v0x55957f4c98b0_0;
    %assign/vec4 v0x55957f4c9b50_0, 0;
    %load/vec4 v0x55957f4c9b50_0;
    %assign/vec4 v0x55957f4c9c10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55957f4a94e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55957f4c9e10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55957f4a94e0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55957f4c9ee0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55957f4a94e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55957f4c9d50_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55957f4a94e0;
T_4 ;
    %vpi_call 2 12 "$dumpfile", "shiftreg.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55957f4a94e0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55957f4c9d50_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55957f4c9d50_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55957f4c9d50_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55957f4c9d50_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55957f4a94e0;
T_5 ;
    %delay 90, 0;
    %load/vec4 v0x55957f4c9e10_0;
    %inv;
    %store/vec4 v0x55957f4c9e10_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftreg_tb.v";
    "./shiftreg.v";
