
*** Running vivado
    with args -log div_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_gen_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source div_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.176 ; gain = 70.004 ; free physical = 4498 ; free virtual = 16224
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (35#1) [/tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN_New/project_BN_New.srcs/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1283.672 ; gain = 170.500 ; free physical = 4489 ; free virtual = 16216
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1283.672 ; gain = 170.500 ; free physical = 4492 ; free virtual = 16220
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1590.629 ; gain = 1.004 ; free physical = 4135 ; free virtual = 15863
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1591.625 ; gain = 478.453 ; free physical = 4153 ; free virtual = 15882
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1591.625 ; gain = 478.453 ; free physical = 4153 ; free virtual = 15882
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1591.625 ; gain = 478.453 ; free physical = 4153 ; free virtual = 15882
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1591.625 ; gain = 478.453 ; free physical = 4132 ; free virtual = 15860
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1592.625 ; gain = 479.453 ; free physical = 4117 ; free virtual = 15846
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1592.625 ; gain = 479.453 ; free physical = 3936 ; free virtual = 15665
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1605.641 ; gain = 492.469 ; free physical = 3930 ; free virtual = 15659
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1627.062 ; gain = 513.891 ; free physical = 3931 ; free virtual = 15660
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1627.066 ; gain = 513.895 ; free physical = 3930 ; free virtual = 15659
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1627.066 ; gain = 513.895 ; free physical = 3930 ; free virtual = 15659
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1627.066 ; gain = 513.895 ; free physical = 3930 ; free virtual = 15659
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1627.066 ; gain = 513.895 ; free physical = 3930 ; free virtual = 15659
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1627.066 ; gain = 513.895 ; free physical = 3930 ; free virtual = 15659
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1627.066 ; gain = 513.895 ; free physical = 3930 ; free virtual = 15659

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    45|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     6|
|5     |DSP48E1_3 |     7|
|6     |LUT1      |   102|
|7     |LUT2      |   342|
|8     |LUT3      |   226|
|9     |LUT4      |   143|
|10    |LUT5      |   124|
|11    |LUT6      |   113|
|12    |MUXCY     |    81|
|13    |RAMB16    |     1|
|14    |SRL16E    |    71|
|15    |SRLC32E   |     1|
|16    |XORCY     |    64|
|17    |FDE       |    16|
|18    |FDRE      |  1664|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1627.066 ; gain = 513.895 ; free physical = 3930 ; free virtual = 15659
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1628.062 ; gain = 527.473 ; free physical = 3991 ; free virtual = 15720
