-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sun Aug  3 17:56:21 2025
-- Host        : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vio_0_stub.vhdl
-- Design      : vio_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    clk : in STD_LOGIC;
    probe_in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe_in1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in2 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in3 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in4 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in5 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in6 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in7 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in8 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in9 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in10 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in11 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in12 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in13 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in14 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in15 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in16 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in17 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in18 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in19 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in20 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in21 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in22 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in23 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in24 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in25 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in26 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in27 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in28 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in29 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in30 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in31 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_in32 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    probe_out0 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "clk,probe_in0[0:0],probe_in1[12:0],probe_in2[12:0],probe_in3[12:0],probe_in4[12:0],probe_in5[12:0],probe_in6[12:0],probe_in7[12:0],probe_in8[12:0],probe_in9[12:0],probe_in10[12:0],probe_in11[12:0],probe_in12[12:0],probe_in13[12:0],probe_in14[12:0],probe_in15[12:0],probe_in16[12:0],probe_in17[12:0],probe_in18[12:0],probe_in19[12:0],probe_in20[12:0],probe_in21[12:0],probe_in22[12:0],probe_in23[12:0],probe_in24[12:0],probe_in25[12:0],probe_in26[12:0],probe_in27[12:0],probe_in28[12:0],probe_in29[12:0],probe_in30[12:0],probe_in31[12:0],probe_in32[12:0],probe_out0[0:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "vio,Vivado 2020.2";
begin
end;
