INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/Counter/Counter.srcs/sources_1/new/BCD_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/parkj/Desktop/study/Counter/Counter.srcs/sim_1/new/tb_bcd_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bcd_counter
