{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1529865140543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1529865140543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 24 20:32:20 2018 " "Processing started: Sun Jun 24 20:32:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1529865140543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1529865140543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_TOP -c DE1_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_TOP -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1529865140543 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1529865140855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1529865141295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/sinus.v 32 32 " "Found 32 design units, including 32 entities, in source file floating_arithmetics/sinus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinus_altfp_sincos_cordic_atan_08b " "Found entity 1: sinus_altfp_sincos_cordic_atan_08b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "2 sinus_altfp_sincos_cordic_atan_h9b " "Found entity 2: sinus_altfp_sincos_cordic_atan_h9b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "3 sinus_altfp_sincos_cordic_atan_i9b " "Found entity 3: sinus_altfp_sincos_cordic_atan_i9b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "4 sinus_altfp_sincos_cordic_atan_j9b " "Found entity 4: sinus_altfp_sincos_cordic_atan_j9b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "5 sinus_altfp_sincos_cordic_atan_k9b " "Found entity 5: sinus_altfp_sincos_cordic_atan_k9b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "6 sinus_altfp_sincos_cordic_atan_18b " "Found entity 6: sinus_altfp_sincos_cordic_atan_18b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "7 sinus_altfp_sincos_cordic_atan_28b " "Found entity 7: sinus_altfp_sincos_cordic_atan_28b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "8 sinus_altfp_sincos_cordic_atan_38b " "Found entity 8: sinus_altfp_sincos_cordic_atan_38b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "9 sinus_altfp_sincos_cordic_atan_48b " "Found entity 9: sinus_altfp_sincos_cordic_atan_48b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "10 sinus_altfp_sincos_cordic_atan_58b " "Found entity 10: sinus_altfp_sincos_cordic_atan_58b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "11 sinus_altfp_sincos_cordic_atan_68b " "Found entity 11: sinus_altfp_sincos_cordic_atan_68b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "12 sinus_altfp_sincos_cordic_atan_78b " "Found entity 12: sinus_altfp_sincos_cordic_atan_78b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "13 sinus_altfp_sincos_cordic_atan_88b " "Found entity 13: sinus_altfp_sincos_cordic_atan_88b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "14 sinus_altfp_sincos_cordic_atan_98b " "Found entity 14: sinus_altfp_sincos_cordic_atan_98b" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "15 sinus_altfp_sincos_cordic_start_339 " "Found entity 15: sinus_altfp_sincos_cordic_start_339" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "16 sinus_altfp_sincos_cordic_m_a8e " "Found entity 16: sinus_altfp_sincos_cordic_m_a8e" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "17 sinus_altfp_sincos_srrt_gra " "Found entity 17: sinus_altfp_sincos_srrt_gra" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "18 sinus_altpriority_encoder_3e8 " "Found entity 18: sinus_altpriority_encoder_3e8" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "19 sinus_altpriority_encoder_3v7 " "Found entity 19: sinus_altpriority_encoder_3v7" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "20 sinus_altpriority_encoder_6v7 " "Found entity 20: sinus_altpriority_encoder_6v7" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "21 sinus_altpriority_encoder_6e8 " "Found entity 21: sinus_altpriority_encoder_6e8" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2854 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "22 sinus_altpriority_encoder_bv7 " "Found entity 22: sinus_altpriority_encoder_bv7" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "23 sinus_altpriority_encoder_be8 " "Found entity 23: sinus_altpriority_encoder_be8" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "24 sinus_altpriority_encoder_r08 " "Found entity 24: sinus_altpriority_encoder_r08" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "25 sinus_altpriority_encoder_rf8 " "Found entity 25: sinus_altpriority_encoder_rf8" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "26 sinus_altpriority_encoder_qb6 " "Found entity 26: sinus_altpriority_encoder_qb6" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3017 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "27 sinus_altfp_sincos_range_79c " "Found entity 27: sinus_altfp_sincos_range_79c" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "28 sinus_altpriority_encoder_q08 " "Found entity 28: sinus_altpriority_encoder_q08" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "29 sinus_altpriority_encoder_qf8 " "Found entity 29: sinus_altpriority_encoder_qf8" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "30 sinus_altpriority_encoder_0c6 " "Found entity 30: sinus_altpriority_encoder_0c6" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "31 sinus_altfp_sincos_cue " "Found entity 31: sinus_altfp_sincos_cue" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3734 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""} { "Info" "ISGN_ENTITY_NAME" "32 sinus " "Found entity 32: sinus" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/sin.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_arithmetics/sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "floating_arithmetics/sin.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I2F i2f fpUnit.v(11) " "Verilog HDL Declaration information at fpUnit.v(11): object \"I2F\" differs only in case from object \"i2f\" in the same scope" {  } { { "floating_arithmetics/fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpunit.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_arithmetics/fpunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpUnit " "Found entity 1: fpUnit" {  } { { "floating_arithmetics/fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpmulwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_arithmetics/fpmulwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpMulWrapper " "Found entity 1: fpMulWrapper" {  } { { "floating_arithmetics/fpMulWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMulWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpmult.v 2 2 " "Found 2 design units, including 2 entities, in source file floating_arithmetics/fpmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpMult_altfp_mult_nbo " "Found entity 1: fpMult_altfp_mult_nbo" {  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141422 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpMult " "Found entity 2: fpMult" {  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpint2floatwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_arithmetics/fpint2floatwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpInt2FloatWrapper " "Found entity 1: fpInt2FloatWrapper" {  } { { "floating_arithmetics/fpInt2FloatWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2FloatWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpint2float.v 12 12 " "Found 12 design units, including 12 entities, in source file floating_arithmetics/fpint2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpInt2Float_altbarrel_shift_brf " "Found entity 1: fpInt2Float_altbarrel_shift_brf" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpInt2Float_altpriority_encoder_3e8 " "Found entity 2: fpInt2Float_altpriority_encoder_3e8" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpInt2Float_altpriority_encoder_6e8 " "Found entity 3: fpInt2Float_altpriority_encoder_6e8" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpInt2Float_altpriority_encoder_be8 " "Found entity 4: fpInt2Float_altpriority_encoder_be8" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpInt2Float_altpriority_encoder_rf8 " "Found entity 5: fpInt2Float_altpriority_encoder_rf8" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpInt2Float_altpriority_encoder_3v7 " "Found entity 6: fpInt2Float_altpriority_encoder_3v7" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpInt2Float_altpriority_encoder_6v7 " "Found entity 7: fpInt2Float_altpriority_encoder_6v7" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpInt2Float_altpriority_encoder_bv7 " "Found entity 8: fpInt2Float_altpriority_encoder_bv7" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpInt2Float_altpriority_encoder_r08 " "Found entity 9: fpInt2Float_altpriority_encoder_r08" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpInt2Float_altpriority_encoder_qb6 " "Found entity 10: fpInt2Float_altpriority_encoder_qb6" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpInt2Float_altfp_convert_fhn " "Found entity 11: fpInt2Float_altfp_convert_fhn" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpInt2Float " "Found entity 12: fpInt2Float" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpfloat2intwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_arithmetics/fpfloat2intwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpFloat2IntWrapper " "Found entity 1: fpFloat2IntWrapper" {  } { { "floating_arithmetics/fpFloat2IntWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2IntWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpfloat2int.v 3 3 " "Found 3 design units, including 3 entities, in source file floating_arithmetics/fpfloat2int.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpFloat2Int_altbarrel_shift_grf " "Found entity 1: fpFloat2Int_altbarrel_shift_grf" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141504 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpFloat2Int_altfp_convert_fhn " "Found entity 2: fpFloat2Int_altfp_convert_fhn" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141504 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpFloat2Int " "Found entity 3: fpFloat2Int" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpexpwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_arithmetics/fpexpwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpExpWrapper " "Found entity 1: fpExpWrapper" {  } { { "floating_arithmetics/fpExpWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpExpWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpexp.v 2 2 " "Found 2 design units, including 2 entities, in source file floating_arithmetics/fpexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpExp_altfp_exp_d6d " "Found entity 1: fpExp_altfp_exp_d6d" {  } { { "floating_arithmetics/fpExp.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpExp.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141540 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpExp " "Found entity 2: fpExp" {  } { { "floating_arithmetics/fpExp.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpExp.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpdivwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_arithmetics/fpdivwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpDivWrapper " "Found entity 1: fpDivWrapper" {  } { { "floating_arithmetics/fpDivWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpDivWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpdiv.v 3 3 " "Found 3 design units, including 3 entities, in source file floating_arithmetics/fpdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpDiv_altfp_div_pst_4fe " "Found entity 1: fpDiv_altfp_div_pst_4fe" {  } { { "floating_arithmetics/fpDiv.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpDiv.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141575 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpDiv_altfp_div_4sh " "Found entity 2: fpDiv_altfp_div_4sh" {  } { { "floating_arithmetics/fpDiv.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpDiv.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141575 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpDiv " "Found entity 3: fpDiv" {  } { { "floating_arithmetics/fpDiv.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpDiv.v" 951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpcomparewrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_arithmetics/fpcomparewrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpCompareWrapper " "Found entity 1: fpCompareWrapper" {  } { { "floating_arithmetics/fpCompareWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompareWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpcompare.v 2 2 " "Found 2 design units, including 2 entities, in source file floating_arithmetics/fpcompare.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpCompare_altfp_compare_eld " "Found entity 1: fpCompare_altfp_compare_eld" {  } { { "floating_arithmetics/fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompare.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141646 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpCompare " "Found entity 2: fpCompare" {  } { { "floating_arithmetics/fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompare.v" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpaddwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_arithmetics/fpaddwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpAddWrapper " "Found entity 1: fpAddWrapper" {  } { { "floating_arithmetics/fpAddWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAddWrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_arithmetics/fpadd.v 22 22 " "Found 22 design units, including 22 entities, in source file floating_arithmetics/fpadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpAdd_altbarrel_shift_h0e " "Found entity 1: fpAdd_altbarrel_shift_h0e" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpAdd_altbarrel_shift_6hb " "Found entity 2: fpAdd_altbarrel_shift_6hb" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpAdd_altpriority_encoder_3e8 " "Found entity 3: fpAdd_altpriority_encoder_3e8" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpAdd_altpriority_encoder_6e8 " "Found entity 4: fpAdd_altpriority_encoder_6e8" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpAdd_altpriority_encoder_be8 " "Found entity 5: fpAdd_altpriority_encoder_be8" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpAdd_altpriority_encoder_3v7 " "Found entity 6: fpAdd_altpriority_encoder_3v7" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpAdd_altpriority_encoder_6v7 " "Found entity 7: fpAdd_altpriority_encoder_6v7" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpAdd_altpriority_encoder_bv7 " "Found entity 8: fpAdd_altpriority_encoder_bv7" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpAdd_altpriority_encoder_r08 " "Found entity 9: fpAdd_altpriority_encoder_r08" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpAdd_altpriority_encoder_rf8 " "Found entity 10: fpAdd_altpriority_encoder_rf8" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpAdd_altpriority_encoder_qb6 " "Found entity 11: fpAdd_altpriority_encoder_qb6" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpAdd_altpriority_encoder_nh8 " "Found entity 12: fpAdd_altpriority_encoder_nh8" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpAdd_altpriority_encoder_qh8 " "Found entity 13: fpAdd_altpriority_encoder_qh8" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpAdd_altpriority_encoder_vh8 " "Found entity 14: fpAdd_altpriority_encoder_vh8" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpAdd_altpriority_encoder_fj8 " "Found entity 15: fpAdd_altpriority_encoder_fj8" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpAdd_altpriority_encoder_n28 " "Found entity 16: fpAdd_altpriority_encoder_n28" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpAdd_altpriority_encoder_q28 " "Found entity 17: fpAdd_altpriority_encoder_q28" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpAdd_altpriority_encoder_v28 " "Found entity 18: fpAdd_altpriority_encoder_v28" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpAdd_altpriority_encoder_f48 " "Found entity 19: fpAdd_altpriority_encoder_f48" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpAdd_altpriority_encoder_e48 " "Found entity 20: fpAdd_altpriority_encoder_e48" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpAdd_altfp_add_sub_etk " "Found entity 21: fpAdd_altfp_add_sub_etk" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpAdd " "Found entity 22: fpAdd" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE wah_wah.v(34) " "Verilog HDL Declaration information at wah_wah.v(34): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_effects/wah_wah.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_effects/wah_wah.v" { { "Info" "ISGN_ENTITY_NAME" "1 wah_wah " "Found entity 1: wah_wah" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141691 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE vibrato.v(42) " "Verilog HDL Declaration information at vibrato.v(42): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_effects/vibrato.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_effects/vibrato.v" { { "Info" "ISGN_ENTITY_NAME" "1 vibrato " "Found entity 1: vibrato" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE tremolo.v(20) " "Verilog HDL Declaration information at tremolo.v(20): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_effects/tremolo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_effects/tremolo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tremolo " "Found entity 1: tremolo" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_fitler.v(32) " "Verilog HDL information at noise_fitler.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "audio_effects/noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/noise_fitler.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529865141698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_effects/noise_fitler.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_effects/noise_fitler.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_filter " "Found entity 1: noise_filter" {  } { { "audio_effects/noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/noise_fitler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141699 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "echo.v(82) " "Verilog HDL information at echo.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529865141700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OFFSET offset echo.v(7) " "Verilog HDL Declaration information at echo.v(7): object \"OFFSET\" differs only in case from object \"offset\" in the same scope" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE echo.v(31) " "Verilog HDL Declaration information at echo.v(31): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_effects/echo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_effects/echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo " "Found entity 1: echo" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "distortion.v(68) " "Verilog HDL information at distortion.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529865141703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE distortion.v(19) " "Verilog HDL Declaration information at distortion.v(19): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_effects/distortion.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_effects/distortion.v" { { "Info" "ISGN_ENTITY_NAME" "1 distortion " "Found entity 1: distortion" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE chorus.v(21) " "Verilog HDL Declaration information at chorus.v(21): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "audio_effects/chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/chorus.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_effects/chorus.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_effects/chorus.v" { { "Info" "ISGN_ENTITY_NAME" "1 chorus " "Found entity 1: chorus" {  } { { "audio_effects/chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/chorus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141708 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_TOP.v(818) " "Verilog HDL warning at DE1_TOP.v(818): extended using \"x\" or \"z\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 818 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1529865141711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_TOP.v(851) " "Verilog HDL warning at DE1_TOP.v(851): extended using \"x\" or \"z\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 851 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1529865141711 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_TOP.v(852) " "Verilog HDL warning at DE1_TOP.v(852): extended using \"x\" or \"z\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 852 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1529865141712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_TOP.v(853) " "Verilog HDL warning at DE1_TOP.v(853): extended using \"x\" or \"z\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 853 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1529865141712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tremolo TREMOLO DE1_TOP.v(434) " "Verilog HDL Declaration information at DE1_TOP.v(434): object \"tremolo\" differs only in case from object \"TREMOLO\" in the same scope" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 434 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wahwah WAHWAH DE1_TOP.v(398) " "Verilog HDL Declaration information at DE1_TOP.v(398): object \"wahwah\" differs only in case from object \"WAHWAH\" in the same scope" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 398 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_TOP " "Found entity 1: DE1_TOP" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_core " "Found entity 1: audio_core" {  } { { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "audio_core/altera_up_audio_bit_counter.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_bit_counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "audio_core/altera_up_audio_out_serializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "audio_core/altera_up_clock_edge.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_clock_edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141722 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(157) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections" {  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1529865141724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/audio_core_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/audio_core_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_core_0002 " "Found entity 1: audio_core_0002" {  } { { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 av_config " "Found entity 1: av_config" {  } { { "av_config.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "av_config/altera_up_av_config_serial_bus_controller.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "av_config/altera_up_slow_clock_generator.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141734 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "av_config/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865141736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "av_config/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "av_config/altera_up_av_config_auto_init_dc2.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "av_config/altera_up_av_config_auto_init_d5m.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "av_config/altera_up_av_config_auto_init_lcm.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "av_config/altera_up_av_config_auto_init_ltm.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "av_config/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "av_config/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "av_config/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "av_config/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "av_config/altera_up_av_config_auto_init_ob_audio.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "av_config/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/av_config_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/av_config_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 av_config_0002 " "Found entity 1: av_config_0002" {  } { { "av_config/av_config_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_gen " "Found entity 1: audio_clock_gen" {  } { { "audio_clock_gen.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock_gen/audio_clock_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock_gen/audio_clock_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_gen_0002 " "Found entity 1: audio_clock_gen_0002" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file smart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 smart_ram " "Found entity 1: smart_ram" {  } { { "smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/smart_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_smart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_smart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_smart_ram " "Found entity 1: test_smart_ram" {  } { { "Tests/test_smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_smart_ram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_echo.v 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_echo " "Found entity 1: test_echo" {  } { { "Tests/test_echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_echo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sram.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_0002 " "Found entity 1: sram_0002" {  } { { "sram/sram_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sram/sram_0002.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141777 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test_fpunit.v(67) " "Verilog HDL information at test_fpunit.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "Tests/test_fpunit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_fpunit.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1529865141779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_fpunit.v 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_fpunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fpunit " "Found entity 1: test_fpunit" {  } { { "Tests/test_fpunit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_fpunit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_config_in " "Found entity 1: audio_config_in" {  } { { "audio_config_in.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "audio_config_in/altera_up_av_config_serial_bus_controller.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "audio_config_in/altera_up_slow_clock_generator.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141786 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "audio_config_in/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865141788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "audio_config_in/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "audio_config_in/altera_up_av_config_auto_init_dc2.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "audio_config_in/altera_up_av_config_auto_init_d5m.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "audio_config_in/altera_up_av_config_auto_init_lcm.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "audio_config_in/altera_up_av_config_auto_init_ltm.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "audio_config_in/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "audio_config_in/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "audio_config_in/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "audio_config_in/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "audio_config_in/altera_up_av_config_auto_init_ob_audio.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "audio_config_in/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_config_in/audio_config_in_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_config_in/audio_config_in_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_config_in_0002 " "Found entity 1: audio_config_in_0002" {  } { { "audio_config_in/audio_config_in_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_config_in/audio_config_in_0002.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/distortion.v 1 1 " "Found 1 design units, including 1 entities, in source file tests/distortion.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_distortion " "Found entity 1: test_distortion" {  } { { "Tests/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/distortion.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE vibrato2.v(28) " "Verilog HDL Declaration information at vibrato2.v(28): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "audio_effects/vibrato2.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato2.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DELAY delay vibrato2.v(14) " "Verilog HDL Declaration information at vibrato2.v(14): object \"DELAY\" differs only in case from object \"delay\" in the same scope" {  } { { "audio_effects/vibrato2.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato2.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1529865141821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_effects/vibrato2.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_effects/vibrato2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vibrato_t " "Found entity 1: vibrato_t" {  } { { "audio_effects/vibrato2.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865141821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865141821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ageb fpCompareWrapper.v(23) " "Verilog HDL Implicit Net warning at fpCompareWrapper.v(23): created implicit net for \"ageb\"" {  } { { "floating_arithmetics/fpCompareWrapper.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompareWrapper.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865141821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset test_echo.v(69) " "Verilog HDL Implicit Net warning at test_echo.v(69): created implicit net for \"reset\"" {  } { { "Tests/test_echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_echo.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865141821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_TOP " "Elaborating entity \"DE1_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1529865142221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_right DE1_TOP.v(557) " "Verilog HDL or VHDL warning at DE1_TOP.v(557): object \"data_right\" assigned a value but never read" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_right DE1_TOP.v(564) " "Verilog HDL or VHDL warning at DE1_TOP.v(564): object \"counter_right\" assigned a value but never read" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rising_edge_button1 DE1_TOP.v(862) " "Verilog HDL or VHDL warning at DE1_TOP.v(862): object \"rising_edge_button1\" assigned a value but never read" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 862 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(569) " "Verilog HDL assignment warning at DE1_TOP.v(569): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(612) " "Verilog HDL assignment warning at DE1_TOP.v(612): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(626) " "Verilog HDL assignment warning at DE1_TOP.v(626): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(630) " "Verilog HDL assignment warning at DE1_TOP.v(630): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(638) " "Verilog HDL assignment warning at DE1_TOP.v(638): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(643) " "Verilog HDL assignment warning at DE1_TOP.v(643): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(649) " "Verilog HDL assignment warning at DE1_TOP.v(649): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(652) " "Verilog HDL assignment warning at DE1_TOP.v(652): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(659) " "Verilog HDL assignment warning at DE1_TOP.v(659): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(662) " "Verilog HDL assignment warning at DE1_TOP.v(662): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(669) " "Verilog HDL assignment warning at DE1_TOP.v(669): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(672) " "Verilog HDL assignment warning at DE1_TOP.v(672): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(679) " "Verilog HDL assignment warning at DE1_TOP.v(679): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(682) " "Verilog HDL assignment warning at DE1_TOP.v(682): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142229 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(689) " "Verilog HDL assignment warning at DE1_TOP.v(689): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(692) " "Verilog HDL assignment warning at DE1_TOP.v(692): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(699) " "Verilog HDL assignment warning at DE1_TOP.v(699): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(702) " "Verilog HDL assignment warning at DE1_TOP.v(702): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(727) " "Verilog HDL assignment warning at DE1_TOP.v(727): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE1_TOP.v(737) " "Verilog HDL assignment warning at DE1_TOP.v(737): truncated value with size 32 to match size of target (4)" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..3\] DE1_TOP.v(142) " "Output port \"LEDG\[7..3\]\" at DE1_TOP.v(142) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_TOP.v(149) " "Output port \"DRAM_ADDR\" at DE1_TOP.v(149) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE1_TOP.v(162) " "Output port \"FL_ADDR\" at DE1_TOP.v(162) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_TOP.v(194) " "Output port \"VGA_R\" at DE1_TOP.v(194) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_TOP.v(195) " "Output port \"VGA_G\" at DE1_TOP.v(195) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_TOP.v(196) " "Output port \"VGA_B\" at DE1_TOP.v(196) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE1_TOP.v(145) " "Output port \"UART_TXD\" at DE1_TOP.v(145) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_TOP.v(150) " "Output port \"DRAM_LDQM\" at DE1_TOP.v(150) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_TOP.v(151) " "Output port \"DRAM_UDQM\" at DE1_TOP.v(151) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_TOP.v(152) " "Output port \"DRAM_WE_N\" at DE1_TOP.v(152) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_TOP.v(153) " "Output port \"DRAM_CAS_N\" at DE1_TOP.v(153) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_TOP.v(154) " "Output port \"DRAM_RAS_N\" at DE1_TOP.v(154) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_TOP.v(155) " "Output port \"DRAM_CS_N\" at DE1_TOP.v(155) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE1_TOP.v(156) " "Output port \"DRAM_BA_0\" at DE1_TOP.v(156) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE1_TOP.v(157) " "Output port \"DRAM_BA_1\" at DE1_TOP.v(157) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_TOP.v(158) " "Output port \"DRAM_CLK\" at DE1_TOP.v(158) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_TOP.v(159) " "Output port \"DRAM_CKE\" at DE1_TOP.v(159) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE1_TOP.v(163) " "Output port \"FL_WE_N\" at DE1_TOP.v(163) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE1_TOP.v(164) " "Output port \"FL_RST_N\" at DE1_TOP.v(164) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE1_TOP.v(165) " "Output port \"FL_OE_N\" at DE1_TOP.v(165) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE1_TOP.v(166) " "Output port \"FL_CE_N\" at DE1_TOP.v(166) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE1_TOP.v(179) " "Output port \"SD_CLK\" at DE1_TOP.v(179) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE1_TOP.v(190) " "Output port \"TDO\" at DE1_TOP.v(190) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_TOP.v(192) " "Output port \"VGA_HS\" at DE1_TOP.v(192) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_TOP.v(193) " "Output port \"VGA_VS\" at DE1_TOP.v(193) has no driver" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1529865142230 "|DE1_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpUnit fpUnit:u0 " "Elaborating entity \"fpUnit\" for hierarchy \"fpUnit:u0\"" {  } { { "DE1_TOP.v" "u0" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(73) " "Verilog HDL assignment warning at fpUnit.v(73): truncated value with size 32 to match size of target (1)" {  } { { "floating_arithmetics/fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142234 "|DE1_TOP|fpUnit:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(74) " "Verilog HDL assignment warning at fpUnit.v(74): truncated value with size 32 to match size of target (1)" {  } { { "floating_arithmetics/fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142234 "|DE1_TOP|fpUnit:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(75) " "Verilog HDL assignment warning at fpUnit.v(75): truncated value with size 32 to match size of target (1)" {  } { { "floating_arithmetics/fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142235 "|DE1_TOP|fpUnit:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(76) " "Verilog HDL assignment warning at fpUnit.v(76): truncated value with size 32 to match size of target (1)" {  } { { "floating_arithmetics/fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142235 "|DE1_TOP|fpUnit:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fpUnit.v(77) " "Verilog HDL assignment warning at fpUnit.v(77): truncated value with size 32 to match size of target (1)" {  } { { "floating_arithmetics/fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865142235 "|DE1_TOP|fpUnit:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAddWrapper fpUnit:u0\|fpAddWrapper:fadd " "Elaborating entity \"fpAddWrapper\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\"" {  } { { "floating_arithmetics/fpUnit.v" "fadd" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst " "Elaborating entity \"fpAdd\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\"" {  } { { "floating_arithmetics/fpAddWrapper.v" "fpAdd_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAddWrapper.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altfp_add_sub_etk fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component " "Elaborating entity \"fpAdd_altfp_add_sub_etk\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\"" {  } { { "floating_arithmetics/fpAdd.v" "fpAdd_altfp_add_sub_etk_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altbarrel_shift_h0e fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"fpAdd_altbarrel_shift_h0e\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "floating_arithmetics/fpAdd.v" "lbarrel_shift" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altbarrel_shift_6hb fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"fpAdd_altbarrel_shift_6hb\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "floating_arithmetics/fpAdd.v" "rbarrel_shift" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_qb6 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"fpAdd_altpriority_encoder_qb6\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "floating_arithmetics/fpAdd.v" "leading_zeroes_cnt" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_r08 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"fpAdd_altpriority_encoder_r08\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder7" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_be8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"fpAdd_altpriority_encoder_be8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder10" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_6e8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\|fpAdd_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"fpAdd_altpriority_encoder_6e8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\|fpAdd_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder11" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_3e8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\|fpAdd_altpriority_encoder_6e8:altpriority_encoder11\|fpAdd_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"fpAdd_altpriority_encoder_3e8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_be8:altpriority_encoder10\|fpAdd_altpriority_encoder_6e8:altpriority_encoder11\|fpAdd_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder13" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_bv7 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"fpAdd_altpriority_encoder_bv7\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder9" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_6v7 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\|fpAdd_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"fpAdd_altpriority_encoder_6v7\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\|fpAdd_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder15" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_3v7 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\|fpAdd_altpriority_encoder_6v7:altpriority_encoder15\|fpAdd_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"fpAdd_altpriority_encoder_3v7\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_r08:altpriority_encoder7\|fpAdd_altpriority_encoder_bv7:altpriority_encoder9\|fpAdd_altpriority_encoder_6v7:altpriority_encoder15\|fpAdd_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder17" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_rf8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"fpAdd_altpriority_encoder_rf8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_qb6:leading_zeroes_cnt\|fpAdd_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder8" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_e48 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"fpAdd_altpriority_encoder_e48\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "floating_arithmetics/fpAdd.v" "trailing_zeros_cnt" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_fj8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"fpAdd_altpriority_encoder_fj8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder21" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_vh8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"fpAdd_altpriority_encoder_vh8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder23" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_qh8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\|fpAdd_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"fpAdd_altpriority_encoder_qh8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\|fpAdd_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder25" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_nh8 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\|fpAdd_altpriority_encoder_qh8:altpriority_encoder25\|fpAdd_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"fpAdd_altpriority_encoder_nh8\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_fj8:altpriority_encoder21\|fpAdd_altpriority_encoder_vh8:altpriority_encoder23\|fpAdd_altpriority_encoder_qh8:altpriority_encoder25\|fpAdd_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder27" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_f48 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"fpAdd_altpriority_encoder_f48\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder22" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_v28 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"fpAdd_altpriority_encoder_v28\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder30" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_q28 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\|fpAdd_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"fpAdd_altpriority_encoder_q28\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\|fpAdd_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder32" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpAdd_altpriority_encoder_n28 fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\|fpAdd_altpriority_encoder_q28:altpriority_encoder32\|fpAdd_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"fpAdd_altpriority_encoder_n28\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|fpAdd_altpriority_encoder_e48:trailing_zeros_cnt\|fpAdd_altpriority_encoder_f48:altpriority_encoder22\|fpAdd_altpriority_encoder_v28:altpriority_encoder30\|fpAdd_altpriority_encoder_q28:altpriority_encoder32\|fpAdd_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "floating_arithmetics/fpAdd.v" "altpriority_encoder34" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\"" {  } { { "floating_arithmetics/fpAdd.v" "add_sub1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1827 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142525 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1827 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ore.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ore " "Found entity 1: add_sub_ore" {  } { { "db/add_sub_ore.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_ore.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865142563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865142563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ore fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\|add_sub_ore:auto_generated " "Elaborating entity \"add_sub_ore\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub1\|add_sub_ore:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\"" {  } { { "floating_arithmetics/fpAdd.v" "add_sub3" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1877 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142576 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1877 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lre.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lre.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lre " "Found entity 1: add_sub_lre" {  } { { "db/add_sub_lre.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_lre.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865142614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865142614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lre fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated " "Elaborating entity \"add_sub_lre\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub3\|add_sub_lre:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\"" {  } { { "floating_arithmetics/fpAdd.v" "add_sub4" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1902 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142621 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1902 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqe " "Found entity 1: add_sub_nqe" {  } { { "db/add_sub_nqe.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_nqe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865142658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865142658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqe fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\|add_sub_nqe:auto_generated " "Elaborating entity \"add_sub_nqe\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub4\|add_sub_nqe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\"" {  } { { "floating_arithmetics/fpAdd.v" "add_sub5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1927 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142665 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1927 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l8j " "Found entity 1: add_sub_l8j" {  } { { "db/add_sub_l8j.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_l8j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865142705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865142705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l8j fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\|add_sub_l8j:auto_generated " "Elaborating entity \"add_sub_l8j\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:add_sub5\|add_sub_l8j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "floating_arithmetics/fpAdd.v" "man_2comp_res_lower" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1971 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142718 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1971 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l1j " "Found entity 1: add_sub_l1j" {  } { { "db/add_sub_l1j.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_l1j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865142759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865142759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l1j fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_l1j:auto_generated " "Elaborating entity \"add_sub_l1j\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_l1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "floating_arithmetics/fpAdd.v" "man_2comp_res_upper0" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1989 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142766 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 1989 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qii " "Found entity 1: add_sub_qii" {  } { { "db/add_sub_qii.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_qii.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865142804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865142804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qii fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_qii:auto_generated " "Elaborating entity \"add_sub_qii\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_qii:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "floating_arithmetics/fpAdd.v" "man_2comp_res_upper1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2007 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142813 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2007 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "floating_arithmetics/fpAdd.v" "man_res_rounding_add_sub_lower" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142838 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_taf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_taf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_taf " "Found entity 1: add_sub_taf" {  } { { "db/add_sub_taf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_taf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865142882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865142882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_taf fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_taf:auto_generated " "Elaborating entity \"add_sub_taf\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_taf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "floating_arithmetics/fpAdd.v" "man_res_rounding_add_sub_upper1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142891 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6jf " "Found entity 1: add_sub_6jf" {  } { { "db/add_sub_6jf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_6jf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865142930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865142930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6jf fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_6jf:auto_generated " "Elaborating entity \"add_sub_6jf\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_6jf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "floating_arithmetics/fpAdd.v" "trailing_zeros_limit_comparator" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865142951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142951 ""}  } { { "floating_arithmetics/fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpAdd.v" 2138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865142951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_aag " "Found entity 1: cmpr_aag" {  } { { "db/cmpr_aag.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_aag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865142989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865142989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_aag fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated " "Elaborating entity \"cmpr_aag\" for hierarchy \"fpUnit:u0\|fpAddWrapper:fadd\|fpAdd:fpAdd_inst\|fpAdd_altfp_add_sub_etk:fpAdd_altfp_add_sub_etk_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_aag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMulWrapper fpUnit:u0\|fpMulWrapper:fmul " "Elaborating entity \"fpMulWrapper\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\"" {  } { { "floating_arithmetics/fpUnit.v" "fmul" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865142995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMult fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst " "Elaborating entity \"fpMult\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\"" {  } { { "floating_arithmetics/fpMulWrapper.v" "fpMult_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMulWrapper.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMult_altfp_mult_nbo fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component " "Elaborating entity \"fpMult_altfp_mult_nbo\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\"" {  } { { "floating_arithmetics/fpMult.v" "fpMult_altfp_mult_nbo_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "floating_arithmetics/fpMult.v" "exp_add_adder" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\"" {  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 383 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143012 ""}  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 383 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvd " "Found entity 1: add_sub_pvd" {  } { { "db/add_sub_pvd.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_pvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pvd fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\|add_sub_pvd:auto_generated " "Elaborating entity \"add_sub_pvd\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_add_adder\|add_sub_pvd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "floating_arithmetics/fpMult.v" "exp_adj_adder" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143059 ""}  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gna " "Found entity 1: add_sub_gna" {  } { { "db/add_sub_gna.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_gna.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gna fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\|add_sub_gna:auto_generated " "Elaborating entity \"add_sub_gna\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_adj_adder\|add_sub_gna:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "floating_arithmetics/fpMult.v" "exp_bias_subtr" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 430 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143111 ""}  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 430 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\"" {  } { { "floating_arithmetics/fpMult.v" "man_round_adder" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\"" {  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 456 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143161 ""}  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 456 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pb " "Found entity 1: add_sub_7pb" {  } { { "db/add_sub_7pb.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_7pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pb fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated " "Elaborating entity \"add_sub_7pb\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_add_sub:man_round_adder\|add_sub_7pb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\"" {  } { { "floating_arithmetics/fpMult.v" "man_product2_mult" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\"" {  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 477 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143225 ""}  } { { "floating_arithmetics/fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpMult.v" 477 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_01t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_01t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_01t " "Found entity 1: mult_01t" {  } { { "db/mult_01t.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mult_01t.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_01t fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\|mult_01t:auto_generated " "Elaborating entity \"mult_01t\" for hierarchy \"fpUnit:u0\|fpMulWrapper:fmul\|fpMult:fpMult_inst\|fpMult_altfp_mult_nbo:fpMult_altfp_mult_nbo_component\|lpm_mult:man_product2_mult\|mult_01t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpFloat2IntWrapper fpUnit:u0\|fpFloat2IntWrapper:fti " "Elaborating entity \"fpFloat2IntWrapper\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\"" {  } { { "floating_arithmetics/fpUnit.v" "fti" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpFloat2Int fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst " "Elaborating entity \"fpFloat2Int\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\"" {  } { { "floating_arithmetics/fpFloat2IntWrapper.v" "fpFloat2Int_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2IntWrapper.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpFloat2Int_altfp_convert_fhn fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component " "Elaborating entity \"fpFloat2Int_altfp_convert_fhn\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "fpFloat2Int_altfp_convert_fhn_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpFloat2Int_altbarrel_shift_grf fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|fpFloat2Int_altbarrel_shift_grf:altbarrel_shift6 " "Elaborating entity \"fpFloat2Int_altbarrel_shift_grf\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|fpFloat2Int_altbarrel_shift_grf:altbarrel_shift6\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "altbarrel_shift6" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "add_sub4" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143300 ""}  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8se " "Found entity 1: add_sub_8se" {  } { { "db/add_sub_8se.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_8se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8se fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\|add_sub_8se:auto_generated " "Elaborating entity \"add_sub_8se\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub4\|add_sub_8se:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "add_sub5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 651 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143350 ""}  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 651 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5re.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5re " "Found entity 1: add_sub_5re" {  } { { "db/add_sub_5re.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_5re.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5re fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\|add_sub_5re:auto_generated " "Elaborating entity \"add_sub_5re\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub5\|add_sub_5re:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "add_sub7" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 676 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143399 ""}  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 676 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ebf " "Found entity 1: add_sub_ebf" {  } { { "db/add_sub_ebf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_ebf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ebf fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\|add_sub_ebf:auto_generated " "Elaborating entity \"add_sub_ebf\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub7\|add_sub_ebf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "add_sub8" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 701 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143446 ""}  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 701 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gbf " "Found entity 1: add_sub_gbf" {  } { { "db/add_sub_gbf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_gbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gbf fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\|add_sub_gbf:auto_generated " "Elaborating entity \"add_sub_gbf\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\|add_sub_gbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "add_sub9" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 726 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143495 ""}  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 726 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mse " "Found entity 1: add_sub_mse" {  } { { "db/add_sub_mse.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_mse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mse fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\|add_sub_mse:auto_generated " "Elaborating entity \"add_sub_mse\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_add_sub:add_sub9\|add_sub_mse:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "cmpr1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 752 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143541 ""}  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 752 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nrg " "Found entity 1: cmpr_nrg" {  } { { "db/cmpr_nrg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_nrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nrg fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\|cmpr_nrg:auto_generated " "Elaborating entity \"cmpr_nrg\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr1\|cmpr_nrg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "cmpr2" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143585 ""}  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dhg " "Found entity 1: cmpr_dhg" {  } { { "db/cmpr_dhg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_dhg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dhg fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\|cmpr_dhg:auto_generated " "Elaborating entity \"cmpr_dhg\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr2\|cmpr_dhg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "cmpr3" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3 " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143631 ""}  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_khg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_khg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_khg " "Found entity 1: cmpr_khg" {  } { { "db/cmpr_khg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_khg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_khg fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\|cmpr_khg:auto_generated " "Elaborating entity \"cmpr_khg\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:cmpr3\|cmpr_khg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "max_shift_compare" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\"" {  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 827 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143678 ""}  } { { "floating_arithmetics/fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpFloat2Int.v" 827 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ehg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ehg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ehg " "Found entity 1: cmpr_ehg" {  } { { "db/cmpr_ehg.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_ehg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ehg fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\|cmpr_ehg:auto_generated " "Elaborating entity \"cmpr_ehg\" for hierarchy \"fpUnit:u0\|fpFloat2IntWrapper:fti\|fpFloat2Int:fpFloat2Int_inst\|fpFloat2Int_altfp_convert_fhn:fpFloat2Int_altfp_convert_fhn_component\|lpm_compare:max_shift_compare\|cmpr_ehg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2FloatWrapper fpUnit:u0\|fpInt2FloatWrapper:i2f " "Elaborating entity \"fpInt2FloatWrapper\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\"" {  } { { "floating_arithmetics/fpUnit.v" "i2f" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst " "Elaborating entity \"fpInt2Float\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\"" {  } { { "floating_arithmetics/fpInt2FloatWrapper.v" "fpInt2Float_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2FloatWrapper.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altfp_convert_fhn fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component " "Elaborating entity \"fpInt2Float_altfp_convert_fhn\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\"" {  } { { "floating_arithmetics/fpInt2Float.v" "fpInt2Float_altfp_convert_fhn_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altbarrel_shift_brf fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altbarrel_shift_brf:altbarrel_shift5 " "Elaborating entity \"fpInt2Float_altbarrel_shift_brf\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altbarrel_shift_brf:altbarrel_shift5\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altbarrel_shift5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_qb6 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"fpInt2Float_altpriority_encoder_qb6\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altpriority_encoder2" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_rf8 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"fpInt2Float_altpriority_encoder_rf8\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altpriority_encoder10" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_be8 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"fpInt2Float_altpriority_encoder_be8\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altpriority_encoder11" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_6e8 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\|fpInt2Float_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"fpInt2Float_altpriority_encoder_6e8\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\|fpInt2Float_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altpriority_encoder13" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_3e8 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\|fpInt2Float_altpriority_encoder_6e8:altpriority_encoder13\|fpInt2Float_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"fpInt2Float_altpriority_encoder_3e8\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_rf8:altpriority_encoder10\|fpInt2Float_altpriority_encoder_be8:altpriority_encoder11\|fpInt2Float_altpriority_encoder_6e8:altpriority_encoder13\|fpInt2Float_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altpriority_encoder15" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_r08 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"fpInt2Float_altpriority_encoder_r08\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altpriority_encoder9" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_bv7 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"fpInt2Float_altpriority_encoder_bv7\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altpriority_encoder17" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_6v7 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\|fpInt2Float_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"fpInt2Float_altpriority_encoder_6v7\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\|fpInt2Float_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altpriority_encoder19" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpInt2Float_altpriority_encoder_3v7 fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\|fpInt2Float_altpriority_encoder_6v7:altpriority_encoder19\|fpInt2Float_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"fpInt2Float_altpriority_encoder_3v7\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|fpInt2Float_altpriority_encoder_qb6:altpriority_encoder2\|fpInt2Float_altpriority_encoder_r08:altpriority_encoder9\|fpInt2Float_altpriority_encoder_bv7:altpriority_encoder17\|fpInt2Float_altpriority_encoder_6v7:altpriority_encoder19\|fpInt2Float_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "floating_arithmetics/fpInt2Float.v" "altpriority_encoder21" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\"" {  } { { "floating_arithmetics/fpInt2Float.v" "add_sub1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\"" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 658 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143862 ""}  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 658 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jse " "Found entity 1: add_sub_jse" {  } { { "db/add_sub_jse.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_jse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jse fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\|add_sub_jse:auto_generated " "Elaborating entity \"add_sub_jse\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub1\|add_sub_jse:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\"" {  } { { "floating_arithmetics/fpInt2Float.v" "add_sub6" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\"" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143915 ""}  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dbf " "Found entity 1: add_sub_dbf" {  } { { "db/add_sub_dbf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_dbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865143953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865143953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dbf fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\|add_sub_dbf:auto_generated " "Elaborating entity \"add_sub_dbf\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub6\|add_sub_dbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\"" {  } { { "floating_arithmetics/fpInt2Float.v" "add_sub8" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\"" {  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 758 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865143969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865143969 ""}  } { { "floating_arithmetics/fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpInt2Float.v" 758 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865143969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7re.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7re " "Found entity 1: add_sub_7re" {  } { { "db/add_sub_7re.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_7re.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865144006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865144006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7re fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\|add_sub_7re:auto_generated " "Elaborating entity \"add_sub_7re\" for hierarchy \"fpUnit:u0\|fpInt2FloatWrapper:i2f\|fpInt2Float:fpInt2Float_inst\|fpInt2Float_altfp_convert_fhn:fpInt2Float_altfp_convert_fhn_component\|lpm_add_sub:add_sub8\|add_sub_7re:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareWrapper fpUnit:u0\|fpCompareWrapper:fcmp " "Elaborating entity \"fpCompareWrapper\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\"" {  } { { "floating_arithmetics/fpUnit.v" "fcmp" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpUnit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompare fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst " "Elaborating entity \"fpCompare\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\"" {  } { { "floating_arithmetics/fpCompareWrapper.v" "fpCompare_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompareWrapper.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompare_altfp_compare_eld fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component " "Elaborating entity \"fpCompare_altfp_compare_eld\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\"" {  } { { "floating_arithmetics/fpCompare.v" "fpCompare_altfp_compare_eld_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompare.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\"" {  } { { "floating_arithmetics/fpCompare.v" "cmpr1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompare.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\"" {  } { { "floating_arithmetics/fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompare.v" 289 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865144032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144032 ""}  } { { "floating_arithmetics/fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompare.v" 289 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865144032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_saj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_saj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_saj " "Found entity 1: cmpr_saj" {  } { { "db/cmpr_saj.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_saj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865144070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865144070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_saj fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\|cmpr_saj:auto_generated " "Elaborating entity \"cmpr_saj\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr1\|cmpr_saj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\"" {  } { { "floating_arithmetics/fpCompare.v" "cmpr4" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompare.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\"" {  } { { "floating_arithmetics/fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompare.v" 343 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865144087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144087 ""}  } { { "floating_arithmetics/fpCompare.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/fpCompare.v" 343 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865144087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_raj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_raj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_raj " "Found entity 1: cmpr_raj" {  } { { "db/cmpr_raj.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_raj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865144127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865144127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_raj fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\|cmpr_raj:auto_generated " "Elaborating entity \"cmpr_raj\" for hierarchy \"fpUnit:u0\|fpCompareWrapper:fcmp\|fpCompare:fpCompare_inst\|fpCompare_altfp_compare_eld:fpCompare_altfp_compare_eld_component\|lpm_compare:cmpr4\|cmpr_raj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sin:iSinus " "Elaborating entity \"sin\" for hierarchy \"sin:iSinus\"" {  } { { "DE1_TOP.v" "iSinus" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus sin:iSinus\|sinus:s " "Elaborating entity \"sinus\" for hierarchy \"sin:iSinus\|sinus:s\"" {  } { { "floating_arithmetics/sin.v" "s" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sin.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cue sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component " "Elaborating entity \"sinus_altfp_sincos_cue\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\"" {  } { { "floating_arithmetics/sinus.v" "sinus_altfp_sincos_cue_component" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_m_a8e sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m " "Elaborating entity \"sinus_altfp_sincos_cordic_m_a8e\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\"" {  } { { "floating_arithmetics/sinus.v" "ccc_cordic_m" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_08b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_08b:cata_0_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_08b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_08b:cata_0_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_0_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_h9b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_h9b:cata_10_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_h9b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_h9b:cata_10_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_10_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_i9b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_i9b:cata_11_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_i9b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_i9b:cata_11_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_11_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_j9b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_j9b:cata_12_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_j9b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_j9b:cata_12_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_12_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_k9b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_k9b:cata_13_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_k9b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_k9b:cata_13_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_13_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_18b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_18b:cata_1_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_18b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_18b:cata_1_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_1_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_28b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_28b:cata_2_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_28b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_28b:cata_2_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_2_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_38b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_38b:cata_3_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_38b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_38b:cata_3_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_3_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_48b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_48b:cata_4_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_48b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_48b:cata_4_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_4_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_58b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_58b:cata_5_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_58b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_58b:cata_5_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_5_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_68b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_68b:cata_6_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_68b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_68b:cata_6_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_6_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_78b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_78b:cata_7_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_78b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_78b:cata_7_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_7_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_88b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_88b:cata_8_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_88b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_88b:cata_8_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_8_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_atan_98b sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_98b:cata_9_cordic_atan " "Elaborating entity \"sinus_altfp_sincos_cordic_atan_98b\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_atan_98b:cata_9_cordic_atan\"" {  } { { "floating_arithmetics/sinus.v" "cata_9_cordic_atan" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_cordic_start_339 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs " "Elaborating entity \"sinus_altfp_sincos_cordic_start_339\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\"" {  } { { "floating_arithmetics/sinus.v" "cxs" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1 " "Elaborating entity \"lpm_mux\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\"" {  } { { "floating_arithmetics/sinus.v" "mux1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865144242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144242 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865144242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3qc " "Found entity 1: mux_3qc" {  } { { "db/mux_3qc.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mux_3qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865144298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865144298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3qc sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\|mux_3qc:auto_generated " "Elaborating entity \"mux_3qc\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|sinus_altfp_sincos_cordic_start_339:cxs\|lpm_mux:mux1\|mux_3qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\"" {  } { { "floating_arithmetics/sinus.v" "sincos_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 1513 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865144316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144316 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 1513 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865144316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ef " "Found entity 1: add_sub_2ef" {  } { { "db/add_sub_2ef.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_2ef.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865144355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865144355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2ef sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\|add_sub_2ef:auto_generated " "Elaborating entity \"add_sub_2ef\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:sincos_add\|add_sub_2ef:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\"" {  } { { "floating_arithmetics/sinus.v" "y_pipeff1_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 1838 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865144434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144435 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 1838 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865144435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_83f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_83f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_83f " "Found entity 1: add_sub_83f" {  } { { "db/add_sub_83f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_83f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865144475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865144475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_83f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\|add_sub_83f:auto_generated " "Elaborating entity \"add_sub_83f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\|add_sub_83f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\"" {  } { { "floating_arithmetics/sinus.v" "z_pipeff1_sub" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865144551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 34 " "Parameter \"lpm_width\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144551 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865144551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_94f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_94f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_94f " "Found entity 1: add_sub_94f" {  } { { "db/add_sub_94f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_94f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865144592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865144592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_94f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\|add_sub_94f:auto_generated " "Elaborating entity \"add_sub_94f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\|add_sub_94f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx " "Elaborating entity \"lpm_mult\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\"" {  } { { "floating_arithmetics/sinus.v" "cmx" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2485 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865144665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 34 " "Parameter \"lpm_widthb\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 68 " "Parameter \"lpm_widthp\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144666 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2485 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865144666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_feo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_feo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_feo " "Found entity 1: mult_feo" {  } { { "db/mult_feo.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mult_feo.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865144714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865144714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_feo sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\|mult_feo:auto_generated " "Elaborating entity \"mult_feo\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_cordic_m_a8e:ccc_cordic_m\|lpm_mult:cmx\|mult_feo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_range_79c sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1 " "Elaborating entity \"sinus_altfp_sincos_range_79c\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\"" {  } { { "floating_arithmetics/sinus.v" "crr_fp_range1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altfp_sincos_srrt_gra sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1 " "Elaborating entity \"sinus_altfp_sincos_srrt_gra\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\"" {  } { { "floating_arithmetics/sinus.v" "fp_range_table1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2 " "Elaborating entity \"lpm_mux\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\"" {  } { { "floating_arithmetics/sinus.v" "mux2" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2747 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865144790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 256 " "Parameter \"lpm_size\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 100 " "Parameter \"lpm_width\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 8 " "Parameter \"lpm_widths\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865144790 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2747 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865144790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ctc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ctc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ctc " "Found entity 1: mux_ctc" {  } { { "db/mux_ctc.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mux_ctc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865146088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865146088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ctc sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\|mux_ctc:auto_generated " "Elaborating entity \"mux_ctc\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altfp_sincos_srrt_gra:fp_range_table1\|lpm_mux:mux2\|mux_ctc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_qb6 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23 " "Elaborating entity \"sinus_altpriority_encoder_qb6\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\"" {  } { { "floating_arithmetics/sinus.v" "clz23" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_r08 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3 " "Elaborating entity \"sinus_altpriority_encoder_r08\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder3" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_bv7 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5 " "Elaborating entity \"sinus_altpriority_encoder_bv7\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_6v7 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7 " "Elaborating entity \"sinus_altpriority_encoder_6v7\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder7" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_3e8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\|sinus_altpriority_encoder_3e8:altpriority_encoder10 " "Elaborating entity \"sinus_altpriority_encoder_3e8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\|sinus_altpriority_encoder_3e8:altpriority_encoder10\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder10" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_3v7 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\|sinus_altpriority_encoder_3v7:altpriority_encoder9 " "Elaborating entity \"sinus_altpriority_encoder_3v7\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6v7:altpriority_encoder7\|sinus_altpriority_encoder_3v7:altpriority_encoder9\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder9" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_6e8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6e8:altpriority_encoder8 " "Elaborating entity \"sinus_altpriority_encoder_6e8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_bv7:altpriority_encoder5\|sinus_altpriority_encoder_6e8:altpriority_encoder8\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder8" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_be8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_be8:altpriority_encoder6 " "Elaborating entity \"sinus_altpriority_encoder_be8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_r08:altpriority_encoder3\|sinus_altpriority_encoder_be8:altpriority_encoder6\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder6" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_rf8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_rf8:altpriority_encoder4 " "Elaborating entity \"sinus_altpriority_encoder_rf8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|sinus_altpriority_encoder_qb6:clz23\|sinus_altpriority_encoder_rf8:altpriority_encoder4\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder4" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\"" {  } { { "floating_arithmetics/sinus.v" "circle_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3362 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865146894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146894 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3362 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865146894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b3f " "Found entity 1: add_sub_b3f" {  } { { "db/add_sub_b3f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_b3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865146934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865146934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b3f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\|add_sub_b3f:auto_generated " "Elaborating entity \"add_sub_b3f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:circle_add\|add_sub_b3f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\"" {  } { { "floating_arithmetics/sinus.v" "exponent_adjust_sub" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3387 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865146945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146945 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3387 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865146945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r2f " "Found entity 1: add_sub_r2f" {  } { { "db/add_sub_r2f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_r2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865146986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865146986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r2f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\|add_sub_r2f:auto_generated " "Elaborating entity \"add_sub_r2f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\|add_sub_r2f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\"" {  } { { "floating_arithmetics/sinus.v" "negbasedractiondel_sub" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3412 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865146998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865146998 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3412 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865146998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgf " "Found entity 1: add_sub_lgf" {  } { { "db/add_sub_lgf.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_lgf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lgf sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\|add_sub_lgf:auto_generated " "Elaborating entity \"add_sub_lgf\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\|add_sub_lgf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\"" {  } { { "floating_arithmetics/sinus.v" "negcircle_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3437 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147051 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3437 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ef " "Found entity 1: add_sub_5ef" {  } { { "db/add_sub_5ef.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_5ef.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ef sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\|add_sub_5ef:auto_generated " "Elaborating entity \"add_sub_5ef\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negcircle_add\|add_sub_5ef:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\"" {  } { { "floating_arithmetics/sinus.v" "negrangeexponent_sub5" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3487 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147110 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3487 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q1f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q1f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q1f " "Found entity 1: add_sub_q1f" {  } { { "db/add_sub_q1f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_q1f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q1f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\|add_sub_q1f:auto_generated " "Elaborating entity \"add_sub_q1f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\|add_sub_q1f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin " "Elaborating entity \"lpm_clshift\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\"" {  } { { "floating_arithmetics/sinus.v" "csftin" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3561 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147181 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3561 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_qc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_qc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_qc9 " "Found entity 1: lpm_clshift_qc9" {  } { { "db/lpm_clshift_qc9.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/lpm_clshift_qc9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_qc9 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\|lpm_clshift_qc9:auto_generated " "Elaborating entity \"lpm_clshift_qc9\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:csftin\|lpm_clshift_qc9:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78 " "Elaborating entity \"lpm_clshift\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\"" {  } { { "floating_arithmetics/sinus.v" "fp_lsft_rsft78" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3576 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 78 " "Parameter \"lpm_width\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 7 " "Parameter \"lpm_widthdist\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147202 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3576 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_e9d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_e9d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_e9d " "Found entity 1: lpm_clshift_e9d" {  } { { "db/lpm_clshift_e9d.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/lpm_clshift_e9d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_e9d sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\|lpm_clshift_e9d:auto_generated " "Elaborating entity \"lpm_clshift_e9d\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\|lpm_clshift_e9d:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56 " "Elaborating entity \"lpm_mult\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\"" {  } { { "floating_arithmetics/sinus.v" "mult23x56" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56 " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56 " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 4 " "Parameter \"lpm_pipeline\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 23 " "Parameter \"lpm_widtha\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 56 " "Parameter \"lpm_widthb\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 79 " "Parameter \"lpm_widthp\" = \"79\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147234 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nlo " "Found entity 1: mult_nlo" {  } { { "db/mult_nlo.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mult_nlo.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_nlo sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\|mult_nlo:auto_generated " "Elaborating entity \"mult_nlo\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altfp_sincos_range_79c:crr_fp_range1\|lpm_mult:mult23x56\|mult_nlo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_0c6 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz " "Elaborating entity \"sinus_altpriority_encoder_0c6\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\"" {  } { { "floating_arithmetics/sinus.v" "clz" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_q08 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\|sinus_altpriority_encoder_q08:altpriority_encoder17 " "Elaborating entity \"sinus_altpriority_encoder_q08\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\|sinus_altpriority_encoder_q08:altpriority_encoder17\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder17" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinus_altpriority_encoder_qf8 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\|sinus_altpriority_encoder_qf8:altpriority_encoder18 " "Elaborating entity \"sinus_altpriority_encoder_qf8\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|sinus_altpriority_encoder_0c6:clz\|sinus_altpriority_encoder_qf8:altpriority_encoder18\"" {  } { { "floating_arithmetics/sinus.v" "altpriority_encoder18" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 3725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\"" {  } { { "floating_arithmetics/sinus.v" "exponentnorm_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147530 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p1f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p1f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p1f " "Found entity 1: add_sub_p1f" {  } { { "db/add_sub_p1f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_p1f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p1f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\|add_sub_p1f:auto_generated " "Elaborating entity \"add_sub_p1f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnorm_add\|add_sub_p1f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\"" {  } { { "floating_arithmetics/sinus.v" "exponentnormmode_sub" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147582 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q2f " "Found entity 1: add_sub_q2f" {  } { { "db/add_sub_q2f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q2f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\|add_sub_q2f:auto_generated " "Elaborating entity \"add_sub_q2f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:exponentnormmode_sub\|add_sub_q2f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\"" {  } { { "floating_arithmetics/sinus.v" "mantissanorm_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4289 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147643 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4289 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_63f " "Found entity 1: add_sub_63f" {  } { { "db/add_sub_63f.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_63f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_63f sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\|add_sub_63f:auto_generated " "Elaborating entity \"add_sub_63f\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:mantissanorm_add\|add_sub_63f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\"" {  } { { "floating_arithmetics/sinus.v" "quadrantsum_add" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4314 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147694 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4314 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ef " "Found entity 1: add_sub_4ef" {  } { { "db/add_sub_4ef.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/add_sub_4ef.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ef sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\|add_sub_4ef:auto_generated " "Elaborating entity \"add_sub_4ef\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_add_sub:quadrantsum_add\|add_sub_4ef:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft " "Elaborating entity \"lpm_clshift\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\"" {  } { { "floating_arithmetics/sinus.v" "sft" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4338 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 6 " "Parameter \"lpm_widthdist\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147742 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4338 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vc9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vc9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vc9 " "Found entity 1: lpm_clshift_vc9" {  } { { "db/lpm_clshift_vc9.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/lpm_clshift_vc9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vc9 sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\|lpm_clshift_vc9:auto_generated " "Elaborating entity \"lpm_clshift_vc9\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_clshift:sft\|lpm_clshift_vc9:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul " "Elaborating entity \"lpm_mult\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\"" {  } { { "floating_arithmetics/sinus.v" "cmul" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul " "Elaborated megafunction instantiation \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\"" {  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4359 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul " "Instantiated megafunction \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 36 " "Parameter \"lpm_widtha\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 36 " "Parameter \"lpm_widthb\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147764 ""}  } { { "floating_arithmetics/sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/floating_arithmetics/sinus.v" 4359 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d7o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d7o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d7o " "Found entity 1: mult_d7o" {  } { { "db/mult_d7o.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/mult_d7o.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_d7o sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\|mult_d7o:auto_generated " "Elaborating entity \"mult_d7o\" for hierarchy \"sin:iSinus\|sinus:s\|sinus_altfp_sincos_cue:sinus_altfp_sincos_cue_component\|lpm_mult:cmul\|mult_d7o:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smart_ram smart_ram:smv1 " "Elaborating entity \"smart_ram\" for hierarchy \"smart_ram:smv1\"" {  } { { "DE1_TOP.v" "smv1" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_calculated smart_ram.v(159) " "Verilog HDL or VHDL warning at smart_ram.v(159): object \"address_calculated\" assigned a value but never read" {  } { { "smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/smart_ram.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865147819 "|DE1_TOP|smart_ram:smv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 smart_ram.v(113) " "Verilog HDL assignment warning at smart_ram.v(113): truncated value with size 32 to match size of target (18)" {  } { { "smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/smart_ram.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865147819 "|DE1_TOP|smart_ram:smv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram smart_ram:smv1\|sram:r " "Elaborating entity \"sram\" for hierarchy \"smart_ram:smv1\|sram:r\"" {  } { { "smart_ram.v" "r" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/smart_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_0002 smart_ram:smv1\|sram:r\|sram_0002:sram_inst " "Elaborating entity \"sram_0002\" for hierarchy \"smart_ram:smv1\|sram:r\|sram_0002:sram_inst\"" {  } { { "sram.v" "sram_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sram.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_core audio_core:ac " "Elaborating entity \"audio_core\" for hierarchy \"audio_core:ac\"" {  } { { "DE1_TOP.v" "ac" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_core_0002 audio_core:ac\|audio_core_0002:audio_core_inst " "Elaborating entity \"audio_core_0002\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\"" {  } { { "audio_core.v" "audio_core_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "audio_core/audio_core_0002.v" "Bit_Clock_Edges" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "audio_core/audio_core_0002.v" "Audio_In_Deserializer" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "audio_core/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "audio_core/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio_core/altera_up_sync_fifo.v" "Sync_FIFO" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147887 ""}  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865147887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7041 " "Found entity 1: scfifo_7041" {  } { { "db/scfifo_7041.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7041 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated " "Elaborating entity \"scfifo_7041\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_qn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qn31 " "Found entity 1: a_dpfifo_qn31" {  } { { "db/a_dpfifo_qn31.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qn31 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo " "Elaborating entity \"a_dpfifo_qn31\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\"" {  } { { "db/scfifo_7041.tdf" "dpfifo" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/scfifo_7041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vc81 " "Found entity 1: altsyncram_vc81" {  } { { "db/altsyncram_vc81.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/altsyncram_vc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865147988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865147988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vc81 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram " "Elaborating entity \"altsyncram_vc81\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\"" {  } { { "db/a_dpfifo_qn31.tdf" "FIFOram" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865147990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865148031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865148031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_qn31.tdf" "almost_full_comparer" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_qn31.tdf" "three_comparison" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865148078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865148078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_qn31.tdf" "rd_ptr_msb" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865148122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865148122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_qn31.tdf" "usedw_counter" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1529865148165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1529865148165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_qn31.tdf" "wr_ptr" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/db/a_dpfifo_qn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"audio_core:ac\|audio_core_0002:audio_core_inst\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "audio_core/audio_core_0002.v" "Audio_Out_Serializer" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_config av_config:avconfig " "Elaborating entity \"av_config\" for hierarchy \"av_config:avconfig\"" {  } { { "DE1_TOP.v" "avconfig" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_config_0002 av_config:avconfig\|av_config_0002:av_config_inst " "Elaborating entity \"av_config_0002\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\"" {  } { { "av_config.v" "av_config_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "av_config/av_config_0002.v" "AV_Config_Auto_Init" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(156) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (6)" {  } { { "av_config/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148356 "|DE1_TOP|av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_auto_init_ob_audio:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_auto_init_ob_audio:Auto_Init_OB_Devices_ROM\"" {  } { { "av_config/av_config_0002.v" "Auto_Init_OB_Devices_ROM" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "av_config/av_config_0002.v" "Serial_Bus_Controller" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(260) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (5)" {  } { { "av_config/altera_up_av_config_serial_bus_controller.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148362 "|DE1_TOP|av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"av_config:avconfig\|av_config_0002:av_config_inst\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "av_config/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "av_config/altera_up_slow_clock_generator.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148365 "|DE1_TOP|av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock_gen audio_clock_gen:gen " "Elaborating entity \"audio_clock_gen\" for hierarchy \"audio_clock_gen:gen\"" {  } { { "DE1_TOP.v" "gen" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock_gen_0002 audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst " "Elaborating entity \"audio_clock_gen_0002\" for hierarchy \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\"" {  } { { "audio_clock_gen.v" "audio_clock_gen_inst" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148369 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_in_clk audio_clock_gen_0002.v(104) " "Verilog HDL or VHDL warning at audio_clock_gen_0002.v(104): object \"video_in_clk\" assigned a value but never read" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865148370 "|DE1_TOP|audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK audio_clock_gen_0002.v(105) " "Verilog HDL or VHDL warning at audio_clock_gen_0002.v(105): object \"VGA_CLK\" assigned a value but never read" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865148370 "|DE1_TOP|audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System\"" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "DE_Clock_Generator_System" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System\"" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 172 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865148403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148404 ""}  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 172 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865148404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\"" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "DE_Clock_Generator_Audio" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\"" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"audio_clock_gen:gen\|audio_clock_gen_0002:audio_clock_gen_inst\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 31 " "Parameter \"clk1_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148423 ""}  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1529865148423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distortion distortion:distt " "Elaborating entity \"distortion\" for hierarchy \"distortion:distt\"" {  } { { "DE1_TOP.v" "distt" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 distortion.v(73) " "Verilog HDL assignment warning at distortion.v(73): truncated value with size 32 to match size of target (2)" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148429 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 distortion.v(84) " "Verilog HDL assignment warning at distortion.v(84): truncated value with size 32 to match size of target (16)" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 distortion.v(87) " "Verilog HDL assignment warning at distortion.v(87): truncated value with size 32 to match size of target (16)" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 distortion.v(90) " "Verilog HDL assignment warning at distortion.v(90): truncated value with size 32 to match size of target (16)" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 distortion.v(93) " "Verilog HDL assignment warning at distortion.v(93): truncated value with size 32 to match size of target (16)" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "distortion.v(80) " "Verilog HDL Case Statement warning at distortion.v(80): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 80 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "distortion.v(80) " "Verilog HDL Case Statement warning at distortion.v(80): incomplete case statement has no default case item" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in_helper distortion.v(68) " "Verilog HDL Always Construct warning at distortion.v(68): inferring latch(es) for variable \"data_in_helper\", which holds its previous value in one or more paths through the always construct" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gains.data_a 0 distortion.v(37) " "Net \"gains.data_a\" at distortion.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gains.waddr_a 0 distortion.v(37) " "Net \"gains.waddr_a\" at distortion.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gains.we_a 0 distortion.v(37) " "Net \"gains.we_a\" at distortion.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/distortion.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/distortion.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148430 "|DE1_TOP|distortion:distt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wah_wah wah_wah:wahwah " "Elaborating entity \"wah_wah\" for hierarchy \"wah_wah:wahwah\"" {  } { { "DE1_TOP.v" "wahwah" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmp_result wah_wah.v(113) " "Verilog HDL or VHDL warning at wah_wah.v(113): object \"cmp_result\" assigned a value but never read" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(142) " "Verilog HDL Case Statement warning at wah_wah.v(142): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 142 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(165) " "Verilog HDL Case Statement warning at wah_wah.v(165): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 165 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(178) " "Verilog HDL Case Statement warning at wah_wah.v(178): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 178 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wah_wah.v(178) " "Verilog HDL Case Statement information at wah_wah.v(178): all case item expressions in this case statement are onehot" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(188) " "Verilog HDL Case Statement warning at wah_wah.v(188): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 188 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wah_wah.v(188) " "Verilog HDL Case Statement information at wah_wah.v(188): all case item expressions in this case statement are onehot" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(201) " "Verilog HDL Case Statement warning at wah_wah.v(201): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 201 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(140) " "Verilog HDL Case Statement warning at wah_wah.v(140): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 140 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(236) " "Verilog HDL Case Statement warning at wah_wah.v(236): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 236 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(256) " "Verilog HDL Case Statement warning at wah_wah.v(256): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 256 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(271) " "Verilog HDL Case Statement warning at wah_wah.v(271): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 271 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wah_wah.v(271) " "Verilog HDL Case Statement information at wah_wah.v(271): all case item expressions in this case statement are onehot" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 271 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(286) " "Verilog HDL Case Statement warning at wah_wah.v(286): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 286 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wah_wah.v(286) " "Verilog HDL Case Statement information at wah_wah.v(286): all case item expressions in this case statement are onehot" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 286 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1529865148440 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(306) " "Verilog HDL Case Statement warning at wah_wah.v(306): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 306 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148441 "|DE1_TOP|wah_wah:wahwah"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "wah_wah.v(228) " "Verilog HDL Case Statement warning at wah_wah.v(228): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/wah_wah.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/wah_wah.v" 228 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148441 "|DE1_TOP|wah_wah:wahwah"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tremolo tremolo:tremolo " "Elaborating entity \"tremolo\" for hierarchy \"tremolo:tremolo\"" {  } { { "DE1_TOP.v" "tremolo" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148443 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(127) " "Verilog HDL Case Statement warning at tremolo.v(127): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 127 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148449 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(159) " "Verilog HDL Case Statement warning at tremolo.v(159): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 159 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148449 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(125) " "Verilog HDL Case Statement warning at tremolo.v(125): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 125 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148449 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(188) " "Verilog HDL Case Statement warning at tremolo.v(188): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 188 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148449 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tremolo.v(188) " "Verilog HDL Case Statement warning at tremolo.v(188): incomplete case statement has no default case item" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 188 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1529865148449 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(217) " "Verilog HDL Case Statement warning at tremolo.v(217): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 217 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148449 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tremolo.v(217) " "Verilog HDL Case Statement warning at tremolo.v(217): incomplete case statement has no default case item" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 217 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1529865148449 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tremolo.v(186) " "Verilog HDL Case Statement warning at tremolo.v(186): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 186 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148449 "|DE1_TOP|tremolo:tremolo"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tremolo.v(186) " "Verilog HDL Case Statement warning at tremolo.v(186): incomplete case statement has no default case item" {  } { { "audio_effects/tremolo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/tremolo.v" 186 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1529865148449 "|DE1_TOP|tremolo:tremolo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chorus chorus:ch " "Elaborating entity \"chorus\" for hierarchy \"chorus:ch\"" {  } { { "DE1_TOP.v" "ch" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 chorus.v(26) " "Verilog HDL assignment warning at chorus.v(26): truncated value with size 32 to match size of target (18)" {  } { { "audio_effects/chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/chorus.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148453 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 chorus.v(65) " "Verilog HDL assignment warning at chorus.v(65): truncated value with size 32 to match size of target (4)" {  } { { "audio_effects/chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/chorus.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148453 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 chorus.v(66) " "Verilog HDL assignment warning at chorus.v(66): truncated value with size 32 to match size of target (4)" {  } { { "audio_effects/chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/chorus.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148453 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 chorus.v(67) " "Verilog HDL assignment warning at chorus.v(67): truncated value with size 32 to match size of target (4)" {  } { { "audio_effects/chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/chorus.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148453 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "delays.data_a 0 chorus.v(44) " "Net \"delays.data_a\" at chorus.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/chorus.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148453 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "delays.waddr_a 0 chorus.v(44) " "Net \"delays.waddr_a\" at chorus.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/chorus.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148453 "|DE1_TOP|chorus:ch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "delays.we_a 0 chorus.v(44) " "Net \"delays.we_a\" at chorus.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/chorus.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148453 "|DE1_TOP|chorus:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vibrato vibrato:vib " "Elaborating entity \"vibrato\" for hierarchy \"vibrato:vib\"" {  } { { "DE1_TOP.v" "vib" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148455 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(167) " "Verilog HDL Case Statement warning at vibrato.v(167): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 167 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(201) " "Verilog HDL Case Statement warning at vibrato.v(201): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 201 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vibrato.v(48) " "Verilog HDL assignment warning at vibrato.v(48): truncated value with size 32 to match size of target (18)" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(234) " "Verilog HDL Case Statement warning at vibrato.v(234): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 234 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(164) " "Verilog HDL Case Statement warning at vibrato.v(164): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 164 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(300) " "Verilog HDL Case Statement warning at vibrato.v(300): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 300 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vibrato.v(300) " "Verilog HDL Case Statement warning at vibrato.v(300): incomplete case statement has no default case item" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 300 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(332) " "Verilog HDL Case Statement warning at vibrato.v(332): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 332 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vibrato.v(332) " "Verilog HDL Case Statement warning at vibrato.v(332): incomplete case statement has no default case item" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(354) " "Verilog HDL Case Statement warning at vibrato.v(354): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 354 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vibrato.v(354) " "Verilog HDL Case Statement warning at vibrato.v(354): incomplete case statement has no default case item" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 354 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vibrato.v(297) " "Verilog HDL Case Statement warning at vibrato.v(297): can't check case statement for completeness because the case expression has too many possible states" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 297 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "vibrato.v(297) " "Verilog HDL Case Statement warning at vibrato.v(297): incomplete case statement has no default case item" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 297 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "modfreqs.data_a 0 vibrato.v(96) " "Net \"modfreqs.data_a\" at vibrato.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "modfreqs.waddr_a 0 vibrato.v(96) " "Net \"modfreqs.waddr_a\" at vibrato.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "modfreqs.we_a 0 vibrato.v(96) " "Net \"modfreqs.we_a\" at vibrato.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/vibrato.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148464 "|DE1_TOP|vibrato:vib"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo echo:ech " "Elaborating entity \"echo\" for hierarchy \"echo:ech\"" {  } { { "DE1_TOP.v" "ech" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sram_data_helper echo.v(36) " "Verilog HDL or VHDL warning at echo.v(36): object \"sram_data_helper\" assigned a value but never read" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865148468 "|DE1_TOP|echo:ech"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 echo.v(93) " "Verilog HDL assignment warning at echo.v(93): truncated value with size 32 to match size of target (3)" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148468 "|DE1_TOP|echo:ech"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 echo.v(98) " "Verilog HDL assignment warning at echo.v(98): truncated value with size 32 to match size of target (2)" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148468 "|DE1_TOP|echo:ech"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 echo.v(77) " "Verilog HDL assignment warning at echo.v(77): truncated value with size 32 to match size of target (18)" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148468 "|DE1_TOP|echo:ech"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 echo.v(112) " "Verilog HDL assignment warning at echo.v(112): truncated value with size 32 to match size of target (16)" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148468 "|DE1_TOP|echo:ech"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gain_option_counter_next echo.v(82) " "Verilog HDL Always Construct warning at echo.v(82): inferring latch(es) for variable \"gain_option_counter_next\", which holds its previous value in one or more paths through the always construct" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1529865148468 "|DE1_TOP|echo:ech"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "offsets.data_a 0 echo.v(43) " "Net \"offsets.data_a\" at echo.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148468 "|DE1_TOP|echo:ech"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "offsets.waddr_a 0 echo.v(43) " "Net \"offsets.waddr_a\" at echo.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148468 "|DE1_TOP|echo:ech"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "offsets.we_a 0 echo.v(43) " "Net \"offsets.we_a\" at echo.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "audio_effects/echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/echo.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1529865148468 "|DE1_TOP|echo:ech"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_filter noise_filter:nf " "Elaborating entity \"noise_filter\" for hierarchy \"noise_filter:nf\"" {  } { { "DE1_TOP.v" "nf" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865148470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "summed_debug noise_fitler.v(14) " "Verilog HDL or VHDL warning at noise_fitler.v(14): object \"summed_debug\" assigned a value but never read" {  } { { "audio_effects/noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/noise_fitler.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865148471 "|DE1_TOP|noise_filter:nf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_debug noise_fitler.v(15) " "Verilog HDL or VHDL warning at noise_fitler.v(15): object \"signal_debug\" assigned a value but never read" {  } { { "audio_effects/noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/noise_fitler.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1529865148471 "|DE1_TOP|noise_filter:nf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 noise_fitler.v(44) " "Verilog HDL assignment warning at noise_fitler.v(44): truncated value with size 32 to match size of target (6)" {  } { { "audio_effects/noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_effects/noise_fitler.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1529865148471 "|DE1_TOP|noise_filter:nf"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "modfreq_control_key vib " "Port \"modfreq_control_key\" does not exist in macrofunction \"vib\"" {  } { { "DE1_TOP.v" "vib" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 504 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865152587 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "alpha_control_key tremolo " "Port \"alpha_control_key\" does not exist in macrofunction \"tremolo\"" {  } { { "DE1_TOP.v" "tremolo" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 434 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865152589 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "modfreq_control_key tremolo " "Port \"modfreq_control_key\" does not exist in macrofunction \"tremolo\"" {  } { { "DE1_TOP.v" "tremolo" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 434 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1529865152589 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "DE_Clock_Generator_Audio" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 270 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1529865152591 "|DE1_TOP|audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "DE_Clock_Generator_System" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 172 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1529865152591 "|DE1_TOP|audio_clock_gen:gen|audio_clock_gen_0002:audio_clock_gen_inst|altpll:DE_Clock_Generator_System"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "restart_counter Serial_Bus_Controller 32 5 " "Port \"restart_counter\" on the entity instantiation of \"Serial_Bus_Controller\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "av_config/av_config_0002.v" "Serial_Bus_Controller" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 483 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1529865152592 "|DE1_TOP|av_config:avconfig|av_config_0002:av_config_inst|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1529865152750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.map.smsg " "Generated suppressed messages file G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1529865153828 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 138 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 138 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "838 " "Peak virtual memory: 838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529865154501 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 24 20:32:34 2018 " "Processing ended: Sun Jun 24 20:32:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529865154501 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529865154501 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529865154501 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529865154501 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 138 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 138 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1529865155171 ""}
