

================================================================
== Vitis HLS Report for 'mul_ap_uint_256_ap_int_8_ap_int_8_32u_s'
================================================================
* Date:           Wed May 22 21:11:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Sparse_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.204 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_60_1     |        ?|        ?|         ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_61_2    |        ?|        ?|   2 ~ 257|          -|          -|        ?|        no|
        |  ++ VITIS_LOOP_65_3  |        0|      255|         1|          -|          -|  0 ~ 255|        no|
        +----------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%block = alloca i32 1"   --->   Operation 5 'alloca' 'block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.10ns)   --->   "%fm_COLS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %fm_COLS"   --->   Operation 7 'read' 'fm_COLS_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fm_COLS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.10ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %fm_COLS_c, i32 %fm_COLS_read"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %am_ROWS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.10ns)   --->   "%am_ROWS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %am_ROWS"   --->   Operation 11 'read' 'am_ROWS_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %count_stream4, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %idx_stream3, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fm_stream2, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_out1, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [src/../include/helpers.hpp:52]   --->   Operation 16 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %fm_COLS_read, i32 5, i32 31" [src/../include/helpers.hpp:60]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln60 = store i27 0, i27 %block" [src/../include/helpers.hpp:60]   --->   Operation 18 'store' 'store_ln60' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_61_2" [src/../include/helpers.hpp:60]   --->   Operation 19 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%block_1 = load i27 %block" [src/../include/helpers.hpp:60]   --->   Operation 20 'load' 'block_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.84ns)   --->   "%icmp_ln60 = icmp_eq  i27 %block_1, i27 %trunc_ln" [src/../include/helpers.hpp:60]   --->   Operation 21 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%block_2 = add i27 %block_1, i27 1" [src/../include/helpers.hpp:60]   --->   Operation 22 'add' 'block_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %VITIS_LOOP_61_2.split, void %for.end28.loopexit" [src/../include/helpers.hpp:60]   --->   Operation 23 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/../include/helpers.hpp:60]   --->   Operation 24 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.46ns)   --->   "%br_ln61 = br void %for.body.i.i29" [src/../include/helpers.hpp:61]   --->   Operation 25 'br' 'br_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.46>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [src/../include/helpers.hpp:77]   --->   Operation 26 'ret' 'ret_ln77' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%row = phi i32 0, void %VITIS_LOOP_61_2.split, i32 %row_1, void %for.inc23.loopexit"   --->   Operation 27 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.80ns)   --->   "%icmp_ln61 = icmp_eq  i32 %row, i32 %am_ROWS_read" [src/../include/helpers.hpp:61]   --->   Operation 28 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.14ns)   --->   "%row_1 = add i32 %row, i32 1" [src/../include/helpers.hpp:61]   --->   Operation 29 'add' 'row_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.body.i.i29.split, void %for.inc26.loopexit" [src/../include/helpers.hpp:61]   --->   Operation 30 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/../include/helpers.hpp:61]   --->   Operation 31 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.29ns)   --->   "%idx_count = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %count_stream4" [src/../include/helpers.hpp:62]   --->   Operation 32 'read' 'idx_count' <Predicate = (!icmp_ln61)> <Delay = 2.29> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_3 : Operation 33 [1/1] (0.46ns)   --->   "%br_ln65 = br void %for.inc" [src/../include/helpers.hpp:65]   --->   Operation 33 'br' 'br_ln65' <Predicate = (!icmp_ln61)> <Delay = 0.46>
ST_3 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln60 = store i27 %block_2, i27 %block" [src/../include/helpers.hpp:60]   --->   Operation 34 'store' 'store_ln60' <Predicate = (icmp_ln61)> <Delay = 0.46>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_61_2" [src/../include/helpers.hpp:60]   --->   Operation 35 'br' 'br_ln60' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%result_m_Val_V_62 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_31, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 36 'phi' 'result_m_Val_V_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%result_m_Val_V_61 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_30, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 37 'phi' 'result_m_Val_V_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%result_m_Val_V_60 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_29, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 38 'phi' 'result_m_Val_V_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%result_m_Val_V_59 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_28, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 39 'phi' 'result_m_Val_V_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%result_m_Val_V_58 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_27, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 40 'phi' 'result_m_Val_V_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%result_m_Val_V_57 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_26, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 41 'phi' 'result_m_Val_V_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%result_m_Val_V_56 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_25, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 42 'phi' 'result_m_Val_V_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%result_m_Val_V_55 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_24, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 43 'phi' 'result_m_Val_V_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%result_m_Val_V_54 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_23, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 44 'phi' 'result_m_Val_V_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%result_m_Val_V_53 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_22, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 45 'phi' 'result_m_Val_V_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%result_m_Val_V_52 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_21, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 46 'phi' 'result_m_Val_V_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%result_m_Val_V_51 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_20, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 47 'phi' 'result_m_Val_V_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%result_m_Val_V_50 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_19, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 48 'phi' 'result_m_Val_V_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%result_m_Val_V_49 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_18, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 49 'phi' 'result_m_Val_V_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%result_m_Val_V_48 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_17, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 50 'phi' 'result_m_Val_V_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%result_m_Val_V_47 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_16, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 51 'phi' 'result_m_Val_V_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%result_m_Val_V_46 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_15, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 52 'phi' 'result_m_Val_V_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%result_m_Val_V_45 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_14, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 53 'phi' 'result_m_Val_V_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%result_m_Val_V_44 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_13, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 54 'phi' 'result_m_Val_V_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%result_m_Val_V_43 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_12, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 55 'phi' 'result_m_Val_V_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%result_m_Val_V_42 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_11, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 56 'phi' 'result_m_Val_V_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%result_m_Val_V_41 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_10, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 57 'phi' 'result_m_Val_V_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%result_m_Val_V_40 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_9, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 58 'phi' 'result_m_Val_V_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%result_m_Val_V_39 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_8, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 59 'phi' 'result_m_Val_V_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%result_m_Val_V_38 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_7, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 60 'phi' 'result_m_Val_V_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%result_m_Val_V_37 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_6, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 61 'phi' 'result_m_Val_V_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%result_m_Val_V_36 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_5, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 62 'phi' 'result_m_Val_V_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%result_m_Val_V_35 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_4, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 63 'phi' 'result_m_Val_V_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%result_m_Val_V_34 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_3, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 64 'phi' 'result_m_Val_V_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%result_m_Val_V_33 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_2, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 65 'phi' 'result_m_Val_V_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%result_m_Val_V_32 = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71_1, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 66 'phi' 'result_m_Val_V_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%result_m_Val_V = phi i8 0, void %for.body.i.i29.split, i8 %add_ln71, void %for.inc.split" [src/../include/helpers.hpp:71]   --->   Operation 67 'phi' 'result_m_Val_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%count = phi i8 0, void %for.body.i.i29.split, i8 %count_1, void %for.inc.split"   --->   Operation 68 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.70ns)   --->   "%icmp_ln65 = icmp_eq  i8 %count, i8 %idx_count" [src/../include/helpers.hpp:65]   --->   Operation 69 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 255, i64 0"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.87ns)   --->   "%count_1 = add i8 %count, i8 1" [src/../include/helpers.hpp:65]   --->   Operation 71 'add' 'count_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc.split, void %for.inc23.loopexit" [src/../include/helpers.hpp:65]   --->   Operation 72 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/../include/helpers.hpp:65]   --->   Operation 73 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.29ns)   --->   "%p_02 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %idx_stream3" [src/../include/helpers.hpp:66]   --->   Operation 74 'read' 'p_02' <Predicate = (!icmp_ln65)> <Delay = 2.29> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 128> <FIFO>
ST_4 : Operation 75 [1/1] (1.69ns)   --->   "%p_Val2_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fm_stream2" [src/../include/helpers.hpp:68]   --->   Operation 75 'read' 'p_Val2_s' <Predicate = (!icmp_ln65)> <Delay = 1.69> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 128> <FIFO>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%l_val_V_32 = trunc i256 %p_Val2_s"   --->   Operation 76 'trunc' 'l_val_V_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%l_val_V_33 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 8, i32 15"   --->   Operation 77 'partselect' 'l_val_V_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%l_val_V_34 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 16, i32 23"   --->   Operation 78 'partselect' 'l_val_V_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%l_val_V_35 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 24, i32 31"   --->   Operation 79 'partselect' 'l_val_V_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%l_val_V_36 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 39"   --->   Operation 80 'partselect' 'l_val_V_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%l_val_V_37 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 40, i32 47"   --->   Operation 81 'partselect' 'l_val_V_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%l_val_V_38 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 48, i32 55"   --->   Operation 82 'partselect' 'l_val_V_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%l_val_V_39 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 56, i32 63"   --->   Operation 83 'partselect' 'l_val_V_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%l_val_V_40 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 64, i32 71"   --->   Operation 84 'partselect' 'l_val_V_40' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%l_val_V_41 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 72, i32 79"   --->   Operation 85 'partselect' 'l_val_V_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%l_val_V_42 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 80, i32 87"   --->   Operation 86 'partselect' 'l_val_V_42' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%l_val_V_43 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 88, i32 95"   --->   Operation 87 'partselect' 'l_val_V_43' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%l_val_V_44 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 96, i32 103"   --->   Operation 88 'partselect' 'l_val_V_44' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%l_val_V_45 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 104, i32 111"   --->   Operation 89 'partselect' 'l_val_V_45' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%l_val_V_46 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 112, i32 119"   --->   Operation 90 'partselect' 'l_val_V_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%l_val_V_47 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 120, i32 127"   --->   Operation 91 'partselect' 'l_val_V_47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%l_val_V_48 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 128, i32 135"   --->   Operation 92 'partselect' 'l_val_V_48' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%l_val_V_49 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 136, i32 143"   --->   Operation 93 'partselect' 'l_val_V_49' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%l_val_V_50 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 144, i32 151"   --->   Operation 94 'partselect' 'l_val_V_50' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%l_val_V_51 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 152, i32 159"   --->   Operation 95 'partselect' 'l_val_V_51' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%l_val_V_52 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 160, i32 167"   --->   Operation 96 'partselect' 'l_val_V_52' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%l_val_V_53 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 168, i32 175"   --->   Operation 97 'partselect' 'l_val_V_53' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%l_val_V_54 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 176, i32 183"   --->   Operation 98 'partselect' 'l_val_V_54' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%l_val_V_55 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 184, i32 191"   --->   Operation 99 'partselect' 'l_val_V_55' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%l_val_V_56 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 192, i32 199"   --->   Operation 100 'partselect' 'l_val_V_56' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%l_val_V_57 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 200, i32 207"   --->   Operation 101 'partselect' 'l_val_V_57' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%l_val_V_58 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 208, i32 215"   --->   Operation 102 'partselect' 'l_val_V_58' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%l_val_V_59 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 216, i32 223"   --->   Operation 103 'partselect' 'l_val_V_59' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%l_val_V_60 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 224, i32 231"   --->   Operation 104 'partselect' 'l_val_V_60' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%l_val_V_61 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 232, i32 239"   --->   Operation 105 'partselect' 'l_val_V_61' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%l_val_V_62 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 240, i32 247"   --->   Operation 106 'partselect' 'l_val_V_62' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%l_val_V_63 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 248, i32 255"   --->   Operation 107 'partselect' 'l_val_V_63' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.87ns)   --->   "%add_ln71 = add i8 %l_val_V_32, i8 %result_m_Val_V" [src/../include/helpers.hpp:71]   --->   Operation 108 'add' 'add_ln71' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.87ns)   --->   "%add_ln71_1 = add i8 %l_val_V_33, i8 %result_m_Val_V_32" [src/../include/helpers.hpp:71]   --->   Operation 109 'add' 'add_ln71_1' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.87ns)   --->   "%add_ln71_2 = add i8 %l_val_V_34, i8 %result_m_Val_V_33" [src/../include/helpers.hpp:71]   --->   Operation 110 'add' 'add_ln71_2' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.87ns)   --->   "%add_ln71_3 = add i8 %l_val_V_35, i8 %result_m_Val_V_34" [src/../include/helpers.hpp:71]   --->   Operation 111 'add' 'add_ln71_3' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.87ns)   --->   "%add_ln71_4 = add i8 %l_val_V_36, i8 %result_m_Val_V_35" [src/../include/helpers.hpp:71]   --->   Operation 112 'add' 'add_ln71_4' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.87ns)   --->   "%add_ln71_5 = add i8 %l_val_V_37, i8 %result_m_Val_V_36" [src/../include/helpers.hpp:71]   --->   Operation 113 'add' 'add_ln71_5' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.87ns)   --->   "%add_ln71_6 = add i8 %l_val_V_38, i8 %result_m_Val_V_37" [src/../include/helpers.hpp:71]   --->   Operation 114 'add' 'add_ln71_6' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.87ns)   --->   "%add_ln71_7 = add i8 %l_val_V_39, i8 %result_m_Val_V_38" [src/../include/helpers.hpp:71]   --->   Operation 115 'add' 'add_ln71_7' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.87ns)   --->   "%add_ln71_8 = add i8 %l_val_V_40, i8 %result_m_Val_V_39" [src/../include/helpers.hpp:71]   --->   Operation 116 'add' 'add_ln71_8' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.87ns)   --->   "%add_ln71_9 = add i8 %l_val_V_41, i8 %result_m_Val_V_40" [src/../include/helpers.hpp:71]   --->   Operation 117 'add' 'add_ln71_9' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.87ns)   --->   "%add_ln71_10 = add i8 %l_val_V_42, i8 %result_m_Val_V_41" [src/../include/helpers.hpp:71]   --->   Operation 118 'add' 'add_ln71_10' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.87ns)   --->   "%add_ln71_11 = add i8 %l_val_V_43, i8 %result_m_Val_V_42" [src/../include/helpers.hpp:71]   --->   Operation 119 'add' 'add_ln71_11' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.87ns)   --->   "%add_ln71_12 = add i8 %l_val_V_44, i8 %result_m_Val_V_43" [src/../include/helpers.hpp:71]   --->   Operation 120 'add' 'add_ln71_12' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.87ns)   --->   "%add_ln71_13 = add i8 %l_val_V_45, i8 %result_m_Val_V_44" [src/../include/helpers.hpp:71]   --->   Operation 121 'add' 'add_ln71_13' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.87ns)   --->   "%add_ln71_14 = add i8 %l_val_V_46, i8 %result_m_Val_V_45" [src/../include/helpers.hpp:71]   --->   Operation 122 'add' 'add_ln71_14' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.87ns)   --->   "%add_ln71_15 = add i8 %l_val_V_47, i8 %result_m_Val_V_46" [src/../include/helpers.hpp:71]   --->   Operation 123 'add' 'add_ln71_15' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.87ns)   --->   "%add_ln71_16 = add i8 %l_val_V_48, i8 %result_m_Val_V_47" [src/../include/helpers.hpp:71]   --->   Operation 124 'add' 'add_ln71_16' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.87ns)   --->   "%add_ln71_17 = add i8 %l_val_V_49, i8 %result_m_Val_V_48" [src/../include/helpers.hpp:71]   --->   Operation 125 'add' 'add_ln71_17' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.87ns)   --->   "%add_ln71_18 = add i8 %l_val_V_50, i8 %result_m_Val_V_49" [src/../include/helpers.hpp:71]   --->   Operation 126 'add' 'add_ln71_18' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.87ns)   --->   "%add_ln71_19 = add i8 %l_val_V_51, i8 %result_m_Val_V_50" [src/../include/helpers.hpp:71]   --->   Operation 127 'add' 'add_ln71_19' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.87ns)   --->   "%add_ln71_20 = add i8 %l_val_V_52, i8 %result_m_Val_V_51" [src/../include/helpers.hpp:71]   --->   Operation 128 'add' 'add_ln71_20' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.87ns)   --->   "%add_ln71_21 = add i8 %l_val_V_53, i8 %result_m_Val_V_52" [src/../include/helpers.hpp:71]   --->   Operation 129 'add' 'add_ln71_21' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.87ns)   --->   "%add_ln71_22 = add i8 %l_val_V_54, i8 %result_m_Val_V_53" [src/../include/helpers.hpp:71]   --->   Operation 130 'add' 'add_ln71_22' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.87ns)   --->   "%add_ln71_23 = add i8 %l_val_V_55, i8 %result_m_Val_V_54" [src/../include/helpers.hpp:71]   --->   Operation 131 'add' 'add_ln71_23' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.87ns)   --->   "%add_ln71_24 = add i8 %l_val_V_56, i8 %result_m_Val_V_55" [src/../include/helpers.hpp:71]   --->   Operation 132 'add' 'add_ln71_24' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.87ns)   --->   "%add_ln71_25 = add i8 %l_val_V_57, i8 %result_m_Val_V_56" [src/../include/helpers.hpp:71]   --->   Operation 133 'add' 'add_ln71_25' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.87ns)   --->   "%add_ln71_26 = add i8 %l_val_V_58, i8 %result_m_Val_V_57" [src/../include/helpers.hpp:71]   --->   Operation 134 'add' 'add_ln71_26' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.87ns)   --->   "%add_ln71_27 = add i8 %l_val_V_59, i8 %result_m_Val_V_58" [src/../include/helpers.hpp:71]   --->   Operation 135 'add' 'add_ln71_27' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.87ns)   --->   "%add_ln71_28 = add i8 %l_val_V_60, i8 %result_m_Val_V_59" [src/../include/helpers.hpp:71]   --->   Operation 136 'add' 'add_ln71_28' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.87ns)   --->   "%add_ln71_29 = add i8 %l_val_V_61, i8 %result_m_Val_V_60" [src/../include/helpers.hpp:71]   --->   Operation 137 'add' 'add_ln71_29' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.87ns)   --->   "%add_ln71_30 = add i8 %l_val_V_62, i8 %result_m_Val_V_61" [src/../include/helpers.hpp:71]   --->   Operation 138 'add' 'add_ln71_30' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.87ns)   --->   "%add_ln71_31 = add i8 %l_val_V_63, i8 %result_m_Val_V_62" [src/../include/helpers.hpp:71]   --->   Operation 139 'add' 'add_ln71_31' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc" [src/../include/helpers.hpp:65]   --->   Operation 140 'br' 'br_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %result_m_Val_V_62, i8 %result_m_Val_V_61, i8 %result_m_Val_V_60, i8 %result_m_Val_V_59, i8 %result_m_Val_V_58, i8 %result_m_Val_V_57, i8 %result_m_Val_V_56, i8 %result_m_Val_V_55, i8 %result_m_Val_V_54, i8 %result_m_Val_V_53, i8 %result_m_Val_V_52, i8 %result_m_Val_V_51, i8 %result_m_Val_V_50, i8 %result_m_Val_V_49, i8 %result_m_Val_V_48, i8 %result_m_Val_V_47, i8 %result_m_Val_V_46, i8 %result_m_Val_V_45, i8 %result_m_Val_V_44, i8 %result_m_Val_V_43, i8 %result_m_Val_V_42, i8 %result_m_Val_V_41, i8 %result_m_Val_V_40, i8 %result_m_Val_V_39, i8 %result_m_Val_V_38, i8 %result_m_Val_V_37, i8 %result_m_Val_V_36, i8 %result_m_Val_V_35, i8 %result_m_Val_V_34, i8 %result_m_Val_V_33, i8 %result_m_Val_V_32, i8 %result_m_Val_V"   --->   Operation 141 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.84ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_out1, i256 %p_Result_s" [src/../include/helpers.hpp:74]   --->   Operation 142 'write' 'write_ln74' <Predicate = (icmp_ln65)> <Delay = 1.84> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.84> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.body.i.i29" [src/../include/helpers.hpp:61]   --->   Operation 143 'br' 'br_ln61' <Predicate = (icmp_ln65)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.2ns
The critical path consists of the following:
	fifo read operation ('fm_COLS_read') on port 'fm_COLS' [10]  (2.1 ns)
	fifo write operation ('write_ln0') on port 'fm_COLS_c' [12]  (2.1 ns)

 <State 2>: 1.14ns
The critical path consists of the following:
	'load' operation ('block', src/../include/helpers.hpp:60) on local variable 'block' [24]  (0 ns)
	'add' operation ('block', src/../include/helpers.hpp:60) [26]  (1.14 ns)

 <State 3>: 3.1ns
The critical path consists of the following:
	fifo read operation ('idx_count', src/../include/helpers.hpp:62) on port 'count_stream4' (src/../include/helpers.hpp:62) [38]  (2.3 ns)
	blocking operation 0.802 ns on control path)

 <State 4>: 3ns
The critical path consists of the following:
	fifo read operation ('__Val2__', src/../include/helpers.hpp:68) on port 'fm_stream2' (src/../include/helpers.hpp:68) [81]  (1.69 ns)
	'add' operation ('add_ln71', src/../include/helpers.hpp:71) [114]  (0.871 ns)
	blocking operation 0.442 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
