{"Edwin B. Hassler Jr.": [["Chairman's introduction", ["Edwin B. Hassler Jr."], "https://doi.org/10.1145/800139.804504", "dac", 1980]], "Jerrier A. Haddad": [["Keynote speaker", ["Jerrier A. Haddad"], "https://doi.org/10.1145/800139.804505", "dac", 1980]], "Lawrence M. Rosenberg": [["The evolution of design automation to meet the challanges of VLSI", ["Lawrence M. Rosenberg"], "https://doi.org/10.1145/800139.804506", "dac", 1980]], "David W. Hightower": [["A generalized channel router", ["David W. Hightower", "Robert L. Boyd"], "https://doi.org/10.1145/800139.804507", "dac", 1980]], "Robert L. Boyd": [["A generalized channel router", ["David W. Hightower", "Robert L. Boyd"], "https://doi.org/10.1145/800139.804507", "dac", 1980]], "Koji Sato": [["A \"grid-free\" channel router", ["Koji Sato", "Hiroyoshi Shimoyama", "Takao Nagai", "Masaru Ozaki", "Toshihiko Yahara"], "https://doi.org/10.1145/800139.804508", "dac", 1980]], "Hiroyoshi Shimoyama": [["A \"grid-free\" channel router", ["Koji Sato", "Hiroyoshi Shimoyama", "Takao Nagai", "Masaru Ozaki", "Toshihiko Yahara"], "https://doi.org/10.1145/800139.804508", "dac", 1980]], "Takao Nagai": [["A \"grid-free\" channel router", ["Koji Sato", "Hiroyoshi Shimoyama", "Takao Nagai", "Masaru Ozaki", "Toshihiko Yahara"], "https://doi.org/10.1145/800139.804508", "dac", 1980]], "Masaru Ozaki": [["A \"grid-free\" channel router", ["Koji Sato", "Hiroyoshi Shimoyama", "Takao Nagai", "Masaru Ozaki", "Toshihiko Yahara"], "https://doi.org/10.1145/800139.804508", "dac", 1980]], "Toshihiko Yahara": [["A \"grid-free\" channel router", ["Koji Sato", "Hiroyoshi Shimoyama", "Takao Nagai", "Masaru Ozaki", "Toshihiko Yahara"], "https://doi.org/10.1145/800139.804508", "dac", 1980]], "David N. Deutsch": [["An over-the-cell router", ["David N. Deutsch", "Paul Glick"], "https://doi.org/10.1145/800139.804509", "dac", 1980]], "Paul Glick": [["An over-the-cell router", ["David N. Deutsch", "Paul Glick"], "https://doi.org/10.1145/800139.804509", "dac", 1980]], "E. F. Chelotti": [["Design automation at a large architect-engineer", ["E. F. Chelotti", "D. P. Bossie"], "https://doi.org/10.1145/800139.804510", "dac", 1980]], "D. P. Bossie": [["Design automation at a large architect-engineer", ["E. F. Chelotti", "D. P. Bossie"], "https://doi.org/10.1145/800139.804510", "dac", 1980]], "Charles M. Eastman": [["System facilities for CAD databases", ["Charles M. Eastman"], "https://doi.org/10.1145/800139.804511", "dac", 1980]], "Thomas Sidle": [["Weaknesses of commercial data base management systems in engineering applications", ["Thomas Sidle"], "https://doi.org/10.1145/800139.804512", "dac", 1980]], "Yacoub M. El-Ziq": [["A new test pattern generation system", ["Yacoub M. El-Ziq"], "https://doi.org/10.1145/800139.804513", "dac", 1980]], "Miron Abramovici": [["Fault diagnosis based on effect-cause analysis: An introduction", ["Miron Abramovici", "Melvin A. Breuer"], "https://doi.org/10.1145/800139.804514", "dac", 1980]], "Melvin A. Breuer": [["Fault diagnosis based on effect-cause analysis: An introduction", ["Miron Abramovici", "Melvin A. Breuer"], "https://doi.org/10.1145/800139.804514", "dac", 1980]], "Prabhakar Goel": [["Test generation costs analysis and projections", ["Prabhakar Goel"], "https://doi.org/10.1145/800139.804515", "dac", 1980]], "Jin H. Kim": [["Issues in IC implementation of high level, abstract designs", ["Jin H. Kim", "Daniel P. Siewiorek"], "https://doi.org/10.1145/800139.804516", "dac", 1980]], "Daniel P. Siewiorek": [["Issues in IC implementation of high level, abstract designs", ["Jin H. Kim", "Daniel P. Siewiorek"], "https://doi.org/10.1145/800139.804516", "dac", 1980]], "Isao Shirakawa": [["A layout system for the random logic portion of MOS LSI", ["Isao Shirakawa", "Noboru Okuda", "Takashi Harada", "Sadahiro Tani", "Hiroshi Ozaki"], "https://doi.org/10.1145/800139.804517", "dac", 1980]], "Noboru Okuda": [["A layout system for the random logic portion of MOS LSI", ["Isao Shirakawa", "Noboru Okuda", "Takashi Harada", "Sadahiro Tani", "Hiroshi Ozaki"], "https://doi.org/10.1145/800139.804517", "dac", 1980]], "Takashi Harada": [["A layout system for the random logic portion of MOS LSI", ["Isao Shirakawa", "Noboru Okuda", "Takashi Harada", "Sadahiro Tani", "Hiroshi Ozaki"], "https://doi.org/10.1145/800139.804517", "dac", 1980]], "Sadahiro Tani": [["A layout system for the random logic portion of MOS LSI", ["Isao Shirakawa", "Noboru Okuda", "Takashi Harada", "Sadahiro Tani", "Hiroshi Ozaki"], "https://doi.org/10.1145/800139.804517", "dac", 1980]], "Hiroshi Ozaki": [["A layout system for the random logic portion of MOS LSI", ["Isao Shirakawa", "Noboru Okuda", "Takashi Harada", "Sadahiro Tani", "Hiroshi Ozaki"], "https://doi.org/10.1145/800139.804517", "dac", 1980]], "Frank R. Ramsay": [["Automation of design for uncommitted logic array", ["Frank R. Ramsay"], "https://doi.org/10.1145/800139.804518", "dac", 1980]], "John M. Gould": [["The standard transistor array (STAR): Part I A two-layer metal semicustom design system", ["John M. Gould", "Teddy M. Edge"], "https://doi.org/10.1145/800139.804519", "dac", 1980]], "Teddy M. Edge": [["The standard transistor array (STAR): Part I A two-layer metal semicustom design system", ["John M. Gould", "Teddy M. Edge"], "https://doi.org/10.1145/800139.804519", "dac", 1980]], "Jacob M. Miller": [["Inter-active graphic methods for automating mechanical engineering design and analyses", ["Jacob M. Miller"], "https://doi.org/10.1145/800139.804520", "dac", 1980]], "Arvind M. Patel": [["Computer-aided assignment of manufacturing tolerances", ["Arvind M. Patel"], "https://doi.org/10.1145/800139.804521", "dac", 1980], ["The interchange algorithms for circuit placement problems", ["L. C. Cote", "Arvind M. Patel"], "https://doi.org/10.1145/800139.804581", "dac", 1980]], "David W. Currier": [["Automation of sheet metal design and manufacturing", ["David W. Currier"], "https://doi.org/10.1145/800139.804522", "dac", 1980]], "Thomas M. McWilliams": [["Verification of timing constraints on large digital systems", ["Thomas M. McWilliams"], "https://doi.org/10.1145/800139.804523", "dac", 1980]], "Arthur H. Altman": [["The SLIDE simulator: A facility for the design and analysis of computer interconnections", ["Arthur H. Altman", "Alice C. Parker"], "https://doi.org/10.1145/800139.804524", "dac", 1980]], "Alice C. Parker": [["The SLIDE simulator: A facility for the design and analysis of computer interconnections", ["Arthur H. Altman", "Alice C. Parker"], "https://doi.org/10.1145/800139.804524", "dac", 1980]], "Wendell E. Cory": [["Developments in verification of design correctness (A Tutorial)", ["Wendell E. Cory", "William M. van Cleemput"], "https://doi.org/10.1145/800139.804525", "dac", 1980]], "William M. van Cleemput": [["Developments in verification of design correctness (A Tutorial)", ["Wendell E. Cory", "William M. van Cleemput"], "https://doi.org/10.1145/800139.804525", "dac", 1980]], "Robert Simpson Frew": [["A survey of space allocation algorithms in use in architectural design in the past twenty years", ["Robert Simpson Frew"], "https://doi.org/10.1145/800139.804526", "dac", 1980]], "John Grason": [["Digital test generation and design for testability", ["John Grason", "Andrew W. Nagle"], "https://doi.org/10.1145/800139.804527", "dac", 1980]], "Andrew W. Nagle": [["Digital test generation and design for testability", ["John Grason", "Andrew W. Nagle"], "https://doi.org/10.1145/800139.804527", "dac", 1980]], "Lawrence H. Goldstein": [["SCOAP: Sandia controllability/observability analysis program", ["Lawrence H. Goldstein", "Evelyn L. Thigpen"], "https://doi.org/10.1145/800139.804528", "dac", 1980]], "Evelyn L. Thigpen": [["SCOAP: Sandia controllability/observability analysis program", ["Lawrence H. Goldstein", "Evelyn L. Thigpen"], "https://doi.org/10.1145/800139.804528", "dac", 1980]], "J. Duane Northcutt": [["The design and implementation of fault insertion capabilities for ISPS", ["J. Duane Northcutt"], "https://doi.org/10.1145/800139.804529", "dac", 1980]], "Manuel A. dAbreu": [["An accurate functional level concurrent fault simulator", ["Manuel A. dAbreu", "Edward W. Thompson"], "https://doi.org/10.1145/800139.804530", "dac", 1980]], "Edward W. Thompson": [["An accurate functional level concurrent fault simulator", ["Manuel A. dAbreu", "Edward W. Thompson"], "https://doi.org/10.1145/800139.804530", "dac", 1980], ["The incorporation of functional level element routines into an existing digital simulation system", ["Edward W. Thompson", "Patrick G. Karger", "W. R. Read Jr.", "Don Ross", "John Smith", "Richard von Blucher"], "https://doi.org/10.1145/800139.804561", "dac", 1980]], "B. T. David": [["An integrated CAD system for architecture", ["B. T. David"], "https://doi.org/10.1145/800139.804531", "dac", 1980]], "Keiichi Sato": [["A prestructuring model for system arrangement problems", ["Keiichi Sato", "Charles L. Owen"], "https://doi.org/10.1145/800139.804532", "dac", 1980]], "Charles L. Owen": [["A prestructuring model for system arrangement problems", ["Keiichi Sato", "Charles L. Owen"], "https://doi.org/10.1145/800139.804532", "dac", 1980]], "V. Jayakumar": [["A data structure for interactive placement of rectangular objects", ["V. Jayakumar"], "https://doi.org/10.1145/800139.804533", "dac", 1980]], "Walter Heyns": [["A line-expansion algorithm for the general routing problem with a guaranteed solution", ["Walter Heyns", "Willy Sansen", "Herman Beke"], "https://doi.org/10.1145/800139.804534", "dac", 1980]], "Willy Sansen": [["A line-expansion algorithm for the general routing problem with a guaranteed solution", ["Walter Heyns", "Willy Sansen", "Herman Beke"], "https://doi.org/10.1145/800139.804534", "dac", 1980]], "Herman Beke": [["A line-expansion algorithm for the general routing problem with a guaranteed solution", ["Walter Heyns", "Willy Sansen", "Herman Beke"], "https://doi.org/10.1145/800139.804534", "dac", 1980]], "Fumiya Tada": [["A fast maze router with iterative use of variable search space restriction", ["Fumiya Tada", "Kiyoshi Yoshimura", "Takashi Kagata", "Takeyoshi Shirakawa"], "https://doi.org/10.1145/800139.804535", "dac", 1980]], "Kiyoshi Yoshimura": [["A fast maze router with iterative use of variable search space restriction", ["Fumiya Tada", "Kiyoshi Yoshimura", "Takashi Kagata", "Takeyoshi Shirakawa"], "https://doi.org/10.1145/800139.804535", "dac", 1980]], "Takashi Kagata": [["A fast maze router with iterative use of variable search space restriction", ["Fumiya Tada", "Kiyoshi Yoshimura", "Takashi Kagata", "Takeyoshi Shirakawa"], "https://doi.org/10.1145/800139.804535", "dac", 1980]], "Takeyoshi Shirakawa": [["A fast maze router with iterative use of variable search space restriction", ["Fumiya Tada", "Kiyoshi Yoshimura", "Takashi Kagata", "Takeyoshi Shirakawa"], "https://doi.org/10.1145/800139.804535", "dac", 1980]], "Michael J. Lorenzetti": [["An implementation of a saturated zone multi-layer printed circuit board router", ["Michael J. Lorenzetti", "Robert J. Smith II"], "https://doi.org/10.1145/800139.804536", "dac", 1980]], "Robert J. Smith II": [["An implementation of a saturated zone multi-layer printed circuit board router", ["Michael J. Lorenzetti", "Robert J. Smith II"], "https://doi.org/10.1145/800139.804536", "dac", 1980], ["Comet - a fast component placer", ["Valerie K. Smith", "Robert J. Smith II", "Phil A. Preston"], "https://doi.org/10.1145/800139.804571", "dac", 1980]], "Edward J. McGrath": [["Design integrity and immunity checking: A new look at layout verification and design rule checking", ["Edward J. McGrath", "Telle Whitney"], "https://doi.org/10.1145/800139.804537", "dac", 1980]], "Telle Whitney": [["Design integrity and immunity checking: A new look at layout verification and design rule checking", ["Edward J. McGrath", "Telle Whitney"], "https://doi.org/10.1145/800139.804537", "dac", 1980]], "Shiu-Ping Chao": [["A hierarchical approach for layout versus circuit consistency check", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804538", "dac", 1980], ["A hierarchical approach for layout versus circuit consistency check", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804539", "dac", 1980]], "Yen-Son Huang": [["A hierarchical approach for layout versus circuit consistency check", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804538", "dac", 1980], ["A hierarchical approach for layout versus circuit consistency check", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804539", "dac", 1980]], "Lap Man Yam": [["A hierarchical approach for layout versus circuit consistency check", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804538", "dac", 1980], ["A hierarchical approach for layout versus circuit consistency check", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804539", "dac", 1980]], "Takashi Mitsuhashi": [["An integrated mask artwork analysis system", ["Takashi Mitsuhashi", "Toshiaki Chiba", "Makoto Takashima", "Kenji Yoshida"], "https://doi.org/10.1145/800139.804540", "dac", 1980]], "Toshiaki Chiba": [["An integrated mask artwork analysis system", ["Takashi Mitsuhashi", "Toshiaki Chiba", "Makoto Takashima", "Kenji Yoshida"], "https://doi.org/10.1145/800139.804540", "dac", 1980]], "Makoto Takashima": [["An integrated mask artwork analysis system", ["Takashi Mitsuhashi", "Toshiaki Chiba", "Makoto Takashima", "Kenji Yoshida"], "https://doi.org/10.1145/800139.804540", "dac", 1980]], "Kenji Yoshida": [["An integrated mask artwork analysis system", ["Takashi Mitsuhashi", "Toshiaki Chiba", "Makoto Takashima", "Kenji Yoshida"], "https://doi.org/10.1145/800139.804540", "dac", 1980]], "Neil Weste": [["An IC design station needs a high performance color graphic display", ["Neil Weste", "Bryan D. Ackland"], "https://doi.org/10.1145/800139.804541", "dac", 1980]], "Bryan D. Ackland": [["An IC design station needs a high performance color graphic display", ["Neil Weste", "Bryan D. Ackland"], "https://doi.org/10.1145/800139.804541", "dac", 1980]], "Dave Clary": [["SIDS (A Symbolic Interactive Design System)", ["Dave Clary", "Robert Kirk", "Steve Sapiro"], "https://doi.org/10.1145/800139.804542", "dac", 1980]], "Robert Kirk": [["SIDS (A Symbolic Interactive Design System)", ["Dave Clary", "Robert Kirk", "Steve Sapiro"], "https://doi.org/10.1145/800139.804542", "dac", 1980]], "Steve Sapiro": [["SIDS (A Symbolic Interactive Design System)", ["Dave Clary", "Robert Kirk", "Steve Sapiro"], "https://doi.org/10.1145/800139.804542", "dac", 1980], ["Desisn automation and VLSI in the 80's (Position Statement)", ["Steve Sapiro"], "https://doi.org/10.1145/800139.804554", "dac", 1980]], "Frank D. Skinner": [["Interactive wiring system", ["Frank D. Skinner"], "https://doi.org/10.1145/800139.804543", "dac", 1980]], "Gunter Biehl": [["Optimization of the influence of problem modifications on given microprogrammed controllers", ["Gunter Biehl", "Werner Grass", "P. S. Hall"], "https://doi.org/10.1145/800139.804544", "dac", 1980]], "Werner Grass": [["Optimization of the influence of problem modifications on given microprogrammed controllers", ["Gunter Biehl", "Werner Grass", "P. S. Hall"], "https://doi.org/10.1145/800139.804544", "dac", 1980]], "P. S. Hall": [["Optimization of the influence of problem modifications on given microprogrammed controllers", ["Gunter Biehl", "Werner Grass", "P. S. Hall"], "https://doi.org/10.1145/800139.804544", "dac", 1980]], "Keith A. Duke": [["Alex: A conversational, hierarchical logic design system", ["Keith A. Duke", "Klim Maling"], "https://doi.org/10.1145/800139.804545", "dac", 1980]], "Klim Maling": [["Alex: A conversational, hierarchical logic design system", ["Keith A. Duke", "Klim Maling"], "https://doi.org/10.1145/800139.804545", "dac", 1980], ["Verifying deep logic hierarchies with ALEX", ["George M. Koppelman", "Klim Maling"], "https://doi.org/10.1145/800139.804546", "dac", 1980]], "George M. Koppelman": [["Verifying deep logic hierarchies with ALEX", ["George M. Koppelman", "Klim Maling"], "https://doi.org/10.1145/800139.804546", "dac", 1980]], "Carl R. McCaw": [["Design automation and VLSI in the 80's (Panel Discussion)", ["Carl R. McCaw"], "https://doi.org/10.1145/800139.804547", "dac", 1980]], "Jonathan Allen": [["A contemporary perspective on design automation and VLSI in the 80's (Position Statement)", ["Jonathan Allen"], "https://doi.org/10.1145/800139.804548", "dac", 1980]], "Charles W. Gwyn": [["Design automation trends for VLSI in the 1980s (Position Statement)", ["Charles W. Gwyn"], "https://doi.org/10.1145/800139.804549", "dac", 1980]], "R. M. Jacobs": [["Design automation and VLSI in the 80's (Position Statement)", ["R. M. Jacobs"], "https://doi.org/10.1145/800139.804550", "dac", 1980]], "Benjamin Lee": [["Design tools for VLSI (Position Statement)", ["Benjamin Lee"], "https://doi.org/10.1145/800139.804551", "dac", 1980]], "A. Richard Newton": [["The VLSI design challenge of the 80's (Position Statement)", ["A. Richard Newton"], "https://doi.org/10.1145/800139.804552", "dac", 1980]], "Martin B. Roberts": [["VLSI - a challenge for system designers (Position Statement)", ["Martin B. Roberts"], "https://doi.org/10.1145/800139.804553", "dac", 1980]], "Felix P. Mallmann": [["The management of engineering changes using the PRIMUS system", ["Felix P. Mallmann"], "https://doi.org/10.1145/800139.804555", "dac", 1980]], "H. D. Schnurmann": [["An interactive test data system for LSI production testing", ["H. D. Schnurmann", "R. M. Peters"], "https://doi.org/10.1145/800139.804556", "dac", 1980]], "R. M. Peters": [["An interactive test data system for LSI production testing", ["H. D. Schnurmann", "R. M. Peters"], "https://doi.org/10.1145/800139.804556", "dac", 1980]], "Gregory L. Smith": [["A tool to support design automation in batch manufacturing", ["Gregory L. Smith", "Sharon A. Stephens", "Leonard L. Tripp", "Wayne L. Warren"], "https://doi.org/10.1145/800139.804557", "dac", 1980]], "Sharon A. Stephens": [["A tool to support design automation in batch manufacturing", ["Gregory L. Smith", "Sharon A. Stephens", "Leonard L. Tripp", "Wayne L. Warren"], "https://doi.org/10.1145/800139.804557", "dac", 1980]], "Leonard L. Tripp": [["A tool to support design automation in batch manufacturing", ["Gregory L. Smith", "Sharon A. Stephens", "Leonard L. Tripp", "Wayne L. Warren"], "https://doi.org/10.1145/800139.804557", "dac", 1980]], "Wayne L. Warren": [["A tool to support design automation in batch manufacturing", ["Gregory L. Smith", "Sharon A. Stephens", "Leonard L. Tripp", "Wayne L. Warren"], "https://doi.org/10.1145/800139.804557", "dac", 1980]], "Ernst G. Ulrich": [["High-speed concurrent fault simulation with vectors and scalars", ["Ernst G. Ulrich", "D. Lacy", "N. Phillips", "J. Tellier", "M. Kearney", "T. Elkind", "R. Beaven"], "https://doi.org/10.1145/800139.804558", "dac", 1980], ["Table lookup techniques for fast and flexible digital logic simulation", ["Ernst G. Ulrich"], "https://doi.org/10.1145/800139.804586", "dac", 1980]], "D. Lacy": [["High-speed concurrent fault simulation with vectors and scalars", ["Ernst G. Ulrich", "D. Lacy", "N. Phillips", "J. Tellier", "M. Kearney", "T. Elkind", "R. Beaven"], "https://doi.org/10.1145/800139.804558", "dac", 1980]], "N. Phillips": [["High-speed concurrent fault simulation with vectors and scalars", ["Ernst G. Ulrich", "D. Lacy", "N. Phillips", "J. Tellier", "M. Kearney", "T. Elkind", "R. Beaven"], "https://doi.org/10.1145/800139.804558", "dac", 1980]], "J. Tellier": [["High-speed concurrent fault simulation with vectors and scalars", ["Ernst G. Ulrich", "D. Lacy", "N. Phillips", "J. Tellier", "M. Kearney", "T. Elkind", "R. Beaven"], "https://doi.org/10.1145/800139.804558", "dac", 1980]], "M. Kearney": [["High-speed concurrent fault simulation with vectors and scalars", ["Ernst G. Ulrich", "D. Lacy", "N. Phillips", "J. Tellier", "M. Kearney", "T. Elkind", "R. Beaven"], "https://doi.org/10.1145/800139.804558", "dac", 1980]], "T. Elkind": [["High-speed concurrent fault simulation with vectors and scalars", ["Ernst G. Ulrich", "D. Lacy", "N. Phillips", "J. Tellier", "M. Kearney", "T. Elkind", "R. Beaven"], "https://doi.org/10.1145/800139.804558", "dac", 1980]], "R. Beaven": [["High-speed concurrent fault simulation with vectors and scalars", ["Ernst G. Ulrich", "D. Lacy", "N. Phillips", "J. Tellier", "M. Kearney", "T. Elkind", "R. Beaven"], "https://doi.org/10.1145/800139.804558", "dac", 1980]], "Samiha Mourad": [["An optimized ATPG", ["Samiha Mourad"], "https://doi.org/10.1145/800139.804559", "dac", 1980]], "Norbert Giambiasi": [["Methods for generalized deductive fault simulation", ["Norbert Giambiasi", "A. Miara", "D. Muriach"], "https://doi.org/10.1145/800139.804560", "dac", 1980]], "A. Miara": [["Methods for generalized deductive fault simulation", ["Norbert Giambiasi", "A. Miara", "D. Muriach"], "https://doi.org/10.1145/800139.804560", "dac", 1980]], "D. Muriach": [["Methods for generalized deductive fault simulation", ["Norbert Giambiasi", "A. Miara", "D. Muriach"], "https://doi.org/10.1145/800139.804560", "dac", 1980]], "Patrick G. Karger": [["The incorporation of functional level element routines into an existing digital simulation system", ["Edward W. Thompson", "Patrick G. Karger", "W. R. Read Jr.", "Don Ross", "John Smith", "Richard von Blucher"], "https://doi.org/10.1145/800139.804561", "dac", 1980]], "W. R. Read Jr.": [["The incorporation of functional level element routines into an existing digital simulation system", ["Edward W. Thompson", "Patrick G. Karger", "W. R. Read Jr.", "Don Ross", "John Smith", "Richard von Blucher"], "https://doi.org/10.1145/800139.804561", "dac", 1980]], "Don Ross": [["The incorporation of functional level element routines into an existing digital simulation system", ["Edward W. Thompson", "Patrick G. Karger", "W. R. Read Jr.", "Don Ross", "John Smith", "Richard von Blucher"], "https://doi.org/10.1145/800139.804561", "dac", 1980]], "John Smith": [["The incorporation of functional level element routines into an existing digital simulation system", ["Edward W. Thompson", "Patrick G. Karger", "W. R. Read Jr.", "Don Ross", "John Smith", "Richard von Blucher"], "https://doi.org/10.1145/800139.804561", "dac", 1980]], "Richard von Blucher": [["The incorporation of functional level element routines into an existing digital simulation system", ["Edward W. Thompson", "Patrick G. Karger", "W. R. Read Jr.", "Don Ross", "John Smith", "Richard von Blucher"], "https://doi.org/10.1145/800139.804561", "dac", 1980]], "Sartaj Sahni": [["The complexity of design automation problems", ["Sartaj Sahni", "Atul Bhatt"], "https://doi.org/10.1145/800139.804562", "dac", 1980]], "Atul Bhatt": [["The complexity of design automation problems", ["Sartaj Sahni", "Atul Bhatt"], "https://doi.org/10.1145/800139.804562", "dac", 1980]], "Wilm E. Donath": [["Complexity theory and design automation", ["Wilm E. Donath"], "https://doi.org/10.1145/800139.804563", "dac", 1980]], "Kenneth D. Yates": [["Design process analysis: A measurement and analysis technique", ["Kenneth D. Yates"], "https://doi.org/10.1145/800139.804564", "dac", 1980]], "D. E. Bering": [["The electronics engineer's design station", ["D. E. Bering"], "https://doi.org/10.1145/800139.804565", "dac", 1980]], "P. Carmody": [["An Interactive Graphics System for custom design", ["P. Carmody", "A. M. Barone", "J. K. Morrell", "A. Weiner", "John L. Hennessy"], "https://doi.org/10.1145/800139.804566", "dac", 1980]], "A. M. Barone": [["An Interactive Graphics System for custom design", ["P. Carmody", "A. M. Barone", "J. K. Morrell", "A. Weiner", "John L. Hennessy"], "https://doi.org/10.1145/800139.804566", "dac", 1980]], "J. K. Morrell": [["An Interactive Graphics System for custom design", ["P. Carmody", "A. M. Barone", "J. K. Morrell", "A. Weiner", "John L. Hennessy"], "https://doi.org/10.1145/800139.804566", "dac", 1980]], "A. Weiner": [["An Interactive Graphics System for custom design", ["P. Carmody", "A. M. Barone", "J. K. Morrell", "A. Weiner", "John L. Hennessy"], "https://doi.org/10.1145/800139.804566", "dac", 1980]], "John L. Hennessy": [["An Interactive Graphics System for custom design", ["P. Carmody", "A. M. Barone", "J. K. Morrell", "A. Weiner", "John L. Hennessy"], "https://doi.org/10.1145/800139.804566", "dac", 1980]], "John B. Macdonald": [["Technical documentation by \"MAGIC\" (Machine Aided Graphics for Illustration and Composition", ["John B. Macdonald", "Mary K. Podlecki", "Milt J. Pappas"], "https://doi.org/10.1145/800139.804567", "dac", 1980]], "Mary K. Podlecki": [["Technical documentation by \"MAGIC\" (Machine Aided Graphics for Illustration and Composition", ["John B. Macdonald", "Mary K. Podlecki", "Milt J. Pappas"], "https://doi.org/10.1145/800139.804567", "dac", 1980]], "Milt J. Pappas": [["Technical documentation by \"MAGIC\" (Machine Aided Graphics for Illustration and Composition", ["John B. Macdonald", "Mary K. Podlecki", "Milt J. Pappas"], "https://doi.org/10.1145/800139.804567", "dac", 1980]], "Joe Dyer": [["The use of graphics processors for circuit design simulation at GTE AE Labs", ["Joe Dyer", "Arijit Laha", "Ernest J. Moran", "William D. Smart"], "https://doi.org/10.1145/800139.804568", "dac", 1980]], "Arijit Laha": [["The use of graphics processors for circuit design simulation at GTE AE Labs", ["Joe Dyer", "Arijit Laha", "Ernest J. Moran", "William D. Smart"], "https://doi.org/10.1145/800139.804568", "dac", 1980]], "Ernest J. Moran": [["The use of graphics processors for circuit design simulation at GTE AE Labs", ["Joe Dyer", "Arijit Laha", "Ernest J. Moran", "William D. Smart"], "https://doi.org/10.1145/800139.804568", "dac", 1980]], "William D. Smart": [["The use of graphics processors for circuit design simulation at GTE AE Labs", ["Joe Dyer", "Arijit Laha", "Ernest J. Moran", "William D. Smart"], "https://doi.org/10.1145/800139.804568", "dac", 1980]], "Glenn W. Cox": [["The Standard Transistor Array (star) (Part II automatic cell placement techniques)", ["Glenn W. Cox", "B. D. Carroll"], "https://doi.org/10.1145/800139.804569", "dac", 1980]], "B. D. Carroll": [["The Standard Transistor Array (star) (Part II automatic cell placement techniques)", ["Glenn W. Cox", "B. D. Carroll"], "https://doi.org/10.1145/800139.804569", "dac", 1980]], "Hiroshi Shiraishi": [["Efficient placement and routing techniques for master slice LSI", ["Hiroshi Shiraishi", "Fumiyasu Hirose"], "https://doi.org/10.1145/800139.804570", "dac", 1980]], "Fumiyasu Hirose": [["Efficient placement and routing techniques for master slice LSI", ["Hiroshi Shiraishi", "Fumiyasu Hirose"], "https://doi.org/10.1145/800139.804570", "dac", 1980]], "Valerie K. Smith": [["Comet - a fast component placer", ["Valerie K. Smith", "Robert J. Smith II", "Phil A. Preston"], "https://doi.org/10.1145/800139.804571", "dac", 1980]], "Phil A. Preston": [["Comet - a fast component placer", ["Valerie K. Smith", "Robert J. Smith II", "Phil A. Preston"], "https://doi.org/10.1145/800139.804571", "dac", 1980]], "Frank Luebbert": [["Gate assignment and pack placement: Two approaches compared", ["Frank Luebbert", "Mike Ulrey"], "https://doi.org/10.1145/800139.804572", "dac", 1980]], "Mike Ulrey": [["Gate assignment and pack placement: Two approaches compared", ["Frank Luebbert", "Mike Ulrey"], "https://doi.org/10.1145/800139.804572", "dac", 1980]], "Sany M. Leinwand": [["Algebraic analysis of nondeterministic behavior", ["Sany M. Leinwand", "T. Lamdan"], "https://doi.org/10.1145/800139.804573", "dac", 1980]], "T. Lamdan": [["Algebraic analysis of nondeterministic behavior", ["Sany M. Leinwand", "T. Lamdan"], "https://doi.org/10.1145/800139.804573", "dac", 1980]], "Mark G. Karpovsky": [["Detecting bridging and stuck-at faults at input and output pins of standard digital components", ["Mark G. Karpovsky", "Stephen Y. H. Su"], "https://doi.org/10.1145/800139.804574", "dac", 1980]], "Stephen Y. H. Su": [["Detecting bridging and stuck-at faults at input and output pins of standard digital components", ["Mark G. Karpovsky", "Stephen Y. H. Su"], "https://doi.org/10.1145/800139.804574", "dac", 1980]], "Albert E. Casavant": [["Automatic design with dependence graphs", ["Albert E. Casavant", "Daniel D. Gajski", "David J. Kuck"], "https://doi.org/10.1145/800139.804575", "dac", 1980]], "Daniel D. Gajski": [["Automatic design with dependence graphs", ["Albert E. Casavant", "Daniel D. Gajski", "David J. Kuck"], "https://doi.org/10.1145/800139.804575", "dac", 1980]], "David J. Kuck": [["Automatic design with dependence graphs", ["Albert E. Casavant", "Daniel D. Gajski", "David J. Kuck"], "https://doi.org/10.1145/800139.804575", "dac", 1980]], "Paul Losleben": [["The real world of design automation - part III or The user's viewpoint chairman's introduction (Panel Discussion)", ["Paul Losleben"], "https://doi.org/10.1145/800139.804576", "dac", 1980]], "R. A. Armstrong": [["A CAD user's perspective what gets done right wrong and not at all (Position Paper)", ["R. A. Armstrong"], "https://doi.org/10.1145/800139.804577", "dac", 1980]], "A. E. Fitch": [["Will your bridge stand the load? (Position Paper)", ["A. E. Fitch"], "https://doi.org/10.1145/800139.804578", "dac", 1980]], "D. J. Garvin": [["Observations of a CAD user (Position Paper)", ["D. J. Garvin"], "https://doi.org/10.1145/800139.804579", "dac", 1980]], "Ikuo Nishioka": [["An automatic routing system for high density multilayer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", "dac", 1980]], "Takuji Kurimoto": [["An automatic routing system for high density multilayer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", "dac", 1980]], "Hisao Nishida": [["An automatic routing system for high density multilayer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", "dac", 1980]], "Seiji Yamamoto": [["An automatic routing system for high density multilayer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", "dac", 1980]], "Toru Chiba": [["An automatic routing system for high density multilayer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", "dac", 1980]], "Toshiaki Nagakawa": [["An automatic routing system for high density multilayer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", "dac", 1980]], "Takatsugu Fujioka": [["An automatic routing system for high density multilayer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", "dac", 1980]], "Masashi Uchino": [["An automatic routing system for high density multilayer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", "dac", 1980]], "L. C. Cote": [["The interchange algorithms for circuit placement problems", ["L. C. Cote", "Arvind M. Patel"], "https://doi.org/10.1145/800139.804581", "dac", 1980]], "Antoni A. Szepieniec": [["The genealogical approach to the layout problem", ["Antoni A. Szepieniec", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/800139.804582", "dac", 1980]], "Ralph H. J. M. Otten": [["The genealogical approach to the layout problem", ["Antoni A. Szepieniec", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/800139.804582", "dac", 1980]], "John A. Darringer": [["A new look at logic synthesis", ["John A. Darringer", "William H. Joyner Jr."], "https://doi.org/10.1145/800139.804583", "dac", 1980]], "William H. Joyner Jr.": [["A new look at logic synthesis", ["John A. Darringer", "William H. Joyner Jr."], "https://doi.org/10.1145/800139.804583", "dac", 1980]], "Sajjan G. Shiva": [["Combinational logic synthesis from an HDL description", ["Sajjan G. Shiva"], "https://doi.org/10.1145/800139.804584", "dac", 1980]], "J. Philip Singleton": [["Practical automated design of LSI for large computers", ["J. Philip Singleton", "Nigel R. Crocker"], "https://doi.org/10.1145/800139.804585", "dac", 1980]], "Nigel R. Crocker": [["Practical automated design of LSI for large computers", ["J. Philip Singleton", "Nigel R. Crocker"], "https://doi.org/10.1145/800139.804585", "dac", 1980]], "R. E. Powell": [["Justification and financial analysis for CAD", ["R. E. Powell"], "https://doi.org/10.1145/800139.804587", "dac", 1980]], "Paul R. Hanau": [["A prototyping and simulation approach to interactive computer system design", ["Paul R. Hanau", "David R. Lenorovitz"], "https://doi.org/10.1145/800139.804588", "dac", 1980]], "David R. Lenorovitz": [["A prototyping and simulation approach to interactive computer system design", ["Paul R. Hanau", "David R. Lenorovitz"], "https://doi.org/10.1145/800139.804588", "dac", 1980]], "Frank W. Bliss": [["Selecting and successfully implementing a turnkey computer graphics system", ["Frank W. Bliss", "George M. Hyman"], "https://doi.org/10.1145/800139.804589", "dac", 1980]], "George M. Hyman": [["Selecting and successfully implementing a turnkey computer graphics system", ["Frank W. Bliss", "George M. Hyman"], "https://doi.org/10.1145/800139.804589", "dac", 1980]], "James A. Wilmore": [["A hierarchical bit-map format for the representation of IC mask data", ["James A. Wilmore"], "https://doi.org/10.1145/800139.804590", "dac", 1980]], "Jiri Soukup": [["Cell map representation for hierarchical layout", ["Jiri Soukup", "J. Royle"], "https://doi.org/10.1145/800139.804591", "dac", 1980]], "J. Royle": [["Cell map representation for hierarchical layout", ["Jiri Soukup", "J. Royle"], "https://doi.org/10.1145/800139.804591", "dac", 1980]], "Alfred E. Dunlop": [["SLIM-the translation of symbolic layouts into mask data", ["Alfred E. Dunlop"], "https://doi.org/10.1145/800139.804592", "dac", 1980]], "Ulrich Lauther": [["A data structure for gridless routing", ["Ulrich Lauther"], "https://doi.org/10.1145/800139.804593", "dac", 1980]], "Hao N. Nham": [["A multiple delay simulator for MOS LSI circuits", ["Hao N. Nham", "Ajoy K. Bose"], "https://doi.org/10.1145/800139.804594", "dac", 1980], ["A mixed-mode simulator", ["Vishwani D. Agrawal", "Ajoy K. Bose", "Patrick Kozak", "Hao N. Nham", "Ernesto Pacas-Skewes"], "https://doi.org/10.1145/800139.804595", "dac", 1980]], "Ajoy K. Bose": [["A multiple delay simulator for MOS LSI circuits", ["Hao N. Nham", "Ajoy K. Bose"], "https://doi.org/10.1145/800139.804594", "dac", 1980], ["A mixed-mode simulator", ["Vishwani D. Agrawal", "Ajoy K. Bose", "Patrick Kozak", "Hao N. Nham", "Ernesto Pacas-Skewes"], "https://doi.org/10.1145/800139.804595", "dac", 1980]], "Vishwani D. Agrawal": [["A mixed-mode simulator", ["Vishwani D. Agrawal", "Ajoy K. Bose", "Patrick Kozak", "Hao N. Nham", "Ernesto Pacas-Skewes"], "https://doi.org/10.1145/800139.804595", "dac", 1980]], "Patrick Kozak": [["A mixed-mode simulator", ["Vishwani D. Agrawal", "Ajoy K. Bose", "Patrick Kozak", "Hao N. Nham", "Ernesto Pacas-Skewes"], "https://doi.org/10.1145/800139.804595", "dac", 1980]], "Ernesto Pacas-Skewes": [["A mixed-mode simulator", ["Vishwani D. Agrawal", "Ajoy K. Bose", "Patrick Kozak", "Hao N. Nham", "Ernesto Pacas-Skewes"], "https://doi.org/10.1145/800139.804595", "dac", 1980]], "Tohru Sasaki": [["MIXS: A mixed level simulator for large digital system logic verification", ["Tohru Sasaki", "Akihiko Yamada", "Shunichi Kato", "Terufumi Nakazawa", "Kyoji Tomita", "Nobuyoshi Nomizu"], "https://doi.org/10.1145/800139.804596", "dac", 1980]], "Akihiko Yamada": [["MIXS: A mixed level simulator for large digital system logic verification", ["Tohru Sasaki", "Akihiko Yamada", "Shunichi Kato", "Terufumi Nakazawa", "Kyoji Tomita", "Nobuyoshi Nomizu"], "https://doi.org/10.1145/800139.804596", "dac", 1980]], "Shunichi Kato": [["MIXS: A mixed level simulator for large digital system logic verification", ["Tohru Sasaki", "Akihiko Yamada", "Shunichi Kato", "Terufumi Nakazawa", "Kyoji Tomita", "Nobuyoshi Nomizu"], "https://doi.org/10.1145/800139.804596", "dac", 1980]], "Terufumi Nakazawa": [["MIXS: A mixed level simulator for large digital system logic verification", ["Tohru Sasaki", "Akihiko Yamada", "Shunichi Kato", "Terufumi Nakazawa", "Kyoji Tomita", "Nobuyoshi Nomizu"], "https://doi.org/10.1145/800139.804596", "dac", 1980]], "Kyoji Tomita": [["MIXS: A mixed level simulator for large digital system logic verification", ["Tohru Sasaki", "Akihiko Yamada", "Shunichi Kato", "Terufumi Nakazawa", "Kyoji Tomita", "Nobuyoshi Nomizu"], "https://doi.org/10.1145/800139.804596", "dac", 1980]], "Nobuyoshi Nomizu": [["MIXS: A mixed level simulator for large digital system logic verification", ["Tohru Sasaki", "Akihiko Yamada", "Shunichi Kato", "Terufumi Nakazawa", "Kyoji Tomita", "Nobuyoshi Nomizu"], "https://doi.org/10.1145/800139.804596", "dac", 1980]], "Dan C. Nash": [["Functional level simulation at Raytheon", ["Dan C. Nash", "Keith Russell", "Paul Silverman", "Mary Thiel"], "https://doi.org/10.1145/800139.804597", "dac", 1980]], "Keith Russell": [["Functional level simulation at Raytheon", ["Dan C. Nash", "Keith Russell", "Paul Silverman", "Mary Thiel"], "https://doi.org/10.1145/800139.804597", "dac", 1980]], "Paul Silverman": [["Functional level simulation at Raytheon", ["Dan C. Nash", "Keith Russell", "Paul Silverman", "Mary Thiel"], "https://doi.org/10.1145/800139.804597", "dac", 1980]], "Mary Thiel": [["Functional level simulation at Raytheon", ["Dan C. Nash", "Keith Russell", "Paul Silverman", "Mary Thiel"], "https://doi.org/10.1145/800139.804597", "dac", 1980]], "Sam Bala Daram": [["Position statement - CAD for VLSI", ["Sam Bala Daram"], "https://doi.org/10.1145/800139.804598", "dac", 1980]]}