architecture:
    version: '0.4'
    local:
      - name: top_level.chip[1..1]
        attributes:
            depth: 2147483647
            width: 2147483647
            reduction_supported: false
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 1
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.inter_tile_spatial_dummy[1..1]
        class: dummy_storage
        attributes:
            width: 1
            depth: 1
            datawidth: 1
            technology: -1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 1
            meshY: 1
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
      - name: top_level.on_chip_network[1..16]
        subclass: isaac_router
        attributes:
            width: 256
            depth: 2147483647
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 16
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.eDRAM_buf[1..16]
        subclass: isaac_edram
        attributes:
            depth: 2048
            width: 256
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 16
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.output_quantize[1..16]
        subclass: output_quantize_edram
        attributes:
            depth: 2048
            width: 256
            storage_for_scales: 262144
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 16
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.inter_macro_spatial_dummy[1..16]
        class: dummy_storage
        attributes:
            width: 1
            depth: 1
            datawidth: 1
            technology: -1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 16
            meshY: 1
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
      - name: top_level.inter_tile_network[1..128]
        subclass: isaac_eDRAM_bus
        attributes:
            width: 256
            depth: 2147483647
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 128
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.output_center_offset_correct[1..128]
        subclass: raella_output_center_offset_correct
        attributes:
            width: 8
            center_entries: 256
            depth: 2147483647
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 128
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
            buf_width: 64
            read_share: 0.125
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.input_buffer[1..128]
        subclass: raella_input_buffer
        attributes:
            width: 32
            depth: 512
            adc_action_share: 0.3824094213850083
            input_bits: 8
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 128
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.inter_crossbar_spatial_dummy[1..128]
        class: dummy_storage
        attributes:
            width: 1
            depth: 1
            datawidth: 1
            technology: -1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 128
            meshY: 1
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
      - name: top_level.output_register[1..512]
        subclass: raella_output_register
        attributes:
            entry_bits: 16
            width: 128
            n_entries: 256
            depth: 32
            datawidth: 2
            speculation_adc_scale: 0.3824094213850083
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 512
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
            speculation_enabled: true
            n_flags: 256
            flag_width: 64
            flag_reads_per_read: 0.125
            flag_action_share: 0.125
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.shift_add[1..512]
        subclass: shift_add_with_adc_action_share
        attributes:
            width: 8
            depth: 2147483647
            datawidth: 1
            resolution: 7
            n_adcs: 4
            adc_action_share: 0.3824094213850083
            rows: 512
            cols: 1024
            cols_active_at_once: 512
            cell_config: "/home/workspace/cell_configs/raella.cell"
            average_input_value: 0.46209163933997927
            average_cell_value: 0.010027026929520844
            latency: 1.375e-07
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 512
            meshY: 1
            technology: 32
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
            voltage_dac_bits: null
            temporal_dac_bits: null
            temporal_spiking: null
            adc_area_share: 1
            read_pulse_width: 1e-9
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.column_readout[1..512]
        subclass: column_readout
        attributes:
            bw_speculation_scale: 0.7272727272727273
            width: 8
            include_column_drivers: 0
            depth: 2147483647
            datawidth: 1
            resolution: 7
            n_adcs: 4
            adc_action_share: 0.3824094213850083
            rows: 512
            cols: 1024
            cols_active_at_once: 512
            cell_config: "/home/workspace/cell_configs/raella.cell"
            average_input_value: 0.46209163933997927
            average_cell_value: 0.010027026929520844
            latency: 1.375e-07
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 512
            meshY: 1
            technology: 32
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
            voltage_dac_bits: null
            temporal_dac_bits: null
            temporal_spiking: null
            adc_area_share: 1
            read_pulse_width: 1e-9
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.input_drivers[1..512]
        subclass: raella_dac
        attributes:
            n_components: 512
            width: 1
            n_banks: 1
            rows: 512
            cols: 1024
            cols_active_at_once: 512
            cell_config: "/home/workspace/cell_configs/raella.cell"
            average_input_value: 0.46209163933997927
            average_cell_value: 0.010027026929520844
            latency: 1.375e-07
            depth: 2147483647
            datawidth: 1
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 512
            meshY: 1
            technology: 32
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.inter_col_analog_inputs[1..512]
        attributes:
            width: 1
            depth: 512
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 512
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.inter_column_spatial_dummy[1..512]
        class: dummy_storage
        attributes:
            width: 1
            depth: 1
            datawidth: 1
            technology: -1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 512
            meshY: 1
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
      - name: top_level.timely_psubbuf[1..262144]
        subclass: timely_psubbuf
        attributes:
            width: 8
            technology: 65
            depth: 2147483647
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 262144
            meshY: 1
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.inter_cim_unit_spatial_dummy[1..262144]
        class: dummy_storage
        attributes:
            width: 1
            depth: 1
            datawidth: 1
            technology: -1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 262144
            meshY: 1
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
      - name: top_level.pim_cell[1..134217728]
        subclass: cell
        attributes:
            width: 8
            depth: 1
            width_cells: 2
            cycles_per_activation: 137.5
            read_bandwidth: 0.05818181818181818
            rows: 512
            cols: 1024
            cols_active_at_once: 512
            cell_config: "/home/workspace/cell_configs/raella.cell"
            average_input_value: 0.46209163933997927
            average_cell_value: 0.010027026929520844
            latency: 1.375e-07
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 134217728
            meshY: 1
            technology: 32
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
            voltage_dac_bits: null
            temporal_dac_bits: null
            temporal_spiking: null
            adc_action_share: 1
            adc_area_share: 1
            read_pulse_width: 1e-9
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.inter_bitwise_virtualization_spatial_dummy[1..134217728]
        class: dummy_storage
        attributes:
            width: 1
            depth: 1
            datawidth: 1
            technology: -1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 134217728
            meshY: 1
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
      - name: top_level.bugfix[1..8589934592]
        attributes:
            width: 1
            depth: 1
            datawidth: 1
            n_banks: 2
            cluster_size: 1
            reduction_supported: true
            multiple_buffering: 1
            min_utilization: 0
            allow_overbooking: false
            meshX: 8589934592
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
        class: dummy_storage
        required_actions:
          - update
          - read
          - write
      - name: top_level.virtual_bitwise_mac[1..8589934592]
        class: free_mac
        required_actions:
          - compute
        attributes:
            meshX: 8589934592
            meshY: 1
            technology: 32
            latency: 1
            cell_config: "/home/workspace/cell_configs/raella.cell"
            ACTUAL_WEIGHT_BITS: 8
            CIM_UNITS_PER_WEIGHT: '8'
            BITS_PER_CELL: 4
            WEIGHT_BITS: "88888888"
            INPUT_BITS: 8
            OUTPUT_BITS: 8
            BATCH_SIZE: 32
            AVERAGE_INPUT_VALUE: '0.46209163933997927'
            AVERAGE_WEIGHT_VALUE: 0.010027026929520844
            SUPPORTED_INPUT_BITS: 8
            SUPPORTED_WEIGHT_BITS: 8
            SUPPORTED_OUTPUT_BITS: 8
            TILES_PER_ARCH: 16
            MACROS_PER_TILE: 8
            CROSSBARS_PER_MACRO: 4
            COLUMNS_PER_CROSSBAR: 512
            CIM_UNITS_PER_COLUMN: 512
            CIM_UNIT_WIDTH_CELLS: 2
            CIM_UNIT_DEPTH_CELLS: 1
            CIM_UNIT_WIDTH_BITS: 8
            ROWS_PER_CROSSBAR: 512
            COLS_PER_CROSSBAR: 512
            CELLS_PER_CROSSBAR: 262144
            STORAGE_PER_CROSSBAR: 1048576
            ROWS_PER_MACRO: 2048
            COLS_PER_MACRO: 2048
            CELLS_PER_MACRO: 1048576
            STORAGE_PER_MACRO: 4194304
            ADC_RESOLUTION: 7
            DAC_RESOLUTION: 1
            VOLTAGE: 0.7
            LATENCY: 1e-09
            CROSSBAR_LATENCY_PRE_SPECULATION: 1.0000000000000001e-07
            TECH_NODE: 32
            CELL_CONFIG: "/home/workspace/rundir/cell_configs/raella.cell"
            INF: 2147483647
            N_VIRTUAL_MACS: 64
            N_SHIFT_ADDS_PER_BANK: 4
            DOUBLE_WIDTH_OUTPUT_REG: false
            N_ADC_PER_BANK: 4
            COLUMN_READOUT_CLASS: "isaac_adc"
            SPECULATION_ENABLED: 1
            ADC_ACTION_SHARE: '0.3824094213850083'
            CROSSBAR_LATENCY: 1.375e-07
