{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495662486995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495662486995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 22:48:06 2017 " "Processing started: Wed May 24 22:48:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495662486995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495662486995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microProcessor -c microProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microProcessor -c microProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495662486995 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495662487582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "ram.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ram.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microProcessor-microProcessor_arch " "Found design unit 1: microProcessor-microProcessor_arch" {  } { { "microProcessor.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""} { "Info" "ISGN_ENTITY_NAME" "1 microProcessor " "Found entity 1: microProcessor" {  } { { "microProcessor.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual-arch_ual " "Found design unit 1: ual-arch_ual" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual " "Found entity 1: ual" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_gen-register_gen_arch " "Found design unit 1: register_gen-register_gen_arch" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_gen " "Found entity 1: register_gen" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_inc-register_inc_arch " "Found design unit 1: register_inc-register_inc_arch" {  } { { "register_inc.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_inc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_inc " "Found entity 1: register_inc" {  } { { "register_inc.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_inc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662487989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctr-ctr_arch " "Found design unit 1: ctr-ctr_arch" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662488004 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctr " "Found entity 1: ctr" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662488004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662488004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ual.vhd 3 1 " "Found 3 design units, including 1 entities, in source file tb_ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ual-tb " "Found design unit 1: tb_ual-tb" {  } { { "tb_ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/tb_ual.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662488004 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_tb_ual " "Found design unit 2: cfg_tb_ual" {  } { { "tb_ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/tb_ual.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662488004 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ual " "Found entity 1: tb_ual" {  } { { "tb_ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/tb_ual.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662488004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662488004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microProcessor " "Elaborating entity \"microProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495662488035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:com_cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:com_cpu\"" {  } { { "microProcessor.vhd" "com_cpu" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662488035 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[0\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[0\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[1\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[1\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[2\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[2\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[3\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[3\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[4\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[4\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[5\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[5\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[6\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[6\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC_ADR\[7\] cpu.vhd(60) " "Inferred latch for \"ACC_ADR\[7\]\" at cpu.vhd(60)" {  } { { "cpu.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_gen cpu:com_cpu\|register_gen:BZ_reg " "Elaborating entity \"register_gen\" for hierarchy \"cpu:com_cpu\|register_gen:BZ_reg\"" {  } { { "cpu.vhd" "BZ_reg" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662488051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr cpu:com_cpu\|ctr:seq " "Elaborating entity \"ctr\" for hierarchy \"cpu:com_cpu\|ctr:seq\"" {  } { { "cpu.vhd" "seq" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662488051 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C ctr.vhd(91) " "VHDL Process Statement warning at ctr.vhd(91): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z ctr.vhd(98) " "VHDL Process Statement warning at ctr.vhd(98): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_AD ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_AD\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_BZ ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_BZ\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_PC ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_PC\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INC_CO ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"INC_CO\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_ADR ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"SEL_ADR\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEL_ACC ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"SEL_ACC\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_ACC ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_ACC\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOAD_I ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"LOAD_I\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr ctr.vhd(140) " "VHDL Process Statement warning at ctr.vhd(140): inferring latch(es) for signal or variable \"wr\", which holds its previous value in one or more paths through the process" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr ctr.vhd(140) " "Inferred latch for \"wr\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_I ctr.vhd(140) " "Inferred latch for \"LOAD_I\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_ACC ctr.vhd(140) " "Inferred latch for \"LOAD_ACC\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_ACC ctr.vhd(140) " "Inferred latch for \"SEL_ACC\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_ADR ctr.vhd(140) " "Inferred latch for \"SEL_ADR\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC_CO ctr.vhd(140) " "Inferred latch for \"INC_CO\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_PC ctr.vhd(140) " "Inferred latch for \"LOAD_PC\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_BZ ctr.vhd(140) " "Inferred latch for \"LOAD_BZ\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOAD_AD ctr.vhd(140) " "Inferred latch for \"LOAD_AD\" at ctr.vhd(140)" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ctr:seq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_gen cpu:com_cpu\|register_gen:I_reg " "Elaborating entity \"register_gen\" for hierarchy \"cpu:com_cpu\|register_gen:I_reg\"" {  } { { "cpu.vhd" "I_reg" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662488051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_inc cpu:com_cpu\|register_inc:PC_reg " "Elaborating entity \"register_inc\" for hierarchy \"cpu:com_cpu\|register_inc:PC_reg\"" {  } { { "cpu.vhd" "PC_reg" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662488051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ual cpu:com_cpu\|ual:alu " "Elaborating entity \"ual\" for hierarchy \"cpu:com_cpu\|ual:alu\"" {  } { { "cpu.vhd" "alu" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/cpu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662488051 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_res ual.vhd(18) " "VHDL Process Statement warning at ual.vhd(18): inferring latch(es) for signal or variable \"temp_res\", which holds its previous value in one or more paths through the process" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[0\] ual.vhd(18) " "Inferred latch for \"temp_res\[0\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[1\] ual.vhd(18) " "Inferred latch for \"temp_res\[1\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[2\] ual.vhd(18) " "Inferred latch for \"temp_res\[2\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[3\] ual.vhd(18) " "Inferred latch for \"temp_res\[3\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[4\] ual.vhd(18) " "Inferred latch for \"temp_res\[4\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[5\] ual.vhd(18) " "Inferred latch for \"temp_res\[5\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[6\] ual.vhd(18) " "Inferred latch for \"temp_res\[6\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[7\] ual.vhd(18) " "Inferred latch for \"temp_res\[7\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_res\[8\] ual.vhd(18) " "Inferred latch for \"temp_res\[8\]\" at ual.vhd(18)" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1495662488051 "|microProcessor|cpu:com_cpu|ual:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mem " "Elaborating entity \"ram\" for hierarchy \"ram:mem\"" {  } { { "microProcessor.vhd" "mem" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662488067 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:mem\|mem " "RAM logic \"ram:mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.vhd" "mem" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ram.vhd" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1495662488192 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1495662488192 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cpu:com_cpu\|ual:alu\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cpu:com_cpu\|ual:alu\|Add0\"" {  } { { "ual.vhd" "Add0" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 34 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495662489176 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1495662489176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:com_cpu\|ual:alu\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"cpu:com_cpu\|ual:alu\|lpm_add_sub:Add0\"" {  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495662489207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:com_cpu\|ual:alu\|lpm_add_sub:Add0 " "Instantiated megafunction \"cpu:com_cpu\|ual:alu\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662489207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662489207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662489207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495662489207 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1495662489207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495662489270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495662489270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|SEL_ADR " "Latch cpu:com_cpu\|ctr:seq\|SEL_ADR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489792 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_BZ " "Latch cpu:com_cpu\|ctr:seq\|LOAD_BZ has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_out " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_out" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489792 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|wr " "Latch cpu:com_cpu\|ctr:seq\|wr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489792 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_PC " "Latch cpu:com_cpu\|ctr:seq\|LOAD_PC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489792 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|INC_CO " "Latch cpu:com_cpu\|ctr:seq\|INC_CO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.fetch " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.fetch" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489793 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_AD " "Latch cpu:com_cpu\|ctr:seq\|LOAD_AD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.fetch2 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.fetch2" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489793 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[0\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489793 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|SEL_ACC " "Latch cpu:com_cpu\|ctr:seq\|SEL_ACC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489793 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_ACC " "Latch cpu:com_cpu\|ctr:seq\|LOAD_ACC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489793 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[4\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489793 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ctr:seq\|LOAD_I " "Latch cpu:com_cpu\|ctr:seq\|LOAD_I has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|ctr:seq\|etat_present.fetch " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|ctr:seq\|etat_present.fetch" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489793 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[1\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489794 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[2\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489794 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[3\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489794 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[5\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489794 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[6\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489794 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[7\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489794 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:com_cpu\|ual:alu\|temp_res\[8\] " "Latch cpu:com_cpu\|ual:alu\|temp_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:com_cpu\|register_gen:I_reg\|o\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:com_cpu\|register_gen:I_reg\|o\[3\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1495662489794 ""}  } { { "ual.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ual.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1495662489794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495662492864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495662492864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3854 " "Implemented 3854 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495662493139 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495662493139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3851 " "Implemented 3851 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495662493139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495662493139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495662493186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 22:48:13 2017 " "Processing ended: Wed May 24 22:48:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495662493186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495662493186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495662493186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495662493186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495662494179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495662494180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 22:48:13 2017 " "Processing started: Wed May 24 22:48:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495662494180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1495662494180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microProcessor -c microProcessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microProcessor -c microProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1495662494180 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1495662494238 ""}
{ "Info" "0" "" "Project  = microProcessor" {  } {  } 0 0 "Project  = microProcessor" 0 0 "Fitter" 0 0 1495662494238 ""}
{ "Info" "0" "" "Revision = microProcessor" {  } {  } 0 0 "Revision = microProcessor" 0 0 "Fitter" 0 0 1495662494238 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1495662494425 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microProcessor EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"microProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1495662494465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495662494493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1495662494493 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1495662494562 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1495662494562 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495662494890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495662494890 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1495662494890 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1495662494890 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 4002 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495662494890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 4003 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495662494890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 4004 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1495662494890 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1495662494890 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BZ " "Pin BZ not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BZ } } } { "microProcessor.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495662494970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "microProcessor.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495662494970 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "microProcessor.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1495662494970 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1495662494970 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1495662495188 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microProcessor.sdc " "Synopsys Design Constraints File file not found: 'microProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1495662495188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1495662495188 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1495662495233 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:com_cpu\|ctr:seq\|etat_present.exec_lda1 " "Destination node cpu:com_cpu\|ctr:seq\|etat_present.exec_lda1" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|ctr:seq|etat_present.exec_lda1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:com_cpu\|ctr:seq\|etat_present.exec_sta1 " "Destination node cpu:com_cpu\|ctr:seq\|etat_present.exec_sta1" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|ctr:seq|etat_present.exec_sta1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:com_cpu\|ctr:seq\|etat_present.inc_pc " "Destination node cpu:com_cpu\|ctr:seq\|etat_present.inc_pc" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|ctr:seq|etat_present.inc_pc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:com_cpu\|ctr:seq\|etat_present.start " "Destination node cpu:com_cpu\|ctr:seq\|etat_present.start" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|ctr:seq|etat_present.start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:com_cpu\|ctr:seq\|etat_present.fetch2 " "Destination node cpu:com_cpu\|ctr:seq\|etat_present.fetch2" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|ctr:seq|etat_present.fetch2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:com_cpu\|register_gen:I_reg\|o\[1\] " "Destination node cpu:com_cpu\|register_gen:I_reg\|o\[1\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|register_gen:I_reg|o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:com_cpu\|register_gen:I_reg\|o\[2\] " "Destination node cpu:com_cpu\|register_gen:I_reg\|o\[2\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|register_gen:I_reg|o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:com_cpu\|register_gen:I_reg\|o\[3\] " "Destination node cpu:com_cpu\|register_gen:I_reg\|o\[3\]" {  } { { "register_gen.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/register_gen.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|register_gen:I_reg|o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495662495358 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "microProcessor.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495662495358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:com_cpu\|ctr:seq\|Mux1~0  " "Automatically promoted node cpu:com_cpu\|ctr:seq\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:com_cpu\|ctr:seq\|etat_futur.exec_alu1~1 " "Destination node cpu:com_cpu\|ctr:seq\|etat_futur.exec_alu1~1" {  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|ctr:seq|etat_futur.exec_alu1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 3902 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1495662495358 ""}  } { { "ctr.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/ctr.vhd" 66 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpu:com_cpu|ctr:seq|Mux1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 3901 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495662495358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1495662495358 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "microProcessor.vhd" "" { Text "C:/Users/Ghaith/Documents/VHDL/Vhdl/microProcessor.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1495662495358 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1495662495628 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495662495628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1495662495628 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495662495628 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1495662495628 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1495662495644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1495662495644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1495662495644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1495662495644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1495662495644 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1495662495644 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1495662495644 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1495662495644 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1495662495644 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495662495644 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495662495644 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495662495644 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495662495644 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495662495644 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495662495644 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495662495644 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1495662495644 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1495662495644 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1495662495644 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495662495675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1495662496584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495662498023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1495662498044 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1495662504831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495662504831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1495662505206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/Ghaith/Documents/VHDL/Vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1495662511274 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1495662511274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495662520467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1495662520469 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1495662520469 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.27 " "Total time spent on timing analysis during the Fitter is 6.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1495662520556 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495662520562 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BZ 0 " "Pin \"BZ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1495662520614 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1495662520614 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495662521351 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1495662521507 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1495662522257 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1495662522549 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1495662522662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ghaith/Documents/VHDL/Vhdl/output_files/microProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Ghaith/Documents/VHDL/Vhdl/output_files/microProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1495662522909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "757 " "Peak virtual memory: 757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495662523605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 22:48:43 2017 " "Processing ended: Wed May 24 22:48:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495662523605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495662523605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495662523605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1495662523605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1495662524527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495662524527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 22:48:44 2017 " "Processing started: Wed May 24 22:48:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495662524527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1495662524527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microProcessor -c microProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off microProcessor -c microProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1495662524527 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1495662525394 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1495662525425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495662525853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 22:48:45 2017 " "Processing ended: Wed May 24 22:48:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495662525853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495662525853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495662525853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1495662525853 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1495662526502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1495662526865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495662526866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 22:48:46 2017 " "Processing started: Wed May 24 22:48:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495662526866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495662526866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microProcessor -c microProcessor " "Command: quartus_sta microProcessor -c microProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495662526866 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1495662526949 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495662527175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495662527238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1495662527238 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1495662528019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microProcessor.sdc " "Synopsys Design Constraints File file not found: 'microProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1495662528066 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1495662528066 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.fetch cpu:com_cpu\|ctr:seq\|etat_present.fetch " "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.fetch cpu:com_cpu\|ctr:seq\|etat_present.fetch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 " "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.decode cpu:com_cpu\|ctr:seq\|etat_present.decode " "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.decode cpu:com_cpu\|ctr:seq\|etat_present.decode" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 " "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 " "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:com_cpu\|register_gen:I_reg\|o\[0\] cpu:com_cpu\|register_gen:I_reg\|o\[0\] " "create_clock -period 1.000 -name cpu:com_cpu\|register_gen:I_reg\|o\[0\] cpu:com_cpu\|register_gen:I_reg\|o\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 " "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_out cpu:com_cpu\|ctr:seq\|etat_present.exec_out " "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_out cpu:com_cpu\|ctr:seq\|etat_present.exec_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp " "create_clock -period 1.000 -name cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528081 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1495662528097 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1495662528097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495662528175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.272 " "Worst-case setup slack is -14.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.272      -123.374 cpu:com_cpu\|register_gen:I_reg\|o\[0\]  " "  -14.272      -123.374 cpu:com_cpu\|register_gen:I_reg\|o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.886    -16072.030 clk  " "  -11.886    -16072.030 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.088        -7.359 cpu:com_cpu\|ctr:seq\|etat_present.decode  " "   -4.088        -7.359 cpu:com_cpu\|ctr:seq\|etat_present.decode " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.636        -7.102 cpu:com_cpu\|ctr:seq\|etat_present.fetch  " "   -3.636        -7.102 cpu:com_cpu\|ctr:seq\|etat_present.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301        -2.301 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1  " "   -2.301        -2.301 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.825        -1.240 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2  " "   -0.825        -1.240 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408        -0.408 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2  " "   -0.408        -0.408 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073        -0.073 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2  " "   -0.073        -0.073 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032        -0.032 cpu:com_cpu\|ctr:seq\|etat_present.exec_out  " "   -0.032        -0.032 cpu:com_cpu\|ctr:seq\|etat_present.exec_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp  " "    0.551         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495662528175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.912 " "Worst-case hold slack is -2.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.912       -16.738 clk  " "   -2.912       -16.738 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.026       -15.414 cpu:com_cpu\|register_gen:I_reg\|o\[0\]  " "   -2.026       -15.414 cpu:com_cpu\|register_gen:I_reg\|o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.949        -1.949 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1  " "   -1.949        -1.949 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.239        -1.239 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp  " "   -1.239        -1.239 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637        -1.124 cpu:com_cpu\|ctr:seq\|etat_present.fetch  " "   -0.637        -1.124 cpu:com_cpu\|ctr:seq\|etat_present.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620        -0.620 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2  " "   -0.620        -0.620 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608        -0.608 cpu:com_cpu\|ctr:seq\|etat_present.exec_out  " "   -0.608        -0.608 cpu:com_cpu\|ctr:seq\|etat_present.exec_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428        -0.428 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2  " "   -0.428        -0.428 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.127        -0.138 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2  " "   -0.127        -0.138 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015        -0.015 cpu:com_cpu\|ctr:seq\|etat_present.decode  " "   -0.015        -0.015 cpu:com_cpu\|ctr:seq\|etat_present.decode " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495662528206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495662528222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495662528222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631     -2565.387 clk  " "   -1.631     -2565.387 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.decode  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.decode " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_out  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.fetch  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|register_gen:I_reg\|o\[0\]  " "    0.500         0.000 cpu:com_cpu\|register_gen:I_reg\|o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495662528222 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495662528860 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1495662528860 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1495662528992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.155 " "Worst-case setup slack is -5.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.155       -44.315 cpu:com_cpu\|register_gen:I_reg\|o\[0\]  " "   -5.155       -44.315 cpu:com_cpu\|register_gen:I_reg\|o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.644     -4516.294 clk  " "   -3.644     -4516.294 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581        -2.865 cpu:com_cpu\|ctr:seq\|etat_present.decode  " "   -1.581        -2.865 cpu:com_cpu\|ctr:seq\|etat_present.decode " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.420        -2.787 cpu:com_cpu\|ctr:seq\|etat_present.fetch  " "   -1.420        -2.787 cpu:com_cpu\|ctr:seq\|etat_present.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.919        -0.919 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1  " "   -0.919        -0.919 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2  " "    0.086         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2  " "    0.197         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2  " "    0.310         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_out  " "    0.320         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp  " "    0.523         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495662529000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.448 " "Worst-case hold slack is -1.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448       -19.743 clk  " "   -1.448       -19.743 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373       -11.174 cpu:com_cpu\|register_gen:I_reg\|o\[0\]  " "   -1.373       -11.174 cpu:com_cpu\|register_gen:I_reg\|o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.713        -0.713 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1  " "   -0.713        -0.713 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430        -0.430 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp  " "   -0.430        -0.430 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215        -0.215 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2  " "   -0.215        -0.215 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208        -0.208 cpu:com_cpu\|ctr:seq\|etat_present.exec_out  " "   -0.208        -0.208 cpu:com_cpu\|ctr:seq\|etat_present.exec_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199        -0.355 cpu:com_cpu\|ctr:seq\|etat_present.fetch  " "   -0.199        -0.355 cpu:com_cpu\|ctr:seq\|etat_present.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160        -0.160 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2  " "   -0.160        -0.160 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049        -0.092 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2  " "   -0.049        -0.092 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015         0.000 cpu:com_cpu\|ctr:seq\|etat_present.decode  " "    0.015         0.000 cpu:com_cpu\|ctr:seq\|etat_present.decode " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495662529040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495662529049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1495662529056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -2099.380 clk  " "   -1.380     -2099.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.decode  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.decode " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_alu2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_jmp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_lda2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_out  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.exec_sta2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.fetch  " "    0.500         0.000 cpu:com_cpu\|ctr:seq\|etat_present.fetch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 cpu:com_cpu\|register_gen:I_reg\|o\[0\]  " "    0.500         0.000 cpu:com_cpu\|register_gen:I_reg\|o\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1495662529064 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1495662529624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495662529674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1495662529674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495662529812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 22:48:49 2017 " "Processing ended: Wed May 24 22:48:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495662529812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495662529812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495662529812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495662529812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495662530702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495662530703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 22:48:50 2017 " "Processing started: Wed May 24 22:48:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495662530703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495662530703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off microProcessor -c microProcessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off microProcessor -c microProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495662530703 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "microProcessor.vho\", \"microProcessor_fast.vho microProcessor_vhd.sdo microProcessor_vhd_fast.sdo C:/Users/Ghaith/Documents/VHDL/Vhdl/simulation/modelsim/ simulation " "Generated files \"microProcessor.vho\", \"microProcessor_fast.vho\", \"microProcessor_vhd.sdo\" and \"microProcessor_vhd_fast.sdo\" in directory \"C:/Users/Ghaith/Documents/VHDL/Vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1495662532396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495662532531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 22:48:52 2017 " "Processing ended: Wed May 24 22:48:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495662532531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495662532531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495662532531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495662532531 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495662533209 ""}
