============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:36:31 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3362 ps) Late External Delay Assertion at pin out_gfm[1]
          Group: in2out
     Startpoint: (F) in_fragment[60]
          Clock: (R) clk
       Endpoint: (F) out_gfm[1]
          Clock: (R) clk

                        Capture       Launch     
           Path Delay:+    9000            -     
           Drv Adjust:+       0            6     
          Src Latency:+       0            0     
          Net Latency:+       0 (I)        0 (I) 
        Capture Clock:+       0                  
              Arrival:=    9000            6     
                                                 
         Output Delay:-    2000                  
          Uncertainty:-      50                  
        Required Time:=    6950                  
         Launch Clock:-       6                  
          Input Delay:-    2000                  
            Data Path:-    1582                  
                Slack:=    3362                  

Exceptions/Constraints:
  max_delay                9000            proj.sdc_line_18        
  input_delay              2000            proj.sdc_line_15_451_1  
  output_delay             2000            proj.sdc_line_17_4374_1 

#--------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge      Cell        Fanout Trans Delay Arrival 
#                                                             (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  in_fragment[60] -       -     F     (arrival)            1    43     0    2006 
  g24840/Y        -       A1->Y R     OAI221_X1M_A9TL      1   240   172    2178 
  g24815/Y        -       A->Y  F     INV_X1M_A9TL         1    90    98    2276 
  g24597/Y        -       B0->Y R     AOI31_X1M_A9TL       1   194   149    2425 
  g22719__1881/Y  -       B1->Y F     OAI222_X1M_A9TL      1   177   189    2615 
  g22674__6417/Y  -       A->Y  F     MXT2_X0P7M_A9TL      1    84   210    2824 
  g22606__6131/Y  -       B1->Y R     AOI32_X1M_A9TL       1   196   158    2982 
  g22603__5122/Y  -       A1->Y F     OAI22_X1M_A9TL       1   128   148    3130 
  g22579__1881/Y  -       B->Y  F     OR2_X0P5M_A9TL       4   201   250    3380 
  g22545__2802/Y  -       AN->Y F     NOR2B_X1M_A9TL       1   146   208    3588 
  out_gfm[1]      -       -     F     (port)               -     -     0    3588 
#--------------------------------------------------------------------------------

