circuit N64DevCartMain :
  module N64DevCartMain :
    input clock : Clock
    input reset : UInt<1>
    input io_n64adi : UInt<16>
    input io_n64readn : UInt<1>
    input io_n64alel : UInt<1>
    input io_n64aleh : UInt<1>
    output io_n64ado : UInt<16>
  
    reg addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr) @[N64DevCartMain.scala 23:23]
    node _T = eq(io_n64aleh, UInt<1>("h0")) @[N64DevCartMain.scala 24:11]
    node _T_1 = eq(io_n64aleh, UInt<1>("h0")) @[N64DevCartMain.scala 24:35]
    reg _T_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_2) @[N64DevCartMain.scala 24:34]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[N64DevCartMain.scala 24:26]
    node _T_4 = and(_T, _T_3) @[N64DevCartMain.scala 24:23]
    node _T_5 = and(addr, UInt<16>("hffff")) @[N64DevCartMain.scala 25:23]
    node _T_6 = and(io_n64adi, UInt<16>("hffff")) @[N64DevCartMain.scala 25:50]
    node _T_7 = shl(_T_6, 16) @[N64DevCartMain.scala 25:63]
    node _T_8 = or(_T_5, _T_7) @[N64DevCartMain.scala 25:36]
    node _T_9 = eq(io_n64alel, UInt<1>("h0")) @[N64DevCartMain.scala 26:17]
    node _T_10 = eq(io_n64alel, UInt<1>("h0")) @[N64DevCartMain.scala 26:41]
    reg _T_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_11) @[N64DevCartMain.scala 26:40]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[N64DevCartMain.scala 26:32]
    node _T_13 = and(_T_9, _T_12) @[N64DevCartMain.scala 26:29]
    node _T_14 = and(addr, UInt<32>("hffff0000")) @[N64DevCartMain.scala 27:23]
    node _T_15 = and(io_n64adi, UInt<16>("hffff")) @[N64DevCartMain.scala 27:53]
    node _T_16 = or(_T_14, _T_15) @[N64DevCartMain.scala 27:40]
    node _T_17 = eq(io_n64readn, UInt<1>("h0")) @[N64DevCartMain.scala 28:40]
    reg _T_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_18) @[N64DevCartMain.scala 28:39]
    node _T_19 = and(io_n64readn, _T_18) @[N64DevCartMain.scala 28:29]
    node _T_20 = add(addr, UInt<2>("h2")) @[N64DevCartMain.scala 29:22]
    node _T_21 = tail(_T_20, 1) @[N64DevCartMain.scala 29:22]
    node _GEN_0 = mux(_T_19, _T_21, addr) @[N64DevCartMain.scala 28:55]
    node _GEN_1 = mux(_T_13, _T_16, _GEN_0) @[N64DevCartMain.scala 26:55]
    node _GEN_2 = mux(_T_4, _T_8, _GEN_1) @[N64DevCartMain.scala 24:49]
    node _T_22 = shr(addr, 1) @[N64DevCartMain.scala 31:30]
    node _T_23 = bits(_T_22, 4, 0)
    node memory_0 = UInt<16>("h2") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_3 = validif(eq(UInt<1>("h0"), _T_23), memory_0) @[N64DevCartMain.scala 31:15]
    node memory_1 = UInt<16>("h3") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_4 = mux(eq(UInt<1>("h1"), _T_23), memory_1, _GEN_3) @[N64DevCartMain.scala 31:15]
    node memory_2 = UInt<16>("h5") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_5 = mux(eq(UInt<2>("h2"), _T_23), memory_2, _GEN_4) @[N64DevCartMain.scala 31:15]
    node memory_3 = UInt<16>("h7") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_6 = mux(eq(UInt<2>("h3"), _T_23), memory_3, _GEN_5) @[N64DevCartMain.scala 31:15]
    node memory_4 = UInt<16>("hb") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_7 = mux(eq(UInt<3>("h4"), _T_23), memory_4, _GEN_6) @[N64DevCartMain.scala 31:15]
    node memory_5 = UInt<16>("hd") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_8 = mux(eq(UInt<3>("h5"), _T_23), memory_5, _GEN_7) @[N64DevCartMain.scala 31:15]
    node memory_6 = UInt<16>("h11") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_9 = mux(eq(UInt<3>("h6"), _T_23), memory_6, _GEN_8) @[N64DevCartMain.scala 31:15]
    node memory_7 = UInt<16>("h13") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_10 = mux(eq(UInt<3>("h7"), _T_23), memory_7, _GEN_9) @[N64DevCartMain.scala 31:15]
    node memory_8 = UInt<16>("h17") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_11 = mux(eq(UInt<4>("h8"), _T_23), memory_8, _GEN_10) @[N64DevCartMain.scala 31:15]
    node memory_9 = UInt<16>("h1d") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_12 = mux(eq(UInt<4>("h9"), _T_23), memory_9, _GEN_11) @[N64DevCartMain.scala 31:15]
    node memory_10 = UInt<16>("h1f") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_13 = mux(eq(UInt<4>("ha"), _T_23), memory_10, _GEN_12) @[N64DevCartMain.scala 31:15]
    node memory_11 = UInt<16>("h25") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_14 = mux(eq(UInt<4>("hb"), _T_23), memory_11, _GEN_13) @[N64DevCartMain.scala 31:15]
    node memory_12 = UInt<16>("h29") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_15 = mux(eq(UInt<4>("hc"), _T_23), memory_12, _GEN_14) @[N64DevCartMain.scala 31:15]
    node memory_13 = UInt<16>("h2b") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_16 = mux(eq(UInt<4>("hd"), _T_23), memory_13, _GEN_15) @[N64DevCartMain.scala 31:15]
    node memory_14 = UInt<16>("h2f") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_17 = mux(eq(UInt<4>("he"), _T_23), memory_14, _GEN_16) @[N64DevCartMain.scala 31:15]
    node memory_15 = UInt<16>("h35") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_18 = mux(eq(UInt<4>("hf"), _T_23), memory_15, _GEN_17) @[N64DevCartMain.scala 31:15]
    node memory_16 = UInt<16>("h3b") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_19 = mux(eq(UInt<5>("h10"), _T_23), memory_16, _GEN_18) @[N64DevCartMain.scala 31:15]
    node memory_17 = UInt<16>("h3d") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_20 = mux(eq(UInt<5>("h11"), _T_23), memory_17, _GEN_19) @[N64DevCartMain.scala 31:15]
    node memory_18 = UInt<16>("h43") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_21 = mux(eq(UInt<5>("h12"), _T_23), memory_18, _GEN_20) @[N64DevCartMain.scala 31:15]
    node memory_19 = UInt<16>("h47") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_22 = mux(eq(UInt<5>("h13"), _T_23), memory_19, _GEN_21) @[N64DevCartMain.scala 31:15]
    node memory_20 = UInt<16>("h49") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_23 = mux(eq(UInt<5>("h14"), _T_23), memory_20, _GEN_22) @[N64DevCartMain.scala 31:15]
    node memory_21 = UInt<16>("h4f") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_24 = mux(eq(UInt<5>("h15"), _T_23), memory_21, _GEN_23) @[N64DevCartMain.scala 31:15]
    node memory_22 = UInt<16>("h53") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_25 = mux(eq(UInt<5>("h16"), _T_23), memory_22, _GEN_24) @[N64DevCartMain.scala 31:15]
    node memory_23 = UInt<16>("h59") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_26 = mux(eq(UInt<5>("h17"), _T_23), memory_23, _GEN_25) @[N64DevCartMain.scala 31:15]
    node memory_24 = UInt<16>("h61") @[N64DevCartMain.scala 15:25 N64DevCartMain.scala 15:25]
    node _GEN_27 = mux(eq(UInt<5>("h18"), _T_23), memory_24, _GEN_26) @[N64DevCartMain.scala 31:15]
    node _memory_T_23 = _GEN_27 @[N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15 N64DevCartMain.scala 31:15]
    io_n64ado <= _memory_T_23 @[N64DevCartMain.scala 31:15]
    addr <= mux(reset, UInt<32>("h0"), _GEN_2) @[N64DevCartMain.scala 25:14 N64DevCartMain.scala 27:14 N64DevCartMain.scala 29:14]
    _T_2 <= _T_1 @[N64DevCartMain.scala 24:34]
    _T_11 <= _T_10 @[N64DevCartMain.scala 26:40]
    _T_18 <= _T_17 @[N64DevCartMain.scala 28:39]
