--------------- Build Started: 10/06/2016 19:31:56 Project: Lab2_Software, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Jonah\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "E:\Documents\PSoC Creator\engr478labs\Lab2_Software.cydsn\Lab2_Software.cyprj" -d CY8C5888LTI-LP097 -s "E:\Documents\PSoC Creator\engr478labs\Lab2_Software.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * E:\Documents\PSoC Creator\engr478labs\Lab2_Software.cydsn\codegentemp\Lab2_Software.rpt (Tech mapping)
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 10/06/2016 19:32:11 ---------------
