============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Wed Aug 21 19:04:20 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(225)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  1.121996s wall, 0.967206s user + 0.093601s system = 1.060807s CPU (94.5%)

RUN-1004 : used memory is 128 MB, reserved memory is 107 MB, peak memory is 128 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-8007 ERROR: 'Npulse' is not declared in CPLD_SOC_AHB_TOP.v(119)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(260)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2033/8807 useful/useless nets, 1838/8709 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1021 : Optimized 23 onehot mux instances.
SYN-1020 : Optimized 123 distributor mux.
SYN-1016 : Merged 237 instances.
SYN-1015 : Optimize round 1, 18147 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1941/521 useful/useless nets, 1746/129 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg12_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 187 better
SYN-1014 : Optimize round 3
SYN-1032 : 1938/1 useful/useless nets, 1743/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 1938/0 useful/useless nets, 1743/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.526164s wall, 1.918812s user + 0.124801s system = 2.043613s CPU (133.9%)

RUN-1004 : used memory is 132 MB, reserved memory is 139 MB, peak memory is 155 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1090
  #and                317
  #nand                 0
  #or                 211
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            465

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |607    |482    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2049/28 useful/useless nets, 1855/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2455/0 useful/useless nets, 2262/0 useful/useless insts
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 253 better
SYN-2501 : Optimize round 2
SYN-1032 : 2437/0 useful/useless nets, 2244/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 2889/0 useful/useless nets, 2696/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10161, tnet num: 2904, tinst num: 2695, tnode num: 16806, tedge num: 17687.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1805 instances into 550 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1626/0 useful/useless nets, 1433/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 550 LUT to BLE ...
SYN-4008 : Packed 550 LUT and 277 SEQ to BLE.
SYN-4003 : Packing 203 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (203 nodes)...
SYN-4004 : #1: Packed 73 SEQ (3895 nodes)...
SYN-4004 : #2: Packed 122 SEQ (28557 nodes)...
SYN-4004 : #3: Packed 185 SEQ (17703 nodes)...
SYN-4004 : #4: Packed 201 SEQ (774 nodes)...
SYN-4004 : #5: Packed 201 SEQ (0 nodes)...
SYN-4005 : Packed 201 SEQ with LUT/SLICE
SYN-4006 : 76 single LUT's are left
SYN-4006 : 203 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 552/865 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  706   out of   4480   15.76%
#reg                  480   out of   4480   10.71%
#le                   706
  #lut only           226   out of    706   32.01%
  #reg only             0   out of    706    0.00%
  #lut&reg            480   out of    706   67.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |706   |706   |480   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.292609s wall, 2.137214s user + 0.140401s system = 2.277615s CPU (99.3%)

RUN-1004 : used memory is 176 MB, reserved memory is 167 MB, peak memory is 177 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 19 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 461 instances
RUN-1001 : 177 mslices, 176 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 570 nets have 2 pins
RUN-1001 : 411 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 459 instances, 353 slices, 9 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4511, tnet num: 1133, tinst num: 459, tnode num: 5469, tedge num: 7244.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.203962s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 164427
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.905446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 100182, overlap = 0
PHY-3002 : Step(2): len = 76167.5, overlap = 2.25
PHY-3002 : Step(3): len = 63854.8, overlap = 6
PHY-3002 : Step(4): len = 55244.7, overlap = 11.75
PHY-3002 : Step(5): len = 48445.5, overlap = 17
PHY-3002 : Step(6): len = 43160.1, overlap = 20.25
PHY-3002 : Step(7): len = 38109.5, overlap = 25.75
PHY-3002 : Step(8): len = 35626.2, overlap = 31
PHY-3002 : Step(9): len = 32702.6, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05427e-05
PHY-3002 : Step(10): len = 32199.3, overlap = 36.5
PHY-3002 : Step(11): len = 34093, overlap = 26.25
PHY-3002 : Step(12): len = 35823.1, overlap = 21
PHY-3002 : Step(13): len = 34003.1, overlap = 23.75
PHY-3002 : Step(14): len = 33239.6, overlap = 23.5
PHY-3002 : Step(15): len = 33166.4, overlap = 24.75
PHY-3002 : Step(16): len = 33288.7, overlap = 22.25
PHY-3002 : Step(17): len = 32856, overlap = 26
PHY-3002 : Step(18): len = 32921.6, overlap = 26
PHY-3002 : Step(19): len = 32611.9, overlap = 27
PHY-3002 : Step(20): len = 32224.3, overlap = 28
PHY-3002 : Step(21): len = 32229, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10855e-05
PHY-3002 : Step(22): len = 31944.4, overlap = 30
PHY-3002 : Step(23): len = 32123.1, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.2171e-05
PHY-3002 : Step(24): len = 32663.4, overlap = 30.5
PHY-3002 : Step(25): len = 33536.8, overlap = 32
PHY-3002 : Step(26): len = 33157.7, overlap = 32.5
PHY-3002 : Step(27): len = 33252.4, overlap = 31.5
PHY-3002 : Step(28): len = 33252.4, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000164342
PHY-3002 : Step(29): len = 33533.7, overlap = 28.5
PHY-3002 : Step(30): len = 34048.6, overlap = 25.75
PHY-3002 : Step(31): len = 34158.9, overlap = 19.75
PHY-3002 : Step(32): len = 34272.6, overlap = 17.5
PHY-3002 : Step(33): len = 34346, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.905446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.25956e-06
PHY-3002 : Step(34): len = 33764.7, overlap = 27.5
PHY-3002 : Step(35): len = 33502.5, overlap = 31.5
PHY-3002 : Step(36): len = 32233.9, overlap = 36.25
PHY-3002 : Step(37): len = 31522.7, overlap = 34.75
PHY-3002 : Step(38): len = 31153.2, overlap = 32.5
PHY-3002 : Step(39): len = 29866.7, overlap = 35.75
PHY-3002 : Step(40): len = 29429.7, overlap = 36
PHY-3002 : Step(41): len = 29428.8, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25191e-05
PHY-3002 : Step(42): len = 29502.7, overlap = 34.5
PHY-3002 : Step(43): len = 29903.7, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.39664e-05
PHY-3002 : Step(44): len = 30296.2, overlap = 34.25
PHY-3002 : Step(45): len = 31753.8, overlap = 35
PHY-3002 : Step(46): len = 31489.6, overlap = 33.75
PHY-3002 : Step(47): len = 31488.9, overlap = 30.75
PHY-3002 : Step(48): len = 31488.9, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.79328e-05
PHY-3002 : Step(49): len = 32270.6, overlap = 30
PHY-3002 : Step(50): len = 33052.4, overlap = 31.25
PHY-3002 : Step(51): len = 32784.9, overlap = 30
PHY-3002 : Step(52): len = 32974.1, overlap = 28
PHY-3002 : Step(53): len = 33122.3, overlap = 27
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.58655e-05
PHY-3002 : Step(54): len = 33549.7, overlap = 26.25
PHY-3002 : Step(55): len = 34319.9, overlap = 24.75
PHY-3002 : Step(56): len = 34381.4, overlap = 21.5
PHY-3002 : Step(57): len = 34701.9, overlap = 17.25
PHY-3002 : Step(58): len = 34477.3, overlap = 16
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.905446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.58927e-05
PHY-3002 : Step(59): len = 35213.8, overlap = 50
PHY-3002 : Step(60): len = 35553.4, overlap = 50.5
PHY-3002 : Step(61): len = 34771.3, overlap = 48.5
PHY-3002 : Step(62): len = 33898.1, overlap = 49
PHY-3002 : Step(63): len = 33558.5, overlap = 49.25
PHY-3002 : Step(64): len = 33210.9, overlap = 50.75
PHY-3002 : Step(65): len = 32593.6, overlap = 51.5
PHY-3002 : Step(66): len = 32402.1, overlap = 52.5
PHY-3002 : Step(67): len = 32152.8, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.17853e-05
PHY-3002 : Step(68): len = 33399.6, overlap = 49
PHY-3002 : Step(69): len = 34281.7, overlap = 47.5
PHY-3002 : Step(70): len = 34473.8, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143459
PHY-3002 : Step(71): len = 35696.3, overlap = 42.75
PHY-3002 : Step(72): len = 36961.5, overlap = 38.75
PHY-3002 : Step(73): len = 37156.1, overlap = 38.75
PHY-3002 : Step(74): len = 37007.7, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000282041
PHY-3002 : Step(75): len = 38222.2, overlap = 37
PHY-3002 : Step(76): len = 38955.6, overlap = 34
PHY-3002 : Step(77): len = 39378.8, overlap = 33.25
PHY-3002 : Step(78): len = 39239, overlap = 32.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000564082
PHY-3002 : Step(79): len = 40128.3, overlap = 32.75
PHY-3002 : Step(80): len = 40637.7, overlap = 31.5
PHY-3002 : Step(81): len = 41256, overlap = 32.75
PHY-3002 : Step(82): len = 41234.8, overlap = 32
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.108526s wall, 0.109201s user + 0.046800s system = 0.156001s CPU (143.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.905446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000672719
PHY-3002 : Step(83): len = 41783.5, overlap = 12.25
PHY-3002 : Step(84): len = 41944.9, overlap = 13.5
PHY-3002 : Step(85): len = 41459.7, overlap = 17.75
PHY-3002 : Step(86): len = 41286.8, overlap = 18.25
PHY-3002 : Step(87): len = 41225.5, overlap = 21.75
PHY-3002 : Step(88): len = 41152.9, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00134544
PHY-3002 : Step(89): len = 41661.3, overlap = 24
PHY-3002 : Step(90): len = 41879.1, overlap = 22.25
PHY-3002 : Step(91): len = 42192.8, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00269088
PHY-3002 : Step(92): len = 42522.5, overlap = 23.25
PHY-3002 : Step(93): len = 42719, overlap = 23
PHY-3002 : Step(94): len = 43041.4, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008347s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44262.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 44230.5, Over = 0
RUN-1003 : finish command "place" in  3.305324s wall, 4.539629s user + 0.811205s system = 5.350834s CPU (161.9%)

RUN-1004 : used memory is 176 MB, reserved memory is 166 MB, peak memory is 178 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 493 to 341
PHY-1001 : Pin misalignment score is improved from 341 to 327
PHY-1001 : Pin misalignment score is improved from 327 to 326
PHY-1001 : Pin misalignment score is improved from 326 to 326
PHY-1001 : Pin local connectivity score is improved from 89 to 0
PHY-1001 : Pin misalignment score is improved from 382 to 346
PHY-1001 : Pin misalignment score is improved from 346 to 344
PHY-1001 : Pin misalignment score is improved from 344 to 344
PHY-1001 : Pin local connectivity score is improved from 43 to 0
PHY-1001 : End pin swap;  0.309632s wall, 0.327602s user + 0.046800s system = 0.374402s CPU (120.9%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 461 instances
RUN-1001 : 177 mslices, 176 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 570 nets have 2 pins
RUN-1001 : 411 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 52264, over cnt = 201(2%), over = 430, worst = 10
PHY-1002 : len = 53432, over cnt = 139(1%), over = 248, worst = 5
PHY-1002 : len = 54624, over cnt = 132(1%), over = 176, worst = 3
PHY-1002 : len = 57400, over cnt = 35(0%), over = 38, worst = 2
PHY-1002 : len = 58368, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 58400, over cnt = 18(0%), over = 18, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4511, tnet num: 1133, tinst num: 459, tnode num: 5469, tedge num: 7244.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.599223s wall, 0.608404s user + 0.031200s system = 0.639604s CPU (106.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.039982s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (156.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 104456, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 4.080607s wall, 5.288434s user + 0.234002s system = 5.522435s CPU (135.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 103368, over cnt = 33(0%), over = 33, worst = 1
PHY-1001 : End DR Iter 1; 0.133630s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (105.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 103536, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.087619s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (89.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 103576, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 103576
PHY-1001 : End DR Iter 3; 0.016738s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.064961s wall, 11.388073s user + 0.577204s system = 11.965277s CPU (132.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.080980s wall, 12.433280s user + 0.655204s system = 13.088484s CPU (129.8%)

RUN-1004 : used memory is 229 MB, reserved memory is 213 MB, peak memory is 289 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  706   out of   4480   15.76%
#reg                  480   out of   4480   10.71%
#le                   706
  #lut only           226   out of    706   32.01%
  #reg only             0   out of    706    0.00%
  #lut&reg            480   out of    706   67.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4511, tnet num: 1133, tinst num: 459, tnode num: 5469, tedge num: 7244.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 461
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1135, pip num: 9543
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 643 valid insts, and 26814 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  6.382874s wall, 11.793676s user + 0.358802s system = 12.152478s CPU (190.4%)

RUN-1004 : used memory is 307 MB, reserved memory is 284 MB, peak memory is 315 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2033/8807 useful/useless nets, 1838/8709 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1021 : Optimized 23 onehot mux instances.
SYN-1020 : Optimized 123 distributor mux.
SYN-1016 : Merged 237 instances.
SYN-1015 : Optimize round 1, 18147 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 1941/521 useful/useless nets, 1746/129 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg12_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 187 better
SYN-1014 : Optimize round 3
SYN-1032 : 1938/1 useful/useless nets, 1743/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 1938/0 useful/useless nets, 1743/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.548119s wall, 1.794012s user + 0.031200s system = 1.825212s CPU (117.9%)

RUN-1004 : used memory is 225 MB, reserved memory is 207 MB, peak memory is 315 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1090
  #and                317
  #nand                 0
  #or                 211
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                482
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            465

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |607    |482    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2049/28 useful/useless nets, 1855/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2455/0 useful/useless nets, 2262/0 useful/useless insts
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 253 better
SYN-2501 : Optimize round 2
SYN-1032 : 2437/0 useful/useless nets, 2244/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 2889/0 useful/useless nets, 2696/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10161, tnet num: 2904, tinst num: 2695, tnode num: 16806, tedge num: 17687.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-2581 : Mapping with K=5, #lut = 548 (3.92), #lev = 7 (3.56)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1805 instances into 550 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1626/0 useful/useless nets, 1433/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 480 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 550 LUT to BLE ...
SYN-4008 : Packed 550 LUT and 277 SEQ to BLE.
SYN-4003 : Packing 203 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (203 nodes)...
SYN-4004 : #1: Packed 73 SEQ (3895 nodes)...
SYN-4004 : #2: Packed 122 SEQ (28557 nodes)...
SYN-4004 : #3: Packed 185 SEQ (17703 nodes)...
SYN-4004 : #4: Packed 201 SEQ (774 nodes)...
SYN-4004 : #5: Packed 201 SEQ (0 nodes)...
SYN-4005 : Packed 201 SEQ with LUT/SLICE
SYN-4006 : 76 single LUT's are left
SYN-4006 : 203 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 552/865 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  706   out of   4480   15.76%
#reg                  480   out of   4480   10.71%
#le                   706
  #lut only           226   out of    706   32.01%
  #reg only             0   out of    706    0.00%
  #lut&reg            480   out of    706   67.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |706   |706   |480   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.119163s wall, 2.527216s user + 0.078001s system = 2.605217s CPU (122.9%)

RUN-1004 : used memory is 239 MB, reserved memory is 222 MB, peak memory is 315 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 19 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 461 instances
RUN-1001 : 177 mslices, 176 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 570 nets have 2 pins
RUN-1001 : 411 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 459 instances, 353 slices, 9 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4511, tnet num: 1133, tinst num: 459, tnode num: 5469, tedge num: 7244.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.196475s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (103.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 164427
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.905446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(95): len = 100182, overlap = 0
PHY-3002 : Step(96): len = 76167.5, overlap = 2.25
PHY-3002 : Step(97): len = 63854.8, overlap = 6
PHY-3002 : Step(98): len = 55244.7, overlap = 11.75
PHY-3002 : Step(99): len = 48445.5, overlap = 17
PHY-3002 : Step(100): len = 43160.1, overlap = 20.25
PHY-3002 : Step(101): len = 38109.5, overlap = 25.75
PHY-3002 : Step(102): len = 35626.2, overlap = 31
PHY-3002 : Step(103): len = 32702.6, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05427e-05
PHY-3002 : Step(104): len = 32199.3, overlap = 36.5
PHY-3002 : Step(105): len = 34093, overlap = 26.25
PHY-3002 : Step(106): len = 35823.1, overlap = 21
PHY-3002 : Step(107): len = 34003.1, overlap = 23.75
PHY-3002 : Step(108): len = 33239.6, overlap = 23.5
PHY-3002 : Step(109): len = 33166.4, overlap = 24.75
PHY-3002 : Step(110): len = 33288.7, overlap = 22.25
PHY-3002 : Step(111): len = 32856, overlap = 26
PHY-3002 : Step(112): len = 32921.6, overlap = 26
PHY-3002 : Step(113): len = 32611.9, overlap = 27
PHY-3002 : Step(114): len = 32224.3, overlap = 28
PHY-3002 : Step(115): len = 32229, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10855e-05
PHY-3002 : Step(116): len = 31944.4, overlap = 30
PHY-3002 : Step(117): len = 32123.1, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.2171e-05
PHY-3002 : Step(118): len = 32663.4, overlap = 30.5
PHY-3002 : Step(119): len = 33536.8, overlap = 32
PHY-3002 : Step(120): len = 33157.7, overlap = 32.5
PHY-3002 : Step(121): len = 33252.4, overlap = 31.5
PHY-3002 : Step(122): len = 33252.4, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000164342
PHY-3002 : Step(123): len = 33533.7, overlap = 28.5
PHY-3002 : Step(124): len = 34048.6, overlap = 25.75
PHY-3002 : Step(125): len = 34158.9, overlap = 19.75
PHY-3002 : Step(126): len = 34272.6, overlap = 17.5
PHY-3002 : Step(127): len = 34346, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.905446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.25956e-06
PHY-3002 : Step(128): len = 33764.7, overlap = 27.5
PHY-3002 : Step(129): len = 33502.5, overlap = 31.5
PHY-3002 : Step(130): len = 32233.9, overlap = 36.25
PHY-3002 : Step(131): len = 31522.7, overlap = 34.75
PHY-3002 : Step(132): len = 31153.2, overlap = 32.5
PHY-3002 : Step(133): len = 29866.7, overlap = 35.75
PHY-3002 : Step(134): len = 29429.7, overlap = 36
PHY-3002 : Step(135): len = 29428.8, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25191e-05
PHY-3002 : Step(136): len = 29502.7, overlap = 34.5
PHY-3002 : Step(137): len = 29903.7, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.39664e-05
PHY-3002 : Step(138): len = 30296.2, overlap = 34.25
PHY-3002 : Step(139): len = 31753.8, overlap = 35
PHY-3002 : Step(140): len = 31489.6, overlap = 33.75
PHY-3002 : Step(141): len = 31488.9, overlap = 30.75
PHY-3002 : Step(142): len = 31488.9, overlap = 30.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.79328e-05
PHY-3002 : Step(143): len = 32270.6, overlap = 30
PHY-3002 : Step(144): len = 33052.4, overlap = 31.25
PHY-3002 : Step(145): len = 32784.9, overlap = 30
PHY-3002 : Step(146): len = 32974.1, overlap = 28
PHY-3002 : Step(147): len = 33122.3, overlap = 27
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.58655e-05
PHY-3002 : Step(148): len = 33549.7, overlap = 26.25
PHY-3002 : Step(149): len = 34319.9, overlap = 24.75
PHY-3002 : Step(150): len = 34381.4, overlap = 21.5
PHY-3002 : Step(151): len = 34701.9, overlap = 17.25
PHY-3002 : Step(152): len = 34477.3, overlap = 16
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.905446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.58927e-05
PHY-3002 : Step(153): len = 35213.8, overlap = 50
PHY-3002 : Step(154): len = 35553.4, overlap = 50.5
PHY-3002 : Step(155): len = 34771.3, overlap = 48.5
PHY-3002 : Step(156): len = 33898.1, overlap = 49
PHY-3002 : Step(157): len = 33558.5, overlap = 49.25
PHY-3002 : Step(158): len = 33210.9, overlap = 50.75
PHY-3002 : Step(159): len = 32593.6, overlap = 51.5
PHY-3002 : Step(160): len = 32402.1, overlap = 52.5
PHY-3002 : Step(161): len = 32152.8, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.17853e-05
PHY-3002 : Step(162): len = 33399.6, overlap = 49
PHY-3002 : Step(163): len = 34281.7, overlap = 47.5
PHY-3002 : Step(164): len = 34473.8, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143459
PHY-3002 : Step(165): len = 35696.3, overlap = 42.75
PHY-3002 : Step(166): len = 36961.5, overlap = 38.75
PHY-3002 : Step(167): len = 37156.1, overlap = 38.75
PHY-3002 : Step(168): len = 37007.7, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000282041
PHY-3002 : Step(169): len = 38222.2, overlap = 37
PHY-3002 : Step(170): len = 38955.6, overlap = 34
PHY-3002 : Step(171): len = 39378.8, overlap = 33.25
PHY-3002 : Step(172): len = 39239, overlap = 32.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000564082
PHY-3002 : Step(173): len = 40128.3, overlap = 32.75
PHY-3002 : Step(174): len = 40637.7, overlap = 31.5
PHY-3002 : Step(175): len = 41256, overlap = 32.75
PHY-3002 : Step(176): len = 41234.8, overlap = 32
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090471s wall, 0.015600s user + 0.078001s system = 0.093601s CPU (103.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.905446
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000672719
PHY-3002 : Step(177): len = 41783.5, overlap = 12.25
PHY-3002 : Step(178): len = 41944.9, overlap = 13.5
PHY-3002 : Step(179): len = 41459.7, overlap = 17.75
PHY-3002 : Step(180): len = 41286.8, overlap = 18.25
PHY-3002 : Step(181): len = 41225.5, overlap = 21.75
PHY-3002 : Step(182): len = 41152.9, overlap = 24
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00134544
PHY-3002 : Step(183): len = 41661.3, overlap = 24
PHY-3002 : Step(184): len = 41879.1, overlap = 22.25
PHY-3002 : Step(185): len = 42192.8, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00269088
PHY-3002 : Step(186): len = 42522.5, overlap = 23.25
PHY-3002 : Step(187): len = 42719, overlap = 23
PHY-3002 : Step(188): len = 43041.4, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008331s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (187.3%)

PHY-3001 : Legalized: Len = 44262.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 44230.5, Over = 0
RUN-1003 : finish command "place" in  3.119536s wall, 4.024826s user + 0.686404s system = 4.711230s CPU (151.0%)

RUN-1004 : used memory is 240 MB, reserved memory is 223 MB, peak memory is 315 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 493 to 341
PHY-1001 : Pin misalignment score is improved from 341 to 327
PHY-1001 : Pin misalignment score is improved from 327 to 326
PHY-1001 : Pin misalignment score is improved from 326 to 326
PHY-1001 : Pin local connectivity score is improved from 89 to 0
PHY-1001 : Pin misalignment score is improved from 382 to 346
PHY-1001 : Pin misalignment score is improved from 346 to 344
PHY-1001 : Pin misalignment score is improved from 344 to 344
PHY-1001 : Pin local connectivity score is improved from 43 to 0
PHY-1001 : End pin swap;  0.324898s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (124.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 461 instances
RUN-1001 : 177 mslices, 176 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1135 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 570 nets have 2 pins
RUN-1001 : 411 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 52264, over cnt = 201(2%), over = 430, worst = 10
PHY-1002 : len = 53432, over cnt = 139(1%), over = 248, worst = 5
PHY-1002 : len = 54624, over cnt = 132(1%), over = 176, worst = 3
PHY-1002 : len = 57400, over cnt = 35(0%), over = 38, worst = 2
PHY-1002 : len = 58368, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 58400, over cnt = 18(0%), over = 18, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4511, tnet num: 1133, tinst num: 459, tnode num: 5469, tedge num: 7244.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.635560s wall, 0.811205s user + 0.031200s system = 0.842405s CPU (132.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.033658s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (231.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 6528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1002 : len = 104456, over cnt = 80(0%), over = 80, worst = 1
PHY-1001 : End Routed; 3.853381s wall, 4.368028s user + 0.046800s system = 4.414828s CPU (114.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 103368, over cnt = 33(0%), over = 33, worst = 1
PHY-1001 : End DR Iter 1; 0.139879s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (89.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 103536, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.089771s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (86.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 103576, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 103576
PHY-1001 : End DR Iter 3; 0.017199s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.984799s wall, 6.505242s user + 0.093601s system = 6.598842s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.049215s wall, 7.862450s user + 0.124801s system = 7.987251s CPU (113.3%)

RUN-1004 : used memory is 252 MB, reserved memory is 229 MB, peak memory is 315 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  706   out of   4480   15.76%
#reg                  480   out of   4480   10.71%
#le                   706
  #lut only           226   out of    706   32.01%
  #reg only             0   out of    706    0.00%
  #lut&reg            480   out of    706   67.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4511, tnet num: 1133, tinst num: 459, tnode num: 5469, tedge num: 7244.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1133 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 461
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1135, pip num: 9543
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 643 valid insts, and 26814 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  5.815924s wall, 11.029271s user + 0.093601s system = 11.122871s CPU (191.2%)

RUN-1004 : used memory is 317 MB, reserved memory is 294 MB, peak memory is 325 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-8007 ERROR: 'Npulse' is not declared in CPLD_SOC_AHB_TOP.v(248)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(260)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(232)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(170)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(170)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2470/8538 useful/useless nets, 2275/8440 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18188 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2129/633 useful/useless nets, 1934/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2126/1 useful/useless nets, 1931/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2126/0 useful/useless nets, 1931/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.754273s wall, 1.778411s user + 0.078001s system = 1.856412s CPU (105.8%)

RUN-1004 : used memory is 207 MB, reserved memory is 225 MB, peak memory is 325 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1278
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                594
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            465

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |594    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2237/28 useful/useless nets, 2043/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2643/0 useful/useless nets, 2450/0 useful/useless insts
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 253 better
SYN-2501 : Optimize round 2
SYN-1032 : 2625/0 useful/useless nets, 2432/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3077/0 useful/useless nets, 2884/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11061, tnet num: 3092, tinst num: 2883, tnode num: 19162, tedge num: 19783.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 569 (3.89), #lev = 7 (3.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 569 (3.88), #lev = 7 (3.50)
SYN-2581 : Mapping with K=5, #lut = 569 (3.88), #lev = 7 (3.50)
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1881 instances into 571 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1759/0 useful/useless nets, 1566/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 592 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 571 LUT to BLE ...
SYN-4008 : Packed 571 LUT and 277 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 114 SEQ (5123 nodes)...
SYN-4004 : #2: Packed 188 SEQ (36472 nodes)...
SYN-4004 : #3: Packed 270 SEQ (30139 nodes)...
SYN-4004 : #4: Packed 286 SEQ (14495 nodes)...
SYN-4004 : #5: Packed 311 SEQ (4918 nodes)...
SYN-4004 : #6: Packed 311 SEQ (384 nodes)...
SYN-4004 : #7: Packed 311 SEQ (73 nodes)...
SYN-4004 : #8: Packed 311 SEQ (45 nodes)...
SYN-4004 : #9: Packed 311 SEQ (52 nodes)...
SYN-4004 : #10: Packed 311 SEQ (22 nodes)...
SYN-4005 : Packed 311 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 575/888 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  710   out of   4480   15.85%
#reg                  592   out of   4480   13.21%
#le                   714
  #lut only           122   out of    714   17.09%
  #reg only             4   out of    714    0.56%
  #lut&reg            588   out of    714   82.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |714   |710   |592   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.619084s wall, 2.574016s user + 0.000000s system = 2.574016s CPU (98.3%)

RUN-1004 : used memory is 221 MB, reserved memory is 237 MB, peak memory is 325 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n303' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n304' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n314' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n315' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n316' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n317' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n318' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n319' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n320' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n321' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n322' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n313' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n323' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n324' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n325' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n326' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n312' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n311' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n310' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n309' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n308' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n307' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n306' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n305' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n327' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n328' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n338' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n339' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n340' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n341' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n342' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n343' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n344' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n345' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n346' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n337' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n347' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n348' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n349' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n350' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n336' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n335' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n334' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n333' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n332' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n331' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n330' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n329' to 'PWM1/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 474 instances
RUN-1001 : 183 mslices, 183 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1268 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 710 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 472 instances, 366 slices, 9 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4843, tnet num: 1266, tinst num: 472, tnode num: 6006, tedge num: 7708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.363470s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (94.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173618
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(189): len = 113022, overlap = 0
PHY-3002 : Step(190): len = 87773.3, overlap = 3.5
PHY-3002 : Step(191): len = 74221.8, overlap = 8
PHY-3002 : Step(192): len = 64480.1, overlap = 11
PHY-3002 : Step(193): len = 56825.9, overlap = 18.25
PHY-3002 : Step(194): len = 50033.7, overlap = 24.5
PHY-3002 : Step(195): len = 44483.3, overlap = 28
PHY-3002 : Step(196): len = 40406.2, overlap = 31.25
PHY-3002 : Step(197): len = 37030.1, overlap = 31.25
PHY-3002 : Step(198): len = 34257.8, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.4304e-05
PHY-3002 : Step(199): len = 33831.4, overlap = 31
PHY-3002 : Step(200): len = 34198.7, overlap = 28.5
PHY-3002 : Step(201): len = 34844.5, overlap = 23.25
PHY-3002 : Step(202): len = 34012.1, overlap = 22.5
PHY-3002 : Step(203): len = 33992.7, overlap = 22
PHY-3002 : Step(204): len = 33322.8, overlap = 21.25
PHY-3002 : Step(205): len = 33337.1, overlap = 20.75
PHY-3002 : Step(206): len = 33352.6, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.8608e-05
PHY-3002 : Step(207): len = 32847.4, overlap = 16
PHY-3002 : Step(208): len = 33443.5, overlap = 16.25
PHY-3002 : Step(209): len = 33917.4, overlap = 19.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.72161e-05
PHY-3002 : Step(210): len = 33240.9, overlap = 20.5
PHY-3002 : Step(211): len = 33495.7, overlap = 20.75
PHY-3002 : Step(212): len = 33831.4, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.24239e-06
PHY-3002 : Step(213): len = 33339.6, overlap = 34.75
PHY-3002 : Step(214): len = 33327.9, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.48477e-06
PHY-3002 : Step(215): len = 32946.1, overlap = 34
PHY-3002 : Step(216): len = 32946.1, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.29695e-05
PHY-3002 : Step(217): len = 32840.3, overlap = 34
PHY-3002 : Step(218): len = 32869.7, overlap = 34.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.10793e-05
PHY-3002 : Step(219): len = 33285.8, overlap = 62
PHY-3002 : Step(220): len = 33516.1, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21587e-05
PHY-3002 : Step(221): len = 33480.1, overlap = 60
PHY-3002 : Step(222): len = 34003.5, overlap = 56.5
PHY-3002 : Step(223): len = 34748.1, overlap = 53.25
PHY-3002 : Step(224): len = 34392.9, overlap = 54.25
PHY-3002 : Step(225): len = 34272.8, overlap = 56
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43174e-05
PHY-3002 : Step(226): len = 34910.1, overlap = 53
PHY-3002 : Step(227): len = 35868.2, overlap = 49.5
PHY-3002 : Step(228): len = 36268.5, overlap = 48.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.86348e-05
PHY-3002 : Step(229): len = 37817, overlap = 44.75
PHY-3002 : Step(230): len = 38445.9, overlap = 44
PHY-3002 : Step(231): len = 38100.5, overlap = 43.75
PHY-3002 : Step(232): len = 37996.4, overlap = 42.25
PHY-3002 : Step(233): len = 38257.5, overlap = 41
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00017727
PHY-3002 : Step(234): len = 39572.6, overlap = 40.25
PHY-3002 : Step(235): len = 40077.1, overlap = 39.75
PHY-3002 : Step(236): len = 40474.7, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000354539
PHY-3002 : Step(237): len = 41441.6, overlap = 37.25
PHY-3002 : Step(238): len = 42047, overlap = 37.5
PHY-3002 : Step(239): len = 42759.4, overlap = 33
PHY-3002 : Step(240): len = 42600.7, overlap = 33.75
PHY-3002 : Step(241): len = 42589.1, overlap = 34.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.082048s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (133.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000732589
PHY-3002 : Step(242): len = 46569.3, overlap = 14.75
PHY-3002 : Step(243): len = 46524.7, overlap = 15
PHY-3002 : Step(244): len = 45757.4, overlap = 18.5
PHY-3002 : Step(245): len = 45474.5, overlap = 20
PHY-3002 : Step(246): len = 45321.5, overlap = 21.25
PHY-3002 : Step(247): len = 45077.1, overlap = 23.75
PHY-3002 : Step(248): len = 44809.8, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00139156
PHY-3002 : Step(249): len = 45620, overlap = 26.75
PHY-3002 : Step(250): len = 45813.2, overlap = 26.25
PHY-3002 : Step(251): len = 46314.7, overlap = 24
PHY-3002 : Step(252): len = 46448.6, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00278311
PHY-3002 : Step(253): len = 46841.4, overlap = 24.75
PHY-3002 : Step(254): len = 47069.8, overlap = 25.25
PHY-3002 : Step(255): len = 47436.4, overlap = 25
PHY-3002 : Step(256): len = 47558.4, overlap = 25.75
PHY-3002 : Step(257): len = 47581.7, overlap = 26.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009224s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (169.1%)

PHY-3001 : Legalized: Len = 48492.6, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 750 tiles.
PHY-3001 : 33 instances has been re-located, deltaX = 30, deltaY = 19.
PHY-3001 : Final: Len = 49176.6, Over = 0
RUN-1003 : finish command "place" in  3.366669s wall, 3.853225s user + 0.748805s system = 4.602030s CPU (136.7%)

RUN-1004 : used memory is 223 MB, reserved memory is 239 MB, peak memory is 325 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 480 to 343
PHY-1001 : Pin misalignment score is improved from 343 to 342
PHY-1001 : Pin misalignment score is improved from 342 to 339
PHY-1001 : Pin misalignment score is improved from 339 to 337
PHY-1001 : Pin misalignment score is improved from 337 to 337
PHY-1001 : Pin local connectivity score is improved from 114 to 0
PHY-1001 : Pin misalignment score is improved from 401 to 340
PHY-1001 : Pin misalignment score is improved from 340 to 336
PHY-1001 : Pin misalignment score is improved from 336 to 336
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  0.454279s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (99.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 474 instances
RUN-1001 : 183 mslices, 183 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1268 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 710 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 57904, over cnt = 226(2%), over = 497, worst = 12
PHY-1002 : len = 59720, over cnt = 167(2%), over = 292, worst = 5
PHY-1002 : len = 60672, over cnt = 160(1%), over = 218, worst = 3
PHY-1002 : len = 64408, over cnt = 37(0%), over = 40, worst = 2
PHY-1002 : len = 65744, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 65944, over cnt = 18(0%), over = 18, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4843, tnet num: 1266, tinst num: 472, tnode num: 6006, tedge num: 7708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.698472s wall, 0.670804s user + 0.000000s system = 0.670804s CPU (96.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 7472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.072391s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (107.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 7472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 115464, over cnt = 131(0%), over = 131, worst = 1
PHY-1001 : End Routed; 4.660761s wall, 4.914032s user + 0.062400s system = 4.976432s CPU (106.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 113016, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.318634s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (97.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 113176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.059100s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (132.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 113240, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 113240
PHY-1001 : End DR Iter 3; 0.025525s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (183.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.140876s wall, 7.316447s user + 0.109201s system = 7.425648s CPU (104.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.400335s wall, 8.564455s user + 0.109201s system = 8.673656s CPU (103.3%)

RUN-1004 : used memory is 232 MB, reserved memory is 236 MB, peak memory is 325 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  710   out of   4480   15.85%
#reg                  592   out of   4480   13.21%
#le                   714
  #lut only           122   out of    714   17.09%
  #reg only             4   out of    714    0.56%
  #lut&reg            588   out of    714   82.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4843, tnet num: 1266, tinst num: 472, tnode num: 6006, tedge num: 7708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 474
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1268, pip num: 10420
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 650 valid insts, and 28506 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  5.529142s wall, 10.218065s user + 0.015600s system = 10.233666s CPU (185.1%)

RUN-1004 : used memory is 297 MB, reserved memory is 301 MB, peak memory is 325 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(233)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(233)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(171)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(5)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(171)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(9)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2470/8538 useful/useless nets, 2275/8440 useful/useless insts
SYN-1019 : Optimized 22 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 235 distributor mux.
SYN-1016 : Merged 536 instances.
SYN-1015 : Optimize round 1, 18188 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2129/633 useful/useless nets, 1934/298 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg19_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 362 better
SYN-1014 : Optimize round 3
SYN-1032 : 2126/1 useful/useless nets, 1931/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2126/0 useful/useless nets, 1931/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.736059s wall, 1.778411s user + 0.124801s system = 1.903212s CPU (109.6%)

RUN-1004 : used memory is 221 MB, reserved memory is 237 MB, peak memory is 325 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1278
  #and                385
  #nand                 0
  #or                 219
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 66
  #bufif1               0
  #MX21                14
  #FADD                 0
  #DFF                594
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              25
#MACRO_MUX            465

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |683    |594    |34     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2237/28 useful/useless nets, 2043/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2643/0 useful/useless nets, 2450/0 useful/useless insts
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 253 better
SYN-2501 : Optimize round 2
SYN-1032 : 2625/0 useful/useless nets, 2432/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3077/0 useful/useless nets, 2884/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 11061, tnet num: 3092, tinst num: 2883, tnode num: 19162, tedge num: 19783.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 569 (3.89), #lev = 7 (3.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 569 (3.88), #lev = 7 (3.50)
SYN-2581 : Mapping with K=5, #lut = 569 (3.88), #lev = 7 (3.50)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1881 instances into 571 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1759/0 useful/useless nets, 1566/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 592 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 64 adder to BLE ...
SYN-4008 : Packed 64 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 571 LUT to BLE ...
SYN-4008 : Packed 571 LUT and 277 SEQ to BLE.
SYN-4003 : Packing 315 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (315 nodes)...
SYN-4004 : #1: Packed 114 SEQ (5123 nodes)...
SYN-4004 : #2: Packed 188 SEQ (36472 nodes)...
SYN-4004 : #3: Packed 270 SEQ (30139 nodes)...
SYN-4004 : #4: Packed 286 SEQ (14495 nodes)...
SYN-4004 : #5: Packed 311 SEQ (4918 nodes)...
SYN-4004 : #6: Packed 311 SEQ (384 nodes)...
SYN-4004 : #7: Packed 311 SEQ (73 nodes)...
SYN-4004 : #8: Packed 311 SEQ (45 nodes)...
SYN-4004 : #9: Packed 311 SEQ (52 nodes)...
SYN-4004 : #10: Packed 311 SEQ (22 nodes)...
SYN-4005 : Packed 311 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 315 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 575/888 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  710   out of   4480   15.85%
#reg                  592   out of   4480   13.21%
#le                   714
  #lut only           122   out of    714   17.09%
  #reg only             4   out of    714    0.56%
  #lut&reg            588   out of    714   82.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |714   |710   |592   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.568403s wall, 2.558416s user + 0.046800s system = 2.605217s CPU (101.4%)

RUN-1004 : used memory is 245 MB, reserved memory is 259 MB, peak memory is 325 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n303' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n304' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n314' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n315' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n316' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n317' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n318' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n319' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n320' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n321' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n322' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n313' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n323' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n324' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n325' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n326' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n312' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n311' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n310' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n309' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n308' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n307' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n306' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n305' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n327' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n328' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n338' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n339' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n340' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n341' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n342' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n343' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n344' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n345' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n346' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n337' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n347' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n348' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n349' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n350' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n336' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n335' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n334' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n333' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n332' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n331' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n330' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n329' to 'PWM1/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5019 WARNING: Net h2h_haddrw[0] useless
SYN-5019 WARNING: Net h2h_haddrw[10] useless
SYN-5019 WARNING: Net h2h_haddrw[11] useless
SYN-5019 WARNING: Net h2h_haddrw[12] useless
SYN-5019 WARNING: Net h2h_haddrw[15] useless
SYN-5019 WARNING: Net h2h_haddrw[16] useless
SYN-5019 WARNING: Net h2h_haddrw[17] useless
SYN-5019 WARNING: Net h2h_haddrw[18] useless
SYN-5019 WARNING: Net h2h_haddrw[19] useless
SYN-5019 WARNING: Net h2h_haddrw[1] useless
SYN-5019 WARNING: Net h2h_haddrw[20] useless
SYN-5019 WARNING: Net h2h_haddrw[21] useless
SYN-5019 WARNING: Net h2h_haddrw[22] useless
SYN-5019 WARNING: Net h2h_haddrw[23] useless
SYN-5019 WARNING: Net h2h_haddrw[24] useless
SYN-5019 WARNING: Net h2h_haddrw[25] useless
SYN-5019 WARNING: Net h2h_haddrw[26] useless
SYN-5019 WARNING: Net h2h_haddrw[27] useless
SYN-5019 WARNING: Net h2h_haddrw[28] useless
SYN-5019 WARNING: Net h2h_haddrw[29] useless
SYN-5019 WARNING: Net h2h_haddrw[2] useless
SYN-5019 WARNING: Net h2h_haddrw[30] useless
SYN-5019 WARNING: Net h2h_haddrw[31] useless
SYN-5019 WARNING: Net h2h_haddrw[3] useless
SYN-5019 WARNING: Net h2h_haddrw[4] useless
SYN-5019 WARNING: Net h2h_haddrw[9] useless
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 474 instances
RUN-1001 : 183 mslices, 183 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1268 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 710 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 472 instances, 366 slices, 9 macros(55 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4843, tnet num: 1266, tinst num: 472, tnode num: 6006, tedge num: 7708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.207251s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (112.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173618
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(258): len = 113022, overlap = 0
PHY-3002 : Step(259): len = 87773.3, overlap = 3.5
PHY-3002 : Step(260): len = 74221.8, overlap = 8
PHY-3002 : Step(261): len = 64480.1, overlap = 11
PHY-3002 : Step(262): len = 56825.9, overlap = 18.25
PHY-3002 : Step(263): len = 50033.7, overlap = 24.5
PHY-3002 : Step(264): len = 44483.3, overlap = 28
PHY-3002 : Step(265): len = 40406.2, overlap = 31.25
PHY-3002 : Step(266): len = 37030.1, overlap = 31.25
PHY-3002 : Step(267): len = 34257.8, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.4304e-05
PHY-3002 : Step(268): len = 33831.4, overlap = 31
PHY-3002 : Step(269): len = 34198.7, overlap = 28.5
PHY-3002 : Step(270): len = 34844.5, overlap = 23.25
PHY-3002 : Step(271): len = 34012.1, overlap = 22.5
PHY-3002 : Step(272): len = 33992.7, overlap = 22
PHY-3002 : Step(273): len = 33322.8, overlap = 21.25
PHY-3002 : Step(274): len = 33337.1, overlap = 20.75
PHY-3002 : Step(275): len = 33352.6, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.8608e-05
PHY-3002 : Step(276): len = 32847.4, overlap = 16
PHY-3002 : Step(277): len = 33443.5, overlap = 16.25
PHY-3002 : Step(278): len = 33917.4, overlap = 19.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.72161e-05
PHY-3002 : Step(279): len = 33240.9, overlap = 20.5
PHY-3002 : Step(280): len = 33495.7, overlap = 20.75
PHY-3002 : Step(281): len = 33831.4, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.24239e-06
PHY-3002 : Step(282): len = 33339.6, overlap = 34.75
PHY-3002 : Step(283): len = 33327.9, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.48477e-06
PHY-3002 : Step(284): len = 32946.1, overlap = 34
PHY-3002 : Step(285): len = 32946.1, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.29695e-05
PHY-3002 : Step(286): len = 32840.3, overlap = 34
PHY-3002 : Step(287): len = 32869.7, overlap = 34.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.10793e-05
PHY-3002 : Step(288): len = 33285.8, overlap = 62
PHY-3002 : Step(289): len = 33516.1, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21587e-05
PHY-3002 : Step(290): len = 33480.1, overlap = 60
PHY-3002 : Step(291): len = 34003.5, overlap = 56.5
PHY-3002 : Step(292): len = 34748.1, overlap = 53.25
PHY-3002 : Step(293): len = 34392.9, overlap = 54.25
PHY-3002 : Step(294): len = 34272.8, overlap = 56
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43174e-05
PHY-3002 : Step(295): len = 34910.1, overlap = 53
PHY-3002 : Step(296): len = 35868.2, overlap = 49.5
PHY-3002 : Step(297): len = 36268.5, overlap = 48.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.86348e-05
PHY-3002 : Step(298): len = 37817, overlap = 44.75
PHY-3002 : Step(299): len = 38445.9, overlap = 44
PHY-3002 : Step(300): len = 38100.5, overlap = 43.75
PHY-3002 : Step(301): len = 37996.4, overlap = 42.25
PHY-3002 : Step(302): len = 38257.5, overlap = 41
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00017727
PHY-3002 : Step(303): len = 39572.6, overlap = 40.25
PHY-3002 : Step(304): len = 40077.1, overlap = 39.75
PHY-3002 : Step(305): len = 40474.7, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000354539
PHY-3002 : Step(306): len = 41441.6, overlap = 37.25
PHY-3002 : Step(307): len = 42047, overlap = 37.5
PHY-3002 : Step(308): len = 42759.4, overlap = 33
PHY-3002 : Step(309): len = 42600.7, overlap = 33.75
PHY-3002 : Step(310): len = 42589.1, overlap = 34.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.063338s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (73.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 20%, beta_incr = 0.901964
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000732589
PHY-3002 : Step(311): len = 46569.3, overlap = 14.75
PHY-3002 : Step(312): len = 46524.7, overlap = 15
PHY-3002 : Step(313): len = 45757.4, overlap = 18.5
PHY-3002 : Step(314): len = 45474.5, overlap = 20
PHY-3002 : Step(315): len = 45321.5, overlap = 21.25
PHY-3002 : Step(316): len = 45077.1, overlap = 23.75
PHY-3002 : Step(317): len = 44809.8, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00139156
PHY-3002 : Step(318): len = 45620, overlap = 26.75
PHY-3002 : Step(319): len = 45813.2, overlap = 26.25
PHY-3002 : Step(320): len = 46314.7, overlap = 24
PHY-3002 : Step(321): len = 46448.6, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00278311
PHY-3002 : Step(322): len = 46841.4, overlap = 24.75
PHY-3002 : Step(323): len = 47069.8, overlap = 25.25
PHY-3002 : Step(324): len = 47436.4, overlap = 25
PHY-3002 : Step(325): len = 47558.4, overlap = 25.75
PHY-3002 : Step(326): len = 47581.7, overlap = 26.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48492.6, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 750 tiles.
PHY-3001 : 33 instances has been re-located, deltaX = 30, deltaY = 19.
PHY-3001 : Final: Len = 49176.6, Over = 0
RUN-1003 : finish command "place" in  2.908333s wall, 3.728424s user + 0.514803s system = 4.243227s CPU (145.9%)

RUN-1004 : used memory is 246 MB, reserved memory is 261 MB, peak memory is 325 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 480 to 343
PHY-1001 : Pin misalignment score is improved from 343 to 342
PHY-1001 : Pin misalignment score is improved from 342 to 339
PHY-1001 : Pin misalignment score is improved from 339 to 337
PHY-1001 : Pin misalignment score is improved from 337 to 337
PHY-1001 : Pin local connectivity score is improved from 114 to 0
PHY-1001 : Pin misalignment score is improved from 401 to 340
PHY-1001 : Pin misalignment score is improved from 340 to 336
PHY-1001 : Pin misalignment score is improved from 336 to 336
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  0.461720s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (104.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 474 instances
RUN-1001 : 183 mslices, 183 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1268 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 710 nets have 2 pins
RUN-1001 : 401 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 57904, over cnt = 226(2%), over = 497, worst = 12
PHY-1002 : len = 59720, over cnt = 167(2%), over = 292, worst = 5
PHY-1002 : len = 60672, over cnt = 160(1%), over = 218, worst = 3
PHY-1002 : len = 64408, over cnt = 37(0%), over = 40, worst = 2
PHY-1002 : len = 65744, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 65944, over cnt = 18(0%), over = 18, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4843, tnet num: 1266, tinst num: 472, tnode num: 6006, tedge num: 7708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.729012s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 7472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.075832s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (123.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 7472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 115464, over cnt = 131(0%), over = 131, worst = 1
PHY-1001 : End Routed; 4.577008s wall, 4.867231s user + 0.124801s system = 4.992032s CPU (109.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 113016, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.321075s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (92.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 113176, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.054558s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (85.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 113240, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 113240
PHY-1001 : End DR Iter 3; 0.023833s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.032092s wall, 7.300847s user + 0.234002s system = 7.534848s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.334189s wall, 8.642455s user + 0.249602s system = 8.892057s CPU (106.7%)

RUN-1004 : used memory is 241 MB, reserved memory is 252 MB, peak memory is 325 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               35
  #output              67
  #inout                0

Utilization Statistics
#lut                  710   out of   4480   15.85%
#reg                  592   out of   4480   13.21%
#le                   714
  #lut only           122   out of    714   17.09%
  #reg only             4   out of    714    0.56%
  #lut&reg            588   out of    714   82.35%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    202   50.50%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4843, tnet num: 1266, tinst num: 472, tnode num: 6006, tedge num: 7708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 474
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1268, pip num: 10420
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 650 valid insts, and 28506 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  6.039771s wall, 11.310073s user + 0.046800s system = 11.356873s CPU (188.0%)

RUN-1004 : used memory is 305 MB, reserved memory is 316 MB, peak memory is 325 MB
