# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:07:26 on Oct 21,2025
# vlog -reportprogress 300 ./adderSubtractor.sv ./alu.sv ./alustim.sv ./mux_2to1.sv ./mux_4to1.sv ./mux_8to1.sv ./norZeroFlag64bit.sv 
# -- Compiling module adderSubtractor
# -- Compiling module adderSubtractor_tb
# -- Compiling module alu
# -- Compiling module alustim
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_tb
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_tb
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_tb
# -- Compiling module norZeroFlag64bit
# -- Compiling module norZeroFlag64bit_tb
# 
# Top level modules:
# 	adderSubtractor_tb
# 	alustim
# 	mux_2to1_tb
# 	mux_4to1_tb
# 	mux_8to1_tb
# 	norZeroFlag64bit_tb
# End time: 08:07:26 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 08:07:26 on Oct 21,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.adderSubtractor
# Loading work.mux_2to1
# Loading work.norZeroFlag64bit
# Loading work.mux_8to1
# Loading work.mux_4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
#  100.00 ns testing addition (no overflow)
#  110.00 ns testing addition (zero)
#  120.00 ns testing addition (overflow positive)
#  130.00 ns testing addition (overflow negative)
#  140.00 ns testing subtraction (no overflow)
#  150.00 ns testing subtraction (zero)
# ** Error: Subtraction Zero test failed! Expected result: 0, actual result: 0, carry_out expected: 0, carry_out actual: 1, overflow expected: 0, overflow actual 0, negative expected: 0, negative actual: 0, zero expected: 1, zero actual: 1
#    Time: 160 ns  Scope: alustim File: ./alustim.sv Line: 91
#  160.00 ns testing subtraction (overflow negative)
#  170.00 ns testing subtraction (overflow positive)
#  180.00 ns testing bitwise code: 100 when both inputs are all zeros
#  190.00 ns testing bitwise code: 100 when both inputs are all ones
#  200.00 ns testing bitwise code: 100 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
# ** Error: Random input test failed! Expected result: 1001000001101001000000010, actual result: 1001000001101001000000010, negative expected: 0, negative actual: 0, zero expected: 0, zero actual: 0, test code: 100
#    Time: 220 ns  Scope: alustim File: ./alustim.sv Line: 137
#  240.00 ns testing bitwise code: 101 when both inputs are all zeros
#  250.00 ns testing bitwise code: 101 when both inputs are all ones
#  260.00 ns testing bitwise code: 101 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
#  300.00 ns testing bitwise code: 110 when both inputs are all zeros
#  310.00 ns testing bitwise code: 110 when both inputs are all ones
#  320.00 ns testing bitwise code: 110 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
# ** Note: $stop    : ./alustim.sv(149)
#    Time: 360 ns  Iteration: 0  Instance: /alustim
# Break in Module alustim at ./alustim.sv line 149
do runlab.do
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:09:22 on Oct 21,2025
# vlog -reportprogress 300 ./adderSubtractor.sv ./alu.sv ./alustim.sv ./mux_2to1.sv ./mux_4to1.sv ./mux_8to1.sv ./norZeroFlag64bit.sv 
# -- Compiling module adderSubtractor
# -- Compiling module adderSubtractor_tb
# -- Compiling module alu
# -- Compiling module alustim
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_tb
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_tb
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_tb
# -- Compiling module norZeroFlag64bit
# -- Compiling module norZeroFlag64bit_tb
# 
# Top level modules:
# 	adderSubtractor_tb
# 	alustim
# 	mux_2to1_tb
# 	mux_4to1_tb
# 	mux_8to1_tb
# 	norZeroFlag64bit_tb
# End time: 08:09:22 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:09:22 on Oct 21,2025, Elapsed time: 0:01:56
# Errors: 2, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 08:09:22 on Oct 21,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.adderSubtractor
# Loading work.mux_2to1
# Loading work.norZeroFlag64bit
# Loading work.mux_8to1
# Loading work.mux_4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
#  100.00 ns testing addition (no overflow)
#  110.00 ns testing addition (zero)
#  120.00 ns testing addition (overflow positive)
#  130.00 ns testing addition (overflow negative)
#  140.00 ns testing subtraction (no overflow)
#  150.00 ns testing subtraction (zero)
# ** Error: Subtraction Zero test failed! Expected result: 0, actual result: 0, carry_out expected: 0, carry_out actual: 1, overflow expected: 0, overflow actual 0, negative expected: 0, negative actual: 0, zero expected: 1, zero actual: 1
#    Time: 160 ns  Scope: alustim File: ./alustim.sv Line: 91
#  160.00 ns testing subtraction (overflow negative)
#  170.00 ns testing subtraction (overflow positive)
#  180.00 ns testing bitwise code: 100 when both inputs are all zeros
#  190.00 ns testing bitwise code: 100 when both inputs are all ones
#  200.00 ns testing bitwise code: 100 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
# ** Error: Random input test failed! Expected result: 1001000001101001000000010, actual result: 1001000001101001000000010, negative expected: 0, negative actual: 0, zero expected: 0, zero actual: 0, test code: 100
#    Time: 220 ns  Scope: alustim File: ./alustim.sv Line: 137
#  240.00 ns testing bitwise code: 101 when both inputs are all zeros
#  250.00 ns testing bitwise code: 101 when both inputs are all ones
#  260.00 ns testing bitwise code: 101 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
#  300.00 ns testing bitwise code: 110 when both inputs are all zeros
#  310.00 ns testing bitwise code: 110 when both inputs are all ones
#  320.00 ns testing bitwise code: 110 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
# ** Note: $stop    : ./alustim.sv(149)
#    Time: 360 ns  Iteration: 0  Instance: /alustim
# Break in Module alustim at ./alustim.sv line 149
do runlab.do
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:12:25 on Oct 21,2025
# vlog -reportprogress 300 ./adderSubtractor.sv ./alu.sv ./alustim.sv ./mux_2to1.sv ./mux_4to1.sv ./mux_8to1.sv ./norZeroFlag64bit.sv 
# -- Compiling module adderSubtractor
# -- Compiling module adderSubtractor_tb
# -- Compiling module alu
# -- Compiling module alustim
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_tb
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_tb
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_tb
# -- Compiling module norZeroFlag64bit
# -- Compiling module norZeroFlag64bit_tb
# 
# Top level modules:
# 	adderSubtractor_tb
# 	alustim
# 	mux_2to1_tb
# 	mux_4to1_tb
# 	mux_8to1_tb
# 	norZeroFlag64bit_tb
# End time: 08:12:25 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:12:26 on Oct 21,2025, Elapsed time: 0:03:04
# Errors: 2, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 08:12:26 on Oct 21,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.adderSubtractor
# Loading work.mux_2to1
# Loading work.norZeroFlag64bit
# Loading work.mux_8to1
# Loading work.mux_4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
#  100.00 ns testing addition (no overflow)
#  110.00 ns testing addition (zero)
#  120.00 ns testing addition (overflow positive)
#  130.00 ns testing addition (overflow negative)
#  140.00 ns testing subtraction (no overflow)
#  150.00 ns testing subtraction (zero)
# ** Error: Subtraction Zero test failed! Expected result: 0, actual result: 0, carry_out expected: 0, carry_out actual: 1, overflow expected: 0, overflow actual 0, negative expected: 0, negative actual: 0, zero expected: 1, zero actual: 1
#    Time: 160 ns  Scope: alustim File: ./alustim.sv Line: 91
#  160.00 ns testing subtraction (overflow negative)
#  170.00 ns testing subtraction (overflow positive)
#  180.00 ns testing bitwise code: 100 when both inputs are all zeros
#  190.00 ns testing bitwise code: 100 when both inputs are all ones
#  200.00 ns testing bitwise code: 100 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
# ** Error: Random input test failed! Expected result: 1001000001101001000000010, actual result: 1001000001101001000000010, negative expected: 0, negative actual: 0, zero expected: 0, zero actual: 0, test code: 100
#    Time: 220 ns  Scope: alustim File: ./alustim.sv Line: 137
#  240.00 ns testing bitwise code: 101 when both inputs are all zeros
#  250.00 ns testing bitwise code: 101 when both inputs are all ones
#  260.00 ns testing bitwise code: 101 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
#  300.00 ns testing bitwise code: 110 when both inputs are all zeros
#  310.00 ns testing bitwise code: 110 when both inputs are all ones
#  320.00 ns testing bitwise code: 110 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
# ** Note: $stop    : ./alustim.sv(149)
#    Time: 360 ns  Iteration: 0  Instance: /alustim
# Break in Module alustim at ./alustim.sv line 149
do runlab.do
# 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:17:03 on Oct 21,2025
# vlog -reportprogress 300 ./adderSubtractor.sv ./alu.sv ./alustim.sv ./mux_2to1.sv ./mux_4to1.sv ./mux_8to1.sv ./norZeroFlag64bit.sv 
# -- Compiling module adderSubtractor
# -- Compiling module adderSubtractor_tb
# -- Compiling module alu
# -- Compiling module alustim
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_tb
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_tb
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_tb
# -- Compiling module norZeroFlag64bit
# -- Compiling module norZeroFlag64bit_tb
# 
# Top level modules:
# 	adderSubtractor_tb
# 	alustim
# 	mux_2to1_tb
# 	mux_4to1_tb
# 	mux_8to1_tb
# 	norZeroFlag64bit_tb
# End time: 08:17:03 on Oct 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:17:04 on Oct 21,2025, Elapsed time: 0:04:38
# Errors: 2, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 08:17:04 on Oct 21,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.adderSubtractor
# Loading work.mux_2to1
# Loading work.norZeroFlag64bit
# Loading work.mux_8to1
# Loading work.mux_4to1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
#  100.00 ns testing addition (no overflow)
#  110.00 ns testing addition (zero)
#  120.00 ns testing addition (overflow positive)
#  130.00 ns testing addition (overflow negative)
#  140.00 ns testing subtraction (no overflow)
#  150.00 ns testing subtraction (zero)
# ** Error: Subtraction Zero test failed! Expected result: 0, actual result: 0, carry_out expected: 0, carry_out actual: 1, overflow expected: 0, overflow actual 0, negative expected: 0, negative actual: 0, zero expected: 1, zero actual: 1
#    Time: 160 ns  Scope: alustim File: ./alustim.sv Line: 91
#  160.00 ns testing subtraction (overflow negative)
#  170.00 ns testing subtraction (overflow positive)
#  180.00 ns testing bitwise code: 100 when both inputs are all zeros
#  190.00 ns testing bitwise code: 100 when both inputs are all ones
#  200.00 ns testing bitwise code: 100 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
# ** Error: Random input test failed! Expected result: 1001000001101001000000010, actual result: 1001000001101001000000010, negative expected: 0, negative actual: 0, zero expected: 0, zero actual: 0, test code: 100
#    Time: 220 ns  Scope: alustim File: ./alustim.sv Line: 137
#  240.00 ns testing bitwise code: 101 when both inputs are all zeros
#  250.00 ns testing bitwise code: 101 when both inputs are all ones
#  260.00 ns testing bitwise code: 101 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
#  300.00 ns testing bitwise code: 110 when both inputs are all zeros
#  310.00 ns testing bitwise code: 110 when both inputs are all ones
#  320.00 ns testing bitwise code: 110 when one input is all ones and the other input is all zeros
# Choosing random values of A and B for bitwise function
# ** Note: $stop    : ./alustim.sv(149)
#    Time: 360 ns  Iteration: 0  Instance: /alustim
# Break in Module alustim at ./alustim.sv line 149
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/469labs/lab2-64bitALU/wave.do
# End time: 08:18:10 on Oct 21,2025, Elapsed time: 0:01:06
# Errors: 2, Warnings: 0
