// Seed: 1846328251
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input wand id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    input uwire id_7
);
  wire id_9;
  id_10(
      .id_0(1), .id_1(id_2), .id_2(id_1), .id_3(id_1)
  );
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input wor id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wand id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input uwire id_12
    , id_17,
    input tri1 id_13,
    inout supply1 id_14,
    input tri1 id_15
);
  id_18(
      .id_0(id_13), .id_1(1 != 1)
  ); module_0(
      id_4, id_17, id_0, id_2, id_2, id_13, id_13, id_5
  );
  pmos (1, 1);
  assign id_17 = id_0;
endmodule
