{
  "query": "Renaming FSM states to PORT_0_POINTER_READY and PORT_7_POINTER_COMMITTED for explicit alignment.",
  "tavily": {
    "query": "Renaming FSM states to PORT_0_POINTER_READY and PORT_7_POINTER_COMMITTED for explicit alignment.",
    "follow_up_questions": null,
    "answer": null,
    "images": [],
    "results": [
      {
        "url": "https://en.wikipedia.org/wiki/Finite-state_machine",
        "title": "Finite-state machine - Wikipedia",
        "content": "A finite-state machine (FSM) or finite-state automaton (FSA, plural: automata), finite automaton, or simply a state machine, is a mathematical model of computation. It is an abstract machine that can be in exactly one of a finite number of states \"State (computer science)\") at any given time. The FSM can change from one state to another in response to some inputs \"Input (computer science)\"); the change from one state to another is called a transition. An FSM is defined by a list of its states, its initial state, and the inputs that trigger each transition. Finite-state machines are of two types\u2014deterministic finite-state machines and non-deterministic finite-state machines. For any non-deterministic finite-state machine, an equivalent deterministic one can be constructed. [...] ### Finite-state machines (automata theory) in theoretical computer science\n\n[edit in theoretical computer science\")] [...] |  v  t  e  Digital electronics |",
        "score": 0.34145126,
        "raw_content": null
      },
      {
        "url": "https://www.lexjansen.com/wuss/2008/mcp/mcp06.pdf",
        "title": "[PDF] Finite State Machines as a Design Technique for SAS Programs",
        "content": "Here is the logic to read the EHS file with error checking, in flow-chart form: 3 Here is the logic to read the EHS file with error checking, in pseudocode form: Start Call Read Do While OU Process OU Call Read Do While BK Process BK Call Read Do While CR Process CR Call Read EndDo (CR) EndDo (BK) EndDo (OU) IF Not ER Then Abort IF Not EOF /Not on flow-chart/ Then Abort Finish Subroutine Read Do Until Not CO Input record IF EOF THEN Set record type = EF ELSE Extract record type EndDo (Not CO) Return III. SAS EXECUTION FLOW AND THE PROCEDURAL APPROACH III.A SAS DATA STEP: EXECUTION PHASE FLOW This diagram is taken from SAS Language Reference: Concepts, Overview of DATA Step Processing, Flow of Action: 4 This diagram clearly illustrates the implicit loop of the SAS DATA cycle. [...] process the data from the Circulation (CR) record before entering the new state Observe that the column for the Comment (CO) record has the current state in each cell, indicating that encountering a CO record would put the FSM back into the same state as the one in which the CO was encountered. The other entries account for the transitions which are shown in the graphical representation of this design. [...] be at least one record of each type (excepting Comments). This latter assumption causes a requirement that only circulated books appear in the file, and only operating units which have circulated at least one book are present in the data. Such a requirement does not appear in the description of the EHS file above, but might be inferred from the programmer\u2019s understanding of the EHS data.",
        "score": 0.2637124,
        "raw_content": null
      },
      {
        "url": "https://www.cs.cornell.edu/courses/cs3410/2018fa/schedule/slides/07-fsm.pdf",
        "title": "[PDF] Finite State Machines - Cornell: Computer Science",
        "content": "Finite State Machines CS 3410 Computer System Organization & Programming [K. Bala, A. Bracy, E. Sirer, and H. Weatherspoon] Stateful Components Combinational logic \u2022 Output computed directly from inputs \u2022 System has no internal state \u2022 Nothing depends on the past!\nNeed: \u2022 to record data \u2022 to build stateful circuits \u2022 a state-holding device Enter: Sequential Logic & Finite State Machines 2 Inputs Combinational circuit Outputs N M Finite State Machines An electronic machine which has \u25e6external inputs \u25e6externally visible outputs \u25e6internal state Output and next state depend on \u25e6inputs \u25e6current state 3 Automata Model Finite State Machine \u25e6inputs from external world \u25e6outputs to external world \u25e6internal state \u25e6combinational logic 4 Next State Current State Input Output Registers Comb. [...] output and next-state tables (3) Encode states, inputs, and outputs as bits (4) Determine logic equations for next state and outputs (5) Draw the circuit 21 Step 4: Create Logic Equations 22 Determine logic equations for next state and outputs s\u2019 = z = Strategy for Building an FSM (1) Draw a state diagram (2) Write output and next-state tables (3) Encode states, inputs, and outputs as bits (4) Determine logic equations for next state and outputs (5) Draw the circuit: Simplify first! [...] (A) Mealy (B) Moore (C) Neither doesn\u2019t give a crap about you any event ever!",
        "score": 0.24408405,
        "raw_content": null
      },
      {
        "url": "https://medium.com/@aiclab.official/finite-state-machines-fsm-aa0e5bf10b03",
        "title": "SystemVerilog FSMs Tutorial: Encodings, Styles, Best Practices",
        "content": "``` [...] ``` [...] Advantages:\n\n Outputs change synchronously with state transitions\n No combinational output delays\n Glitch-free outputs\n\nConsiderations:\n\n Outputs delayed by one clock cycle\n May require additional state for immediate response\n More complex reset logic\n\n## One-Block Coding Style\n\nThis style combines all FSM logic into a single block.",
        "score": 0.22005774,
        "raw_content": null
      },
      {
        "url": "https://stately.ai/blog/2024-01-23-state-machines-whats-in-a-name",
        "title": "State Machines - What's in a name?",
        "content": "By aligning the names in state machines with these parts of speech, the structure and functionality of the state machine becomes more intuitive and easier to understand, facilitating better communication and documentation.\n\n### Be brief yet specific\n\nJust like with naming anything in code, it\u2019s helpful to pick names that are brief, not generic, yet contain just enough information to be unambiguous. Make names \u201cminimally meaningful\u201d.\n\nState name examples:\n\n `Idle` instead of `State1`\n `Door Closed` instead of `Closed`\n `Payment Processing` instead of `State_Awaiting_Payment`\n\nEvent name examples:\n\n `Submit` or `submit` instead of `Event1`\n `Receive payment` instead of `Event_Payment_Received`\n\n## What style should that name be in? [...] ### Consistency is Key\n\nChoose whatever you want but try to be consistent. Readers will hopefully understand your chosen naming convention and will come to rely on it. If you name states `Waiting`, `Downloading`, `Synchronizing` then when they see another word ending in `ing` they\u2019ll probably assume it\u2019s also a state as opposed to an event. Similarly, if you name actions using `camelCase`, you might consider naming all actions in that way, whether they\u2019re entry/exit actions on states or actions on transitions. So remember, consistency is key here.\n\n### Conventions and maintenance [...] 1. States: typically nouns or adjectives\n    States represent different conditions or modes of being. Therefore, they are often named with nouns or adjectives that describe the status or quality of the system. For example, `idle`, `loading`, `authenticated`, or `error`.\n2. Events/transitions: Usually verbs\n    Events are triggers that cause state transitions. They are actions or occurrences, so they are best named with verbs. Examples include `submit`, `cancel`, `fail`, `load`, `sign in`, or `clear form data`.\n3. Actions: verbs or verb phrases\n    Actions are operations executed in response to events or state transitions. They should be verbs or verb phrases that describe what action is being taken. For instance, `sendRequest`, `displayError`, `updateData`.",
        "score": 0.13662016,
        "raw_content": null
      }
    ],
    "response_time": 2.43,
    "request_id": "0046f223-e58f-475d-81f1-fd3db3e50829"
  },
  "brave": {
    "query": {
      "original": "Renaming FSM states to PORT_0_POINTER_READY and PORT_7_POINTER_COMMITTED for explicit alignment.",
      "show_strict_warning": false,
      "is_navigational": false,
      "is_news_breaking": false,
      "spellcheck_off": true,
      "country": "us",
      "bad_results": false,
      "should_fallback": false,
      "postal_code": "",
      "city": "",
      "header_country": "",
      "more_results_available": true,
      "state": ""
    },
    "mixed": {
      "type": "mixed",
      "main": [
        {
          "type": "web",
          "index": 0,
          "all": false
        },
        {
          "type": "web",
          "index": 1,
          "all": false
        },
        {
          "type": "web",
          "index": 2,
          "all": false
        },
        {
          "type": "web",
          "index": 3,
          "all": false
        },
        {
          "type": "web",
          "index": 4,
          "all": false
        },
        {
          "type": "web",
          "index": 5,
          "all": false
        },
        {
          "type": "web",
          "index": 6,
          "all": false
        },
        {
          "type": "web",
          "index": 7,
          "all": false
        },
        {
          "type": "web",
          "index": 8,
          "all": false
        },
        {
          "type": "web",
          "index": 9,
          "all": false
        },
        {
          "type": "web",
          "index": 10,
          "all": false
        },
        {
          "type": "web",
          "index": 11,
          "all": false
        },
        {
          "type": "web",
          "index": 12,
          "all": false
        },
        {
          "type": "web",
          "index": 13,
          "all": false
        },
        {
          "type": "web",
          "index": 14,
          "all": false
        },
        {
          "type": "web",
          "index": 15,
          "all": false
        },
        {
          "type": "web",
          "index": 16,
          "all": false
        },
        {
          "type": "web",
          "index": 17,
          "all": false
        },
        {
          "type": "web",
          "index": 18,
          "all": false
        },
        {
          "type": "web",
          "index": 19,
          "all": false
        }
      ],
      "top": [],
      "side": []
    },
    "type": "search",
    "web": {
      "type": "search",
      "results": [
        {
          "title": "state machine - VHDL FSM Implementation using port mapping - Stack Overflow",
          "url": "https://stackoverflow.com/questions/24770758/vhdl-fsm-implementation-using-port-mapping",
          "is_source_local": false,
          "is_source_both": false,
          "description": "------ and_2.vhd (component): --------- LIBRARY ieee; USE ieee.std_logic_1164.all; --------------------------------------- ENTITY and_2 IS PORT ( a, b: IN STD_LOGIC; y:OUT STD_LOGIC); END and_2; --------------------------------------- ARCHITECTURE and_2 OF and_2 IS BEGIN y &lt;= a AND b; END and_2; --------------------------------------- LIBRARY ieee; USE ieee.std_logic_1164.all; USE work.my_data.all; ENTITY FSM_PORTMAPP IS PORT( clk,reset : IN STD_LOGIC; A,b,c,d: IN STD_LOGIC; x: out STD_LOGIC ); END FSM_PORTMAPP; ARCHITECTURE Flow OF FSM_PORTMAPP IS ----------------------- COMPONENT and_2 IS PO",
          "profile": {
            "name": "Stack Overflow",
            "url": "https://stackoverflow.com/questions/24770758/vhdl-fsm-implementation-using-port-mapping",
            "long_name": "stackoverflow.com",
            "img": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "generic",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "stackoverflow.com",
            "hostname": "stackoverflow.com",
            "favicon": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8",
            "path": "\u203a questions  \u203a 24770758  \u203a vhdl-fsm-implementation-using-port-mapping"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/4eF1Hc63ppYaxZ4e5vCKJVQtFhMkuzdk3kpY3MGOCjs/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9jZG4u/c3N0YXRpYy5uZXQv/U2l0ZXMvc3RhY2tv/dmVyZmxvdy9JbWcv/YXBwbGUtdG91Y2gt/aWNvbkAyLnBuZz92/PTczZDc5YTg5YmRl/ZA",
            "original": "https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png?v=73d79a89bded",
            "logo": true
          }
        },
        {
          "title": "VHDL FSM not changing states - Stack Overflow",
          "url": "https://stackoverflow.com/questions/25222377/vhdl-fsm-not-changing-states",
          "is_source_local": false,
          "is_source_both": false,
          "description": "LIBRARY ieee; USE ieee.std_logic_1164.ALL; USE ieee.numeric_std.ALL; ENTITY testbench IS END testbench; ARCHITECTURE behavior OF testbench IS COMPONENT serial_test PORT( i_gclk : IN std_logic; i_rx : IN std_logic; o_tx: OUT std_logic; o_go : OUT std_logic; o_newdata : OUT std_logic; o_ws : OUT std_logic; o_leds : OUT std_logic_vector(2 downto 0) ); END COMPONENT; SIGNAL i_gclk : std_logic := &#x27;1&#x27;; SIGNAL i_rx : std_logic := &#x27;1&#x27;; SIGNAL o_tx : std_logic; SIGNAL o_go : std_logic; SIGNAL o_newdata : std_logic; SIGNAL o_ws : std_logic; SIGNAL o_leds : std_logic_vector(2 downto 0); BEGIN -- Please c",
          "profile": {
            "name": "Stack Overflow",
            "url": "https://stackoverflow.com/questions/25222377/vhdl-fsm-not-changing-states",
            "long_name": "stackoverflow.com",
            "img": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "qa",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "stackoverflow.com",
            "hostname": "stackoverflow.com",
            "favicon": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8",
            "path": "\u203a questions  \u203a 25222377  \u203a vhdl-fsm-not-changing-states"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/4eF1Hc63ppYaxZ4e5vCKJVQtFhMkuzdk3kpY3MGOCjs/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9jZG4u/c3N0YXRpYy5uZXQv/U2l0ZXMvc3RhY2tv/dmVyZmxvdy9JbWcv/YXBwbGUtdG91Y2gt/aWNvbkAyLnBuZz92/PTczZDc5YTg5YmRl/ZA",
            "original": "https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png?v=73d79a89bded",
            "logo": true
          }
        },
        {
          "title": "c++ - Switching states in a FSM - Stack Overflow",
          "url": "https://stackoverflow.com/questions/12993520/switching-states-in-a-fsm",
          "is_source_local": false,
          "is_source_both": false,
          "description": "I&#x27;m experimenting with using a finite state machine as a model for managing the flow of a simple game. Enter into a Main Menu state, from which you select say starting a game or modifying options, ...",
          "profile": {
            "name": "Stack Overflow",
            "url": "https://stackoverflow.com/questions/12993520/switching-states-in-a-fsm",
            "long_name": "stackoverflow.com",
            "img": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "qa",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "stackoverflow.com",
            "hostname": "stackoverflow.com",
            "favicon": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8",
            "path": "\u203a questions  \u203a 12993520  \u203a switching-states-in-a-fsm"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/4eF1Hc63ppYaxZ4e5vCKJVQtFhMkuzdk3kpY3MGOCjs/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9jZG4u/c3N0YXRpYy5uZXQv/U2l0ZXMvc3RhY2tv/dmVyZmxvdy9JbWcv/YXBwbGUtdG91Y2gt/aWNvbkAyLnBuZz92/PTczZDc5YTg5YmRl/ZA",
            "original": "https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png?v=73d79a89bded",
            "logo": true
          }
        },
        {
          "title": "How to align named ports in module instantiations? \u00b7 Issue #48 \u00b7 lowRISC/style-guides",
          "url": "https://github.com/lowRISC/style-guides/issues/48",
          "is_source_local": false,
          "is_source_both": false,
          "description": "How do we want to format named port lists in module instantiations in SystemVerilog source code? The style guide is currently silent on this topic, but uses in examples the &quot;align&quot; formatting shown below. Verible give us the following op...",
          "page_age": "2021-04-15T13:03:02",
          "profile": {
            "name": "GitHub",
            "url": "https://github.com/lowRISC/style-guides/issues/48",
            "long_name": "github.com",
            "img": "https://imgs.search.brave.com/xxsA4YxzaR0cl-DBsH9-lpv2gsif3KMYgM87p26bs_o/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYWQyNWM1NjA5/ZjZmZjNlYzI2MDNk/N2VkNmJhYjE2MzZl/MDY5ZTMxMDUzZmY1/NmU3NWIzNWVmMjk0/NTBjMjJjZi9naXRo/dWIuY29tLw"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "software",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "github.com",
            "hostname": "github.com",
            "favicon": "https://imgs.search.brave.com/xxsA4YxzaR0cl-DBsH9-lpv2gsif3KMYgM87p26bs_o/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYWQyNWM1NjA5/ZjZmZjNlYzI2MDNk/N2VkNmJhYjE2MzZl/MDY5ZTMxMDUzZmY1/NmU3NWIzNWVmMjk0/NTBjMjJjZi9naXRo/dWIuY29tLw",
            "path": "\u203a lowRISC  \u203a style-guides  \u203a issues  \u203a 48"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/_If9QstBtt0U9aFNf1gL1pHlAiHIv7NjDVzYUwQnhXw/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9vcGVu/Z3JhcGguZ2l0aHVi/YXNzZXRzLmNvbS84/MTIzMWExYTY0MmQ1/MmQxODJiYTUwMzE0/NmI3Y2MzOTZhZDY2/NTk2NzQyODcxNTQ2/ZmRkZWZhMTU4NzA5/NDhmL2xvd1JJU0Mv/c3R5bGUtZ3VpZGVz/L2lzc3Vlcy80OA",
            "original": "https://opengraph.githubassets.com/81231a1a642d52d182ba503146b7cc396ad66596742871546fddefa15870948f/lowRISC/style-guides/issues/48",
            "logo": false
          },
          "age": "April 15, 2021"
        },
        {
          "title": "How to create a finite-state machine in VHDL - VHDLwhiz",
          "url": "https://vhdlwhiz.com/finite-state-machine/",
          "is_source_local": false,
          "is_source_both": false,
          "description": "Learn how to implement a finite-state machine (FSM) in VHDL. One of the most important things to master as a VHDL designer are state machines.",
          "page_age": "2024-08-10T05:20:30",
          "profile": {
            "name": "VHDLwhiz",
            "url": "https://vhdlwhiz.com/finite-state-machine/",
            "long_name": "vhdlwhiz.com",
            "img": "https://imgs.search.brave.com/mPI6BiiBNzvFJLEdVBECmj0BpwsyEy1SkhuIx6s-rWE/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvMTVhZGNjMTlh/ZjY3YTBlOWY1M2M2/MTA5NjQwYmI1ODQ3/MTZiNzA4ZjhlMmVj/ZjVlN2VkNzg0M2Ni/NzcxMjZmMC92aGRs/d2hpei5jb20v"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "article",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "vhdlwhiz.com",
            "hostname": "vhdlwhiz.com",
            "favicon": "https://imgs.search.brave.com/mPI6BiiBNzvFJLEdVBECmj0BpwsyEy1SkhuIx6s-rWE/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvMTVhZGNjMTlh/ZjY3YTBlOWY1M2M2/MTA5NjQwYmI1ODQ3/MTZiNzA4ZjhlMmVj/ZjVlN2VkNzg0M2Ni/NzcxMjZmMC92aGRs/d2hpei5jb20v",
            "path": "  \u203a home  \u203a articles  \u203a how to create a finite-state machine in vhdl"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/KSNZfh1Pr2lSAy_Zrtc7D4OnS4VrYvb_gn6Hir8OnZw/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9jZG4u/dmhkbHdoaXouY29t/L3dwLWNvbnRlbnQv/dXBsb2Fkcy8yMDE4/LzA4L2ZzbS10dXRv/cmlhbC5wbmc",
            "original": "https://cdn.vhdlwhiz.com/wp-content/uploads/2018/08/fsm-tutorial.png",
            "logo": false
          },
          "age": "August 10, 2024"
        },
        {
          "title": "Spanning Tree Port States - GeeksforGeeks",
          "url": "https://www.geeksforgeeks.org/computer-networks/spanning-tree-port-states/",
          "is_source_local": false,
          "is_source_both": false,
          "description": "Your All-in-One Learning Portal: GeeksforGeeks is a comprehensive educational platform that empowers learners across domains-spanning computer science and programming, school education, upskilling, commerce, software tools, competitive exams, and more.",
          "page_age": "2025-07-23T14:27:38",
          "profile": {
            "name": "GeeksforGeeks",
            "url": "https://www.geeksforgeeks.org/computer-networks/spanning-tree-port-states/",
            "long_name": "geeksforgeeks.org",
            "img": "https://imgs.search.brave.com/bGE5KD5Za34la_MeOAt7584d1aXRWEQopsXEQyAALPw/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYjBhOGQ3MmNi/ZWE5N2EwMmZjYzA1/ZTI0ZTFhMGUyMTE0/MGM0ZTBmMWZlM2Y2/Yzk2ODMxZTRhYTBi/NDdjYTE0OS93d3cu/Z2Vla3Nmb3JnZWVr/cy5vcmcv"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "article",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "geeksforgeeks.org",
            "hostname": "www.geeksforgeeks.org",
            "favicon": "https://imgs.search.brave.com/bGE5KD5Za34la_MeOAt7584d1aXRWEQopsXEQyAALPw/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYjBhOGQ3MmNi/ZWE5N2EwMmZjYzA1/ZTI0ZTFhMGUyMTE0/MGM0ZTBmMWZlM2Y2/Yzk2ODMxZTRhYTBi/NDdjYTE0OS93d3cu/Z2Vla3Nmb3JnZWVr/cy5vcmcv",
            "path": "  \u203a computer networks  \u203a spanning-tree-port-states"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/Pd5QAqMMRPr1_b0eGJIuaDOzsBJC9A-7ivvT2JrmOW0/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9tZWRp/YS5nZWVrc2Zvcmdl/ZWtzLm9yZy93cC1j/b250ZW50L3VwbG9h/ZHMvMjAyMTEwMTgx/MzMxMDUvQ2FwdHVy/ZS02NjB4NDMzLlBO/Rw",
            "original": "https://media.geeksforgeeks.org/wp-content/uploads/20211018133105/Capture-660x433.PNG",
            "logo": false
          },
          "age": "July 23, 2025"
        },
        {
          "title": "Finite State Machines (FSM)",
          "url": "https://medium.com/@aiclab.official/finite-state-machines-fsm-aa0e5bf10b03",
          "is_source_local": false,
          "is_source_both": false,
          "description": "SystemVerilog provides powerful enumerated types for FSM state definition: // Basic enumeration typedef enum {IDLE, START, DATA, STOP} state_t; // Explicit encoding with bit width typedef enum logic [3:0] { IDLE = 4&#x27;b0001, START = 4&#x27;b0010, DATA = 4&#x27;b0100, STOP = 4&#x27;b1000 } state_t; // Automatic assignment typedef enum logic [2:0] { IDLE = 3&#x27;b000, START, DATA, STOP, } state_t; Type Safety: Prevents assignment of invalid values \u00b7 Readability: Self-documenting code with meaningful names",
          "page_age": "2025-08-30T19:50:01",
          "profile": {
            "name": "Medium",
            "url": "https://medium.com/@aiclab.official/finite-state-machines-fsm-aa0e5bf10b03",
            "long_name": "medium.com",
            "img": "https://imgs.search.brave.com/4R4hFITz_F_be0roUiWbTZKhsywr3fnLTMTkFL5HFow/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvOTZhYmQ1N2Q4/NDg4ZDcyODIyMDZi/MzFmOWNhNjE3Y2E4/Y2YzMThjNjljNDIx/ZjllZmNhYTcwODhl/YTcwNDEzYy9tZWRp/dW0uY29tLw"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "article",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "medium.com",
            "hostname": "medium.com",
            "favicon": "https://imgs.search.brave.com/4R4hFITz_F_be0roUiWbTZKhsywr3fnLTMTkFL5HFow/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvOTZhYmQ1N2Q4/NDg4ZDcyODIyMDZi/MzFmOWNhNjE3Y2E4/Y2YzMThjNjljNDIx/ZjllZmNhYTcwODhl/YTcwNDEzYy9tZWRp/dW0uY29tLw",
            "path": "\u203a @aiclab.official  \u203a finite-state-machines-fsm-aa0e5bf10b03"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/Y3N0Mob_qyHMwyLIE0B3KxDCd1a8-zFuhsM4MQtHbXI/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9taXJv/Lm1lZGl1bS5jb20v/MSpjVnpoVl95MFYt/N2RtSWtoRm1Od3hR/LnBuZw",
            "original": "https://miro.medium.com/1*cVzhV_y0V-7dmIkhFmNwxQ.png",
            "logo": false
          },
          "age": "August 30, 2025"
        },
        {
          "title": "Cisco UCS Faults and Error Messages Reference - FSM Faults [Cisco Unified Computing System] - Cisco",
          "url": "https://www.cisco.com/c/en/us/td/docs/unified_computing/ucs/ts/faults/reference/ErrMess/UCS_FSMs.html",
          "is_source_local": false,
          "is_source_both": false,
          "description": "This chapter provides information about the faults that may be raised during one or more stages of an FSM task.",
          "profile": {
            "name": "Cisco",
            "url": "https://www.cisco.com/c/en/us/td/docs/unified_computing/ucs/ts/faults/reference/ErrMess/UCS_FSMs.html",
            "long_name": "cisco.com",
            "img": "https://imgs.search.brave.com/q35slEjf42um7kE0EguvORRHFDvIvWmqDYuxszOI7UA/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvODRkZDBiYTQ0/ZjBlZmE0ZmZjYTg5/ZWU1NmY2OTgyZDk5/NmMxMDNmOWI5MDY5/M2M3YTc0OTdiNjMx/Mjg3ZWI1Ny93d3cu/Y2lzY28uY29tLw"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "generic",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "cisco.com",
            "hostname": "www.cisco.com",
            "favicon": "https://imgs.search.brave.com/q35slEjf42um7kE0EguvORRHFDvIvWmqDYuxszOI7UA/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvODRkZDBiYTQ0/ZjBlZmE0ZmZjYTg5/ZWU1NmY2OTgyZDk5/NmMxMDNmOWI5MDY5/M2M3YTc0OTdiNjMx/Mjg3ZWI1Ny93d3cu/Y2lzY28uY29tLw",
            "path": "  \u203a home  \u203a support  \u203a product support  \u203a servers - unified computing  \u203a cisco unified computing system  \u203a error and system messages"
          }
        },
        {
          "title": "Embed With Elliot: Practical State Machines | Hackaday",
          "url": "https://hackaday.com/2015/09/04/embed-with-elliot-practical-state-machines/",
          "is_source_local": false,
          "is_source_both": false,
          "description": "In our context, that means that you don\u2019t want to be changing the state pointer outside of the state handler functions unless you have a darn good reason, because it will make the code harder to read/debug later on, and it breaks the (useful) constraints of the state machine framework. Returning and assigning the state pointer from the handlers makes this explicit, so I guess that\u2019s a good enough reason to do so.",
          "page_age": "2016-04-29T21:22:52",
          "profile": {
            "name": "Hackaday",
            "url": "https://hackaday.com/2015/09/04/embed-with-elliot-practical-state-machines/",
            "long_name": "hackaday.com",
            "img": "https://imgs.search.brave.com/GXu15NugETIMijT5vqN1e5Sef3-hhvwnQbAvQWXS8AA/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYmQ4MGUxOWNi/ODZmNjI4YjEyNDU2/OWU5YmEyMTRhYWI5/ZTMxNWRjOTA4NWQx/NzE5YTZhYjZkMmQ5/NzY1ZGJiZS9oYWNr/YWRheS5jb20v"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "article",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "hackaday.com",
            "hostname": "hackaday.com",
            "favicon": "https://imgs.search.brave.com/GXu15NugETIMijT5vqN1e5Sef3-hhvwnQbAvQWXS8AA/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYmQ4MGUxOWNi/ODZmNjI4YjEyNDU2/OWU5YmEyMTRhYWI5/ZTMxNWRjOTA4NWQx/NzE5YTZhYjZkMmQ5/NzY1ZGJiZS9oYWNr/YWRheS5jb20v",
            "path": "\u203a 2015  \u203a 09  \u203a 04  \u203a embed-with-elliot-practical-state-machines"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/B_COk1TFUL3afHXOvtRJg1BXarj0xFF5La0uXCa371g/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9oYWNr/YWRheS5jb20vd3At/Y29udGVudC91cGxv/YWRzLzIwMTUvMDYv/ZW1iZWRlbGxpb3R0/LmpwZw",
            "original": "https://hackaday.com/wp-content/uploads/2015/06/embedelliott.jpg",
            "logo": false
          },
          "age": "April 29, 2016"
        },
        {
          "title": "r/FPGA on Reddit: FSM door. Not going through all states?",
          "url": "https://www.reddit.com/r/FPGA/comments/sb3rbl/fsm_door_not_going_through_all_states/",
          "is_source_local": false,
          "is_source_both": false,
          "description": "A subreddit for programmable hardware, including topics such as: * FPGA * CPLD * Verilog * VHDL \u00b7 I&#x27;v been stuck on this task for almost 1 month. I am stubborn and my teacher won&#x27;t give much of how to solve it",
          "page_age": "2022-01-23T21:01:06",
          "profile": {
            "name": "Reddit",
            "url": "https://www.reddit.com/r/FPGA/comments/sb3rbl/fsm_door_not_going_through_all_states/",
            "long_name": "reddit.com",
            "img": "https://imgs.search.brave.com/U-eHNCapRHVNWWCVPPMTIvOofZULh0_A_FQKe8xTE4I/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvN2ZiNTU0M2Nj/MTFhZjRiYWViZDlk/MjJiMjBjMzFjMDRk/Y2IzYWI0MGI0MjVk/OGY5NzQzOGQ5NzQ5/NWJhMWI0NC93d3cu/cmVkZGl0LmNvbS8"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "qa",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "reddit.com",
            "hostname": "www.reddit.com",
            "favicon": "https://imgs.search.brave.com/U-eHNCapRHVNWWCVPPMTIvOofZULh0_A_FQKe8xTE4I/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvN2ZiNTU0M2Nj/MTFhZjRiYWViZDlk/MjJiMjBjMzFjMDRk/Y2IzYWI0MGI0MjVk/OGY5NzQzOGQ5NzQ5/NWJhMWI0NC93d3cu/cmVkZGl0LmNvbS8",
            "path": "  \u203a r/fpga  \u203a fsm door. not going through all states?"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/oc5h1fMEzVrMYW2WkFBgyc4i27poSO5Ae7Gd1myiFD8/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9zaGFy/ZS5yZWRkLml0L3By/ZXZpZXcvcG9zdC9z/YjNyYmw",
            "original": "https://share.redd.it/preview/post/sb3rbl",
            "logo": false
          },
          "age": "January 23, 2022"
        },
        {
          "title": "How I Write FSMs in RTL | Electronics etc\u2026",
          "url": "https://tomverbeure.github.io/2020/05/01/How-I-Write-FSMs-in-RTL.html",
          "is_source_local": false,
          "is_source_both": false,
          "description": "I read Reddit almost exclusively to kill time while on my phone. Typing out how to code an FSM on a phone is just no fun. Instead of sitting on the sidelines forever, here\u2019s a short write-up about how I do it. There are people who do it differently, but they are obviously doing it wrong. ... localparam IDLE = 0; localparam SETUP = 1; localparam ACTIVE = 2; reg [1:0] cur_state, nxt_state; reg comb_output; reg seq_output, seq_output_nxt; always @(*) begin nxt_state = cur_state; // Default output assignments comb_output = &lt;default output value, this can be an equation&gt;; seq_output_nxt = seq_out",
          "page_age": "2020-05-01T10:00:00",
          "profile": {
            "name": "Video Timings Calculator",
            "url": "https://tomverbeure.github.io/2020/05/01/How-I-Write-FSMs-in-RTL.html",
            "long_name": "tomverbeure.github.io",
            "img": "https://imgs.search.brave.com/MoooiebcQ0nEVGgGdX54wZRvxcYzGfA70taqPw8Kl0A/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYTIyYjI3MmIy/NDg1NmZmY2ZlN2Ix/ZDI5Y2E1Y2VjMGVk/NjQ3YTM5MDMwYTBl/NjhhM2E4Y2MyZjYz/MmI5MmVkNy90b212/ZXJiZXVyZS5naXRo/dWIuaW8v"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "generic",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "tomverbeure.github.io",
            "hostname": "tomverbeure.github.io",
            "favicon": "https://imgs.search.brave.com/MoooiebcQ0nEVGgGdX54wZRvxcYzGfA70taqPw8Kl0A/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYTIyYjI3MmIy/NDg1NmZmY2ZlN2Ix/ZDI5Y2E1Y2VjMGVk/NjQ3YTM5MDMwYTBl/NjhhM2E4Y2MyZjYz/MmI5MmVkNy90b212/ZXJiZXVyZS5naXRo/dWIuaW8v",
            "path": "\u203a 2020  \u203a 05  \u203a 01  \u203a How-I-Write-FSMs-in-RTL.html"
          },
          "age": "May 1, 2020"
        },
        {
          "title": "VHDL 'generate' FSM states - Stack Overflow",
          "url": "https://stackoverflow.com/questions/8057197/vhdl-generate-fsm-states",
          "is_source_local": false,
          "is_source_both": false,
          "description": "INST: for i in 0 to NUM-1 generate Inst_module port map ( bus =&gt; bus(i*8+7 downto i*8) ); end generate INST; My question: I would like to be able to interface with each module via a FSM (since it needs to do some other things too), so would like to be able to &#x27;generate&#x27; the following code, rather than having to write out each state manually (Where signal empty : std_logic_vector(NUM-1 downto 0) is a status flag for each module)",
          "profile": {
            "name": "Stack Overflow",
            "url": "https://stackoverflow.com/questions/8057197/vhdl-generate-fsm-states",
            "long_name": "stackoverflow.com",
            "img": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "qa",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "stackoverflow.com",
            "hostname": "stackoverflow.com",
            "favicon": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8",
            "path": "\u203a questions  \u203a 8057197  \u203a vhdl-generate-fsm-states"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/4eF1Hc63ppYaxZ4e5vCKJVQtFhMkuzdk3kpY3MGOCjs/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9jZG4u/c3N0YXRpYy5uZXQv/U2l0ZXMvc3RhY2tv/dmVyZmxvdy9JbWcv/YXBwbGUtdG91Y2gt/aWNvbkAyLnBuZz92/PTczZDc5YTg5YmRl/ZA",
            "original": "https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png?v=73d79a89bded",
            "logo": true
          }
        },
        {
          "title": "c - Function pointers in FSM - Stack Overflow",
          "url": "https://stackoverflow.com/questions/3520461/function-pointers-in-fsm",
          "is_source_local": false,
          "is_source_both": false,
          "description": "Here is a little demo of using function pointers in ARDUINO. This example does not allow for concurrency. It perfectly transferable to normal C if make write the setup and loop inside main() Each state is a void() function. Each state function is responsible for reading input and setting output.",
          "profile": {
            "name": "Stack Overflow",
            "url": "https://stackoverflow.com/questions/3520461/function-pointers-in-fsm",
            "long_name": "stackoverflow.com",
            "img": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "qa",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "stackoverflow.com",
            "hostname": "stackoverflow.com",
            "favicon": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8",
            "path": "\u203a questions  \u203a 3520461  \u203a function-pointers-in-fsm"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/4eF1Hc63ppYaxZ4e5vCKJVQtFhMkuzdk3kpY3MGOCjs/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9jZG4u/c3N0YXRpYy5uZXQv/U2l0ZXMvc3RhY2tv/dmVyZmxvdy9JbWcv/YXBwbGUtdG91Y2gt/aWNvbkAyLnBuZz92/PTczZDc5YTg5YmRl/ZA",
            "original": "https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png?v=73d79a89bded",
            "logo": true
          }
        },
        {
          "title": "State machines are very simple in C if you use function pointers. \u00b7 GitHub",
          "url": "https://gist.github.com/nmandery/1717405",
          "is_source_local": false,
          "is_source_both": false,
          "description": "portc.f5=0; } if (pulse&gt;= 129 &amp;&amp; pulse &lt;=180){ porta.f2=1; } if (pulse&gt;=181&amp;&amp; pulse &lt;=308){ porta.f2=0; portc.f3=0; portc.f4=0 ; } if (pulse&gt;=309 &amp;&amp; pulse &lt;=360){ porta.f2=0; portc.f3=1 ; portc.f4=0; portc.f5=0; }if (pulse&gt;=361 &amp;&amp; pulse &lt;=488){ porta.f2=0; portc.f3=0 ; portc.f4=0; portc.f5=0; } if (pulse&gt;=489 &amp;&amp; pulse &lt;=540){ porta.f2=0; portc.f3=0 ; portc.f4=1; portc.f5=0; } if (pulse&gt;=541 &amp;&amp; pulse &lt;=668){ porta.f2=0; portc.f3=0 ; portc.f4=0; portc.f5=0; } if (pulse&gt;=669 &amp;&amp; pulse &lt;=720){ porta.f2=0; portc.f3=0; portc.f4=0; portc.f5=1; }",
          "profile": {
            "name": "GitHub",
            "url": "https://gist.github.com/nmandery/1717405",
            "long_name": "gist.github.com",
            "img": "https://imgs.search.brave.com/xZ1QeMRUaD4Rb2PRlguFbHNXkQKQJMGrNr6XEBVeFkc/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNzdmZjEzNDE3/NDlmMDc4NDRlMGJl/YTdmYzUxNGNkNDdk/OGE5YmRiOWQ0NGVl/NDU4MzZlNzg3OTYy/M2YzOTZiMS9naXN0/LmdpdGh1Yi5jb20v"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "generic",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "gist.github.com",
            "hostname": "gist.github.com",
            "favicon": "https://imgs.search.brave.com/xZ1QeMRUaD4Rb2PRlguFbHNXkQKQJMGrNr6XEBVeFkc/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNzdmZjEzNDE3/NDlmMDc4NDRlMGJl/YTdmYzUxNGNkNDdk/OGE5YmRiOWQ0NGVl/NDU4MzZlNzg3OTYy/M2YzOTZiMS9naXN0/LmdpdGh1Yi5jb20v",
            "path": "\u203a nmandery  \u203a 1717405"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/xibc_mhoVZOIJZ8WpN5zLmMhFjHG43_6n7CZ-4y25kI/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9naXRo/dWIuZ2l0aHViYXNz/ZXRzLmNvbS9hc3Nl/dHMvZ2lzdC1vZy1p/bWFnZS01NGZkN2Rj/MDcxM2UucG5n",
            "original": "https://github.githubassets.com/assets/gist-og-image-54fd7dc0713e.png",
            "logo": false
          }
        },
        {
          "title": "L06: Finite State Machines",
          "url": "https://computationstructures.org/lectures/fsm/fsm.html",
          "is_source_local": false,
          "is_source_both": false,
          "description": "We\u2019ll use the successive states to remember what we\u2019ve seen so far of the input combination. So if the FSM is in state SX and it receives a 0 input, it should transition to state S0 to remind us that we\u2019ve seen the first bit of the combination of 0-1-1-0.",
          "profile": {
            "name": "Computationstructures",
            "url": "https://computationstructures.org/lectures/fsm/fsm.html",
            "long_name": "computationstructures.org",
            "img": "https://imgs.search.brave.com/1ieorDmhpoDnIWSKrzArdik2TzgO0X5hkvCEALduut0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYjY0OTNlNTFk/ZjVmYjU5ZTUzOGUz/NGUwNzQ4ZjViNzc2/MWY0OTkyODY2ZGM3/Mjg4ZTY5YzBmZmVm/YzAwNzAwNi9jb21w/dXRhdGlvbnN0cnVj/dHVyZXMub3JnLw"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "generic",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "computationstructures.org",
            "hostname": "computationstructures.org",
            "favicon": "https://imgs.search.brave.com/1ieorDmhpoDnIWSKrzArdik2TzgO0X5hkvCEALduut0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvYjY0OTNlNTFk/ZjVmYjU5ZTUzOGUz/NGUwNzQ4ZjViNzc2/MWY0OTkyODY2ZGM3/Mjg4ZTY5YzBmZmVm/YzAwNzAwNi9jb21w/dXRhdGlvbnN0cnVj/dHVyZXMub3JnLw",
            "path": "\u203a lectures  \u203a fsm  \u203a fsm.html"
          }
        },
        {
          "title": "[SOLVED] - Tracking states of FSM (finite state machine) in Modelsim | Forum for Electronics",
          "url": "https://www.edaboard.com/threads/tracking-states-of-fsm-finite-state-machine-in-modelsim.375105/",
          "is_source_local": false,
          "is_source_both": false,
          "description": "In your HDL code, remember the replace the state names such as RESET, WAIT4_FIFO_RDY, etc. with the encoding used (change them again back to human readable names when your bug is fixed and the design is also functioning in real h/w). When you sim it, then when you see the value &quot;00001&quot;, then you know that your state machine is in the WAIT4_FIFO_RDY state. ... Actually in the synthesis report I didn&#x27;t find any fsm encoding, instead I got following info.",
          "page_age": "2018-02-13T09:57:57",
          "profile": {
            "name": "Edaboard",
            "url": "https://www.edaboard.com/threads/tracking-states-of-fsm-finite-state-machine-in-modelsim.375105/",
            "long_name": "edaboard.com",
            "img": "https://imgs.search.brave.com/Y50pBM6u_MlIwmToVa_XZhHDrZ4k-nmJ9ORpqMETdUI/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvZWVkZThjZDRk/M2I0M2EyYzM1ZmU3/YWZiNjRkNjYzYTI5/ZTIyNjA3MDA0YjAw/NTI4NmE4MTE2NDll/ZWRiYzE5My93d3cu/ZWRhYm9hcmQuY29t/Lw"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "article",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "edaboard.com",
            "hostname": "www.edaboard.com",
            "favicon": "https://imgs.search.brave.com/Y50pBM6u_MlIwmToVa_XZhHDrZ4k-nmJ9ORpqMETdUI/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvZWVkZThjZDRk/M2I0M2EyYzM1ZmU3/YWZiNjRkNjYzYTI5/ZTIyNjA3MDA0YjAw/NTI4NmE4MTE2NDll/ZWRiYzE5My93d3cu/ZWRhYm9hcmQuY29t/Lw",
            "path": "  \u203a digital design and embedded programming  \u203a pld, spld, gal, cpld, fpga design"
          },
          "age": "February 13, 2018"
        },
        {
          "title": "Function pointers, Part 3: State machines - EDN",
          "url": "https://www.edn.com/function-pointers-part-3-state-machines/",
          "is_source_local": false,
          "is_source_both": false,
          "description": "When using the above case/else state machine design, there is a rigorous safe form that prevents miscoding state transitions. First we define an explicit PANIC state that is zero to catch coding/design errors where the next state is not explicitly assigned",
          "page_age": "2013-02-12T13:59:00",
          "profile": {
            "name": "EDN",
            "url": "https://www.edn.com/function-pointers-part-3-state-machines/",
            "long_name": "edn.com",
            "img": "https://imgs.search.brave.com/BybKh_irEEgCQph_l2Pp5ItfmxxtCS_dQUaM7jcDw5k/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNmRjNmM4MGE0/NjQzZDgzM2E2M2Q2/YTRkNWQ0NzBlNDI3/ZjUxN2MyNjIxOWEw/NTc5ZDA4MGFlNDQ0/YjgwYzIzZC93d3cu/ZWRuLmNvbS8"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "article",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "edn.com",
            "hostname": "www.edn.com",
            "favicon": "https://imgs.search.brave.com/BybKh_irEEgCQph_l2Pp5ItfmxxtCS_dQUaM7jcDw5k/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNmRjNmM4MGE0/NjQzZDgzM2E2M2Q2/YTRkNWQ0NzBlNDI3/ZjUxN2MyNjIxOWEw/NTc5ZDA4MGFlNDQ0/YjgwYzIzZC93d3cu/ZWRuLmNvbS8",
            "path": "  \u203a home  \u203a function pointers, part 3: state machines"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/2zv46fpMsrmEQA4Y6v9WqP43_GpvbQHQs0UHgvX2Il0/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly93d3cu/ZWRuLmNvbS93cC1j/b250ZW50L3VwbG9h/ZHMvdXBsb2Fkcy1j/b250ZW50aW1hZ2Vz/LXN0YXRlLW1hY2hp/bmUtZXhhbXBsZS0y/OTAucG5nP2ZpdD0y/OTAlMkMyNDk",
            "original": "https://www.edn.com/wp-content/uploads/uploads-contentimages-state-machine-example-290.png?fit=290%2C249",
            "logo": false
          },
          "age": "February 12, 2013"
        },
        {
          "title": "One hot encoding of the states of a C FSM - Stack Overflow",
          "url": "https://stackoverflow.com/questions/32220507/one-hot-encoding-of-the-states-of-a-c-fsm",
          "is_source_local": false,
          "is_source_both": false,
          "description": "Basically, I just would like to know if this is a good idea to manually one hot encode the states of a C FSM. I implemented that to write an easy state transition validator: typedef enum { FSM_...",
          "profile": {
            "name": "Stack Overflow",
            "url": "https://stackoverflow.com/questions/32220507/one-hot-encoding-of-the-states-of-a-c-fsm",
            "long_name": "stackoverflow.com",
            "img": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "qa",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "stackoverflow.com",
            "hostname": "stackoverflow.com",
            "favicon": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8",
            "path": "\u203a questions  \u203a 32220507  \u203a one-hot-encoding-of-the-states-of-a-c-fsm"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/7xYts7jy_f89pn-IFVr8VxO1jMDhot5Ln0Buo0It8EM/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9zdGFj/a292ZXJmbG93LmNv/bS9Db250ZW50L1Np/dGVzL3N0YWNrb3Zl/cmZsb3cvSW1nL2Fw/cGxlLXRvdWNoLWlj/b25AMi5wbmc_dj03/M2Q3OWE4OWJkZWQ",
            "original": "https://stackoverflow.com/Content/Sites/stackoverflow/Img/apple-touch-icon@2.png?v=73d79a89bded",
            "logo": true
          }
        },
        {
          "title": "EXP36-C. Do not cast pointers into more strictly aligned pointer types - SEI CERT C Coding Standard - Confluence",
          "url": "https://wiki.sei.cmu.edu/confluence/display/c/EXP36-C.+Do+not+cast+pointers+into+more+strictly+aligned+pointer+types",
          "is_source_local": false,
          "is_source_both": false,
          "description": "Do not convert a pointer value to a pointer type that is more strictly aligned than the referenced type. Different alignments are possible for different types of objects. If the type-checking system is overridden by an explicit cast or the pointer is converted to a void pointer (void *) and ...",
          "profile": {
            "name": "SEI CERT",
            "url": "https://wiki.sei.cmu.edu/confluence/display/c/EXP36-C.+Do+not+cast+pointers+into+more+strictly+aligned+pointer+types",
            "long_name": "wiki.sei.cmu.edu",
            "img": "https://imgs.search.brave.com/KgZHYz4pvNM0HPmml3J2zmZTf1esJIyI2_83YFhqsxs/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvZTU4MDE0ODI1/ZTRkZDdmMGUxZmMy/ODQ0YWIzOGUzMjk2/ZTBkMjI3MzQwM2Zi/MjI2MTU1NDkxNTY1/ZTY1ZWQ2Ny93aWtp/LnNlaS5jbXUuZWR1/Lw"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "generic",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "wiki.sei.cmu.edu",
            "hostname": "wiki.sei.cmu.edu",
            "favicon": "https://imgs.search.brave.com/KgZHYz4pvNM0HPmml3J2zmZTf1esJIyI2_83YFhqsxs/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvZTU4MDE0ODI1/ZTRkZDdmMGUxZmMy/ODQ0YWIzOGUzMjk2/ZTBkMjI3MzQwM2Zi/MjI2MTU1NDkxNTY1/ZTY1ZWQ2Ny93aWtp/LnNlaS5jbXUuZWR1/Lw",
            "path": "\u203a confluence  \u203a display  \u203a c  \u203a EXP36-C.+Do+not+cast+pointers+into+more+strictly+aligned+pointer+types"
          }
        },
        {
          "title": "FSM Using Member Function Pointers in C++ - Stack Overflow",
          "url": "https://stackoverflow.com/questions/23915387/fsm-using-member-function-pointers-in-c",
          "is_source_local": false,
          "is_source_both": false,
          "description": "Here you can find a template library that makes it easier for you to implement a state pattern based FSM approach: STTCL.",
          "profile": {
            "name": "Stack Overflow",
            "url": "https://stackoverflow.com/questions/23915387/fsm-using-member-function-pointers-in-c",
            "long_name": "stackoverflow.com",
            "img": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8"
          },
          "language": "en",
          "family_friendly": true,
          "type": "search_result",
          "subtype": "qa",
          "is_live": false,
          "meta_url": {
            "scheme": "https",
            "netloc": "stackoverflow.com",
            "hostname": "stackoverflow.com",
            "favicon": "https://imgs.search.brave.com/4WRMec_wn8Q9LO6DI43kkBvIL6wD5TYCXztC9C9kEI0/rs:fit:32:32:1:0/g:ce/aHR0cDovL2Zhdmlj/b25zLnNlYXJjaC5i/cmF2ZS5jb20vaWNv/bnMvNWU3Zjg0ZjA1/YjQ3ZTlkNjQ1ODA1/MjAwODhiNjhjYWU0/OTc4MjM4ZDJlMTBi/ODExYmNiNTkzMjdh/YjM3MGExMS9zdGFj/a292ZXJmbG93LmNv/bS8",
            "path": "\u203a questions  \u203a 23915387  \u203a fsm-using-member-function-pointers-in-c"
          },
          "thumbnail": {
            "src": "https://imgs.search.brave.com/4eF1Hc63ppYaxZ4e5vCKJVQtFhMkuzdk3kpY3MGOCjs/rs:fit:200:200:1:0/g:ce/aHR0cHM6Ly9jZG4u/c3N0YXRpYy5uZXQv/U2l0ZXMvc3RhY2tv/dmVyZmxvdy9JbWcv/YXBwbGUtdG91Y2gt/aWNvbkAyLnBuZz92/PTczZDc5YTg5YmRl/ZA",
            "original": "https://cdn.sstatic.net/Sites/stackoverflow/Img/apple-touch-icon@2.png?v=73d79a89bded",
            "logo": true
          }
        }
      ],
      "family_friendly": true
    }
  },
  "repo": {
    "results": []
  },
  "timestamp": "2026-01-10T19:12:04.577677"
}