# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Bluetooth.ip_user_files/bd/design_1/ip/design_1_PmodBT2_0_1/src/PmodBT2_axi_uart16550_0_0/sim/PmodBT2_axi_uart16550_0_0.vhd" \
"../../../../Bluetooth.ip_user_files/bd/design_1/ip/design_1_PmodBT2_0_1/src/PmodBT2_axi_gpio_0_0/sim/PmodBT2_axi_gpio_0_0.vhd" \
"../../../../Bluetooth.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Bluetooth.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
