
(rules PCB chipOne
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (eu.mihosoft.freerouting.autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 17604)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
    (layer_rule In1.Cu
      (active off)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
    (layer_rule In2.Cu
      (active off)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
  )
  (rule
    (width 200.0)
    (clear 100.2)
    (clear 100.0 (type smd_to_turn_gap))
    (clear 25.0 (type smd_smd))
  )
  (padstack "Via[0-3]_300:200_um"
    (shape
      (circle F.Cu 300.0 0.0 0.0)
    )
    (shape
      (circle In1.Cu 300.0 0.0 0.0)
    )
    (shape
      (circle In2.Cu 300.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 300.0 0.0 0.0)
    )
    (attach off)
  )
  (padstack "Via[0-3]_600:400_um"
    (shape
      (circle F.Cu 600.0 0.0 0.0)
    )
    (shape
      (circle In1.Cu 600.0 0.0 0.0)
    )
    (shape
      (circle In2.Cu 600.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 600.0 0.0 0.0)
    )
    (attach off)
  )
  (padstack "Via[0-3]_1600:1000_um"
    (shape
      (circle F.Cu 1600.0 0.0 0.0)
    )
    (shape
      (circle In1.Cu 1600.0 0.0 0.0)
    )
    (shape
      (circle In2.Cu 1600.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 1600.0 0.0 0.0)
    )
    (attach off)
  )
  (padstack "Via[0-3]_2000:1000_um"
    (shape
      (circle F.Cu 2000.0 0.0 0.0)
    )
    (shape
      (circle In1.Cu 2000.0 0.0 0.0)
    )
    (shape
      (circle In2.Cu 2000.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 2000.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-3]_300:200_um" "Via[0-3]_300:200_um" default
  )
  (via 
    "Via[0-3]_600:400_um" "Via[0-3]_600:400_um" default
  )
  (via 
    "Via[0-3]_1600:1000_um" "Via[0-3]_1600:1000_um" default
  )
  (via 
    "Via[0-3]_2000:1000_um" "Via[0-3]_2000:1000_um" default
  )
  (via 
    "Via[0-3]_300:200_um-kicad_default" "Via[0-3]_300:200_um" "kicad_default"
  )
  (via 
    "Via[0-3]_600:400_um-kicad_default" "Via[0-3]_600:400_um" "kicad_default"
  )
  (via 
    "Via[0-3]_1600:1000_um-kicad_default" "Via[0-3]_1600:1000_um" "kicad_default"
  )
  (via 
    "Via[0-3]_2000:1000_um-kicad_default" "Via[0-3]_2000:1000_um" "kicad_default"
  )
  (via 
    "Via[0-3]_300:200_um-Power" "Via[0-3]_300:200_um" Power
  )
  (via 
    "Via[0-3]_600:400_um-Power" "Via[0-3]_600:400_um" Power
  )
  (via 
    "Via[0-3]_1600:1000_um-Power" "Via[0-3]_1600:1000_um" Power
  )
  (via 
    "Via[0-3]_2000:1000_um-Power" "Via[0-3]_2000:1000_um" Power
  )
  (via_rule
    default "Via[0-3]_300:200_um"
  )
  (via_rule
    "kicad_default" "Via[0-3]_300:200_um-kicad_default"
  )
  (via_rule
    Power "Via[0-3]_600:400_um-Power"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 200.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "VDD_IO" "VDD_core" "I_SI" "O_SO" "I_scanEn" "I_SCLK" "I_SEL1" "I_SEL0"
    "I_enable" "I_testmode" "I_FCLK" "I_SEL4" "I_SEL3" "I_SEL2" "I_DIN" "O_DOUT"
    VDDQ "I_PGM" "O_outData0" "I_reset" "I_clk" "I_inData0" "O_outData1" "I_inData3"
    "I_inData2" "I_inData1" "O_outData5" "O_outData4" "O_outData3" "O_outData2" "O_outData7" "O_outData6"
    "B_inData_bi1" "B_inData_bi0" "B_outData_bi4" "B_outData_bi5" "B_outData_bi2" "B_outData_bi3" "B_inData_bi10" "B_inData_bi11"
    "B_outData_bi0" "B_outData_bi1" "B_inData_bi6" "B_inData_bi7" "B_inData_bi8" "B_inData_bi9" "B_inData_bi4" "B_inData_bi3"
    "B_inData_bi2" "B_inData_bi5" "I_address1" "B_outData_bi6" "B_outData_bi7" "I_address0" "I_address5" "I_address4"
    "I_address3" "I_address2" "Net-(CPchip1_J1-Pad1)" "Net-(CPchip1_J2-Pad1)" "Net-(CPchip1_J3-Pad4)" "Net-(CPchip1_J3-Pad3)" "Net-(CPchip1_J3-Pad2)" "Net-(CPchip1_J3-Pad1)"
    "Net-(CPchip1_J4-Pad22)" "Net-(CPchip1_J4-Pad20)" "Net-(CPchip1_J4-Pad18)" "Net-(CPchip1_J4-Pad16)" "Net-(CPchip1_J4-Pad14)" "Net-(CPchip1_J4-Pad12)" "Net-(CPchip1_J4-Pad10)" "Net-(CPchip1_J4-Pad8)"
    "Net-(CPchip1_J4-Pad4)" "Net-(CPchip1_J4-Pad3)" "Net-(CPchip1_J4-Pad2)" "Net-(CPchip1_J4-Pad1)" "Net-(CPchip1_U1-Pad44)" "Net-(CPchip1_U1-Pad41)" "Net-(CPchip1_U1-Pad40)" "Net-(CPchip1_U1-Pad37)"
    "Net-(CPchip1_U1-Pad22)" "Net-(CPchip1_U1-Pad20)" "Net-(CPchip1_U1-Pad19)" "Net-(CPchip1_U1-Pad18)" "Net-(CPchip1_U1-Pad17)" "Net-(CPchip1_U1-Pad16)" "Net-(CPchip1_U1-Pad15)" "Net-(CPchip1_U1-Pad14)"
    "Net-(CPchip1_U1-Pad13)" "Net-(CPchip1_U1-Pad12)" "Net-(CPchip1_U1-Pad11)" "Net-(CPchip1_U1-Pad10)" "Net-(CPchip1_U1-Pad9)" "Net-(CPchip1_U1-Pad8)" "Net-(CPchip1_U1-Pad7)" "Net-(CPchip1_U1-Pad6)"
    "Net-(CPchip1_U1-Pad5)" "Net-(CPchip1_U1-Pad4)" "Net-(CPchip1_U1-Pad3)" "Net-(CPchip1_U1-Pad2)" "Net-(CPchip1_U1-Pad1)" "Net-(CPchip1_U2-Pad1)" "Net-(CPchip1_U2-Pad2)" "Net-(CPchip1_U2-Pad3)"
    "Net-(CPchip1_U2-Pad4)" "Net-(CPchip1_U2-Pad5)" "Net-(CPchip1_U2-Pad6)" "Net-(CPchip1_U2-Pad7)" "Net-(CPchip1_U2-Pad8)" "Net-(CPchip1_U2-Pad9)" "Net-(CPchip1_U2-Pad10)" "Net-(CPchip1_U2-Pad11)"
    "Net-(CPchip1_U2-Pad12)" "Net-(CPchip1_U2-Pad13)" "Net-(CPchip1_U2-Pad14)" "Net-(CPchip1_U2-Pad15)" "Net-(CPchip1_U2-Pad16)" "Net-(CPchip1_U2-Pad17)" "Net-(CPchip1_U2-Pad18)" "Net-(CPchip1_U2-Pad19)"
    "Net-(CPchip1_U2-Pad20)" "Net-(CPchip1_U2-Pad22)" "Net-(CPchip1_U2-Pad37)" "Net-(CPchip1_U2-Pad40)" "Net-(CPchip1_U2-Pad41)" "Net-(CPchip1_U2-Pad44)" "Net-(CPchip1_U3-Pad44)" "Net-(CPchip1_U3-Pad41)"
    "Net-(CPchip1_U3-Pad40)" "Net-(CPchip1_U3-Pad37)" "Net-(CPchip1_U3-Pad22)" "Net-(CPchip1_U3-Pad20)" "Net-(CPchip1_U3-Pad19)" "Net-(CPchip1_U3-Pad18)" "Net-(CPchip1_U3-Pad17)" "Net-(CPchip1_U3-Pad16)"
    "Net-(CPchip1_U3-Pad15)" "Net-(CPchip1_U3-Pad14)" "Net-(CPchip1_U3-Pad13)" "Net-(CPchip1_U3-Pad12)" "Net-(CPchip1_U3-Pad11)" "Net-(CPchip1_U3-Pad10)" "Net-(CPchip1_U3-Pad9)" "Net-(CPchip1_U3-Pad8)"
    "Net-(CPchip1_U3-Pad7)" "Net-(CPchip1_U3-Pad6)" "Net-(CPchip1_U3-Pad5)" "Net-(CPchip1_U3-Pad4)" "Net-(CPchip1_U3-Pad3)" "Net-(CPchip1_U3-Pad2)" "Net-(CPchip1_U3-Pad1)" "Net-(CPchip1_U4-Pad44)"
    "Net-(CPchip1_U4-Pad41)" "Net-(CPchip1_U4-Pad40)" "Net-(CPchip1_U4-Pad37)" "Net-(CPchip1_U4-Pad36)" "Net-(CPchip1_U4-Pad33)" "Net-(CPchip1_U4-Pad32)" "Net-(CPchip1_U4-Pad29)" "Net-(CPchip1_U4-Pad28)"
    "Net-(CPchip1_U4-Pad25)" "Net-(CPchip1_U4-Pad24)" "Net-(CPchip1_U4-Pad22)" "Net-(CPchip1_U4-Pad21)" "Net-(CPchip1_U4-Pad20)" "Net-(CPchip1_U4-Pad19)" "Net-(CPchip1_U4-Pad18)" "Net-(CPchip1_U4-Pad17)"
    "Net-(CPchip1_U4-Pad16)" "Net-(CPchip1_U4-Pad15)" "Net-(CPchip1_U4-Pad14)" "Net-(CPchip1_U4-Pad13)" "Net-(CPchip1_U4-Pad12)" "Net-(CPchip1_U4-Pad11)" "Net-(CPchip1_U4-Pad10)" "Net-(CPchip1_U4-Pad9)"
    "Net-(CPchip1_U4-Pad8)" "Net-(CPchip1_U4-Pad7)" "Net-(CPchip1_U4-Pad6)" "Net-(CPchip1_U4-Pad5)" "Net-(CPchip1_U4-Pad4)" "Net-(CPchip1_U4-Pad3)" "Net-(CPchip1_U4-Pad2)" "Net-(CPchip1_U4-Pad1)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 200.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class Power
    VSSQ
    (clearance_class Power)
    (via_rule Power)
    (rule
      (width 600.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)