bank   bank   10
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_0   10
bank   NONE   0.5
coh_wrapper_l2_inclusive_cache_bank_sched_0   NONE   42.75
coh_wrapper_l2_inclusive_cache_bank_sched_0   bank   34.75
serial_tl_domain_phy_in_phits_in_async_4_source   NONE   2577.69
(root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   NONE   4729.62
(root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   bank   315
(root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   coh_wrapper_l2_inclusive_cache_bank_sched_0   220
(root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   serial_tl_domain_phy_in_phits_in_async_4_source   271
(tile_prci_domain_core1)_glue_logic   NONE   2.4375
(tile_prci_domain_core1)_glue_logic   coh_wrapper_l2_inclusive_cache_bank_sched_0   177
(tile_prci_domain_core1)_glue_logic   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   544
(tile_prci_domain_core2)_glue_logic   NONE   2.375
(tile_prci_domain_core2)_glue_logic   coh_wrapper_l2_inclusive_cache_bank_sched_0   179.5
(tile_prci_domain_core2)_glue_logic   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   545
(tile_prci_domain_core2)_glue_logic   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   245.25
(tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   NONE   0.125
(tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   coh_wrapper_l2_inclusive_cache_bank_sched_0   188.125
(tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   609.5
(tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   (tile_prci_domain_core1)_glue_logic   2415.5
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   NONE   0.125
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   coh_wrapper_l2_inclusive_cache_bank_sched_0   173.375
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   619.75
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   (tile_prci_domain_core1)_glue_logic   252.375
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   143.25
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   (tile_prci_domain_core2)_glue_logic   2421.5
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/dfma_fma   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   1
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpiu   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   307.25
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/ifpu   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   405.5
(tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   coh_wrapper_l2_inclusive_cache_bank_sched_0   5
(tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   682.375
(tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/dfma_fma   584
(tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpiu   503
(tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/ifpu   76
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/dfma_fma   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   1
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpiu   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   330.5
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/ifpu   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   368
(tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   coh_wrapper_l2_inclusive_cache_bank_sched_0   5
(tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   662.375
(tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/dfma_fma   584
(tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpiu   503
(tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/ifpu   75
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   NONE   49.5625
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   bank   16.375
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_0   242.75
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   1093.88
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   (tile_prci_domain_core1)_glue_logic   29.875
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   235.25
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   (tile_prci_domain_core2)_glue_logic   29.875
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   234.75
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   NONE   33.5
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0   230.875
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   90
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   249.625
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   239.375
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_1   190
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   NONE   8.375
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_0   241.5
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   27
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   104.875
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   97
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_1   179.125
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   NONE   41.375
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   coh_wrapper_l2_inclusive_cache_bank_sched_0   199.25
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   1939
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   228.375
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   224.5
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_1   523
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   81
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   120
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   NONE   118.562
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_0   1178
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   664
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   (tile_prci_domain_core1)_glue_logic   50
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   369.25
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   (tile_prci_domain_core2)_glue_logic   50
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   367.5
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_1   2762.62
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   872
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   384
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   1155
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   bank   1908
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_0   64
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   328
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_1   74
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   33.5
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   6
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   37
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   144.5
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   NONE   26.1875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   bank   18.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0   49.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   54.9375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   (tile_prci_domain_core1)_glue_logic   29.9375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   (tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   14.75
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   (tile_prci_domain_core2)_glue_logic   29.9375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   (tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   14.75
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_1   90.5
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   85.4375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   20.6875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   77.0625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   274.812
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   4
