// Seed: 2772659229
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  always disable id_11;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wor id_8
    , id_16,
    output wand id_9,
    input wand id_10,
    output supply1 id_11,
    output tri0 id_12,
    output uwire id_13,
    input wand id_14
);
  wire id_17;
  xor primCall (id_12, id_1, id_4, id_14, id_6, id_10, id_17, id_16);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17
  );
endmodule
