

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Sat Oct 25 22:40:03 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,space=0,delta=1
    14                           	psect	text4,global,reloc=2,class=CODE,space=0,delta=1
    15                           	psect	text5,global,reloc=2,class=CODE,space=0,delta=1
    16                           	psect	text6,global,reloc=2,class=CODE,space=0,delta=1
    17                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    18                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    19                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    20                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    21   000000                     
    22                           ; Generated 17/01/2025 GMT
    23                           ; 
    24                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    25                           ; All rights reserved.
    26                           ; 
    27                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    28                           ; 
    29                           ; Redistribution and use in source and binary forms, with or without modification, are
    30                           ; permitted provided that the following conditions are met:
    31                           ; 
    32                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    33                           ;        conditions and the following disclaimer.
    34                           ; 
    35                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    36                           ;        of conditions and the following disclaimer in the documentation and/or other
    37                           ;        materials provided with the distribution. Publication is not required when
    38                           ;        this file is used in an embedded application.
    39                           ; 
    40                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    41                           ;        software without specific prior written permission.
    42                           ; 
    43                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    44                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    45                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    46                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    47                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    48                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    49                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    50                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    51                           ; 
    52                           ; 
    53                           ; Code-generator required, PIC18F4620 Definitions
    54                           ; 
    55                           ; SFR Addresses
    56   000FE0                     bsr             equ	4064
    57   000FE9                     fsr0            equ	4073
    58   000FEA                     fsr0h           equ	4074
    59   000FE9                     fsr0l           equ	4073
    60   000FE1                     fsr1            equ	4065
    61   000FE2                     fsr1h           equ	4066
    62   000FE1                     fsr1l           equ	4065
    63   000FD9                     fsr2            equ	4057
    64   000FDA                     fsr2h           equ	4058
    65   000FD9                     fsr2l           equ	4057
    66   000FEF                     indf0           equ	4079
    67   000FE7                     indf1           equ	4071
    68   000FDF                     indf2           equ	4063
    69   000FF2                     intcon          equ	4082
    70   000000                     nvmcon          equ	0
    71   000FF9                     pcl             equ	4089
    72   000FFA                     pclath          equ	4090
    73   000FFB                     pclatu          equ	4091
    74   000FEB                     plusw0          equ	4075
    75   000FE3                     plusw1          equ	4067
    76   000FDB                     plusw2          equ	4059
    77   000FED                     postdec0        equ	4077
    78   000FE5                     postdec1        equ	4069
    79   000FDD                     postdec2        equ	4061
    80   000FEE                     postinc0        equ	4078
    81   000FE6                     postinc1        equ	4070
    82   000FDE                     postinc2        equ	4062
    83   000FEC                     preinc0         equ	4076
    84   000FE4                     preinc1         equ	4068
    85   000FDC                     preinc2         equ	4060
    86   000FF3                     prod            equ	4083
    87   000FF4                     prodh           equ	4084
    88   000FF3                     prodl           equ	4083
    89   000FD8                     status          equ	4056
    90   000FF5                     tablat          equ	4085
    91   000FF6                     tblptr          equ	4086
    92   000FF7                     tblptrh         equ	4087
    93   000FF6                     tblptrl         equ	4086
    94   000FF8                     tblptru         equ	4088
    95   000FFD                     tosl            equ	4093
    96   000FE8                     wreg            equ	4072
    97   000F80                     PORTA           equ	3968	;# 
    98   000F81                     PORTB           equ	3969	;# 
    99   000F82                     PORTC           equ	3970	;# 
   100   000F83                     PORTD           equ	3971	;# 
   101   000F84                     PORTE           equ	3972	;# 
   102   000F89                     LATA            equ	3977	;# 
   103   000F8A                     LATB            equ	3978	;# 
   104   000F8B                     LATC            equ	3979	;# 
   105   000F8C                     LATD            equ	3980	;# 
   106   000F8D                     LATE            equ	3981	;# 
   107   000F92                     TRISA           equ	3986	;# 
   108   000F92                     DDRA            equ	3986	;# 
   109   000F93                     TRISB           equ	3987	;# 
   110   000F93                     DDRB            equ	3987	;# 
   111   000F94                     TRISC           equ	3988	;# 
   112   000F94                     DDRC            equ	3988	;# 
   113   000F95                     TRISD           equ	3989	;# 
   114   000F95                     DDRD            equ	3989	;# 
   115   000F96                     TRISE           equ	3990	;# 
   116   000F96                     DDRE            equ	3990	;# 
   117   000F9B                     OSCTUNE         equ	3995	;# 
   118   000F9D                     PIE1            equ	3997	;# 
   119   000F9E                     PIR1            equ	3998	;# 
   120   000F9F                     IPR1            equ	3999	;# 
   121   000FA0                     PIE2            equ	4000	;# 
   122   000FA1                     PIR2            equ	4001	;# 
   123   000FA2                     IPR2            equ	4002	;# 
   124   000FA6                     EECON1          equ	4006	;# 
   125   000FA7                     EECON2          equ	4007	;# 
   126   000FA8                     EEDATA          equ	4008	;# 
   127   000FA9                     EEADR           equ	4009	;# 
   128   000FAA                     EEADRH          equ	4010	;# 
   129   000FAB                     RCSTA           equ	4011	;# 
   130   000FAB                     RCSTA1          equ	4011	;# 
   131   000FAC                     TXSTA           equ	4012	;# 
   132   000FAC                     TXSTA1          equ	4012	;# 
   133   000FAD                     TXREG           equ	4013	;# 
   134   000FAD                     TXREG1          equ	4013	;# 
   135   000FAE                     RCREG           equ	4014	;# 
   136   000FAE                     RCREG1          equ	4014	;# 
   137   000FAF                     SPBRG           equ	4015	;# 
   138   000FAF                     SPBRG1          equ	4015	;# 
   139   000FB0                     SPBRGH          equ	4016	;# 
   140   000FB1                     T3CON           equ	4017	;# 
   141   000FB2                     TMR3            equ	4018	;# 
   142   000FB2                     TMR3L           equ	4018	;# 
   143   000FB3                     TMR3H           equ	4019	;# 
   144   000FB4                     CMCON           equ	4020	;# 
   145   000FB5                     CVRCON          equ	4021	;# 
   146   000FB6                     ECCP1AS         equ	4022	;# 
   147   000FB7                     PWM1CON         equ	4023	;# 
   148   000FB8                     BAUDCON         equ	4024	;# 
   149   000FB8                     BAUDCTL         equ	4024	;# 
   150   000FBA                     CCP2CON         equ	4026	;# 
   151   000FBB                     CCPR2           equ	4027	;# 
   152   000FBB                     CCPR2L          equ	4027	;# 
   153   000FBC                     CCPR2H          equ	4028	;# 
   154   000FBD                     CCP1CON         equ	4029	;# 
   155   000FBE                     CCPR1           equ	4030	;# 
   156   000FBE                     CCPR1L          equ	4030	;# 
   157   000FBF                     CCPR1H          equ	4031	;# 
   158   000FC0                     ADCON2          equ	4032	;# 
   159   000FC1                     ADCON1          equ	4033	;# 
   160   000FC2                     ADCON0          equ	4034	;# 
   161   000FC3                     ADRES           equ	4035	;# 
   162   000FC3                     ADRESL          equ	4035	;# 
   163   000FC4                     ADRESH          equ	4036	;# 
   164   000FC5                     SSPCON2         equ	4037	;# 
   165   000FC6                     SSPCON1         equ	4038	;# 
   166   000FC7                     SSPSTAT         equ	4039	;# 
   167   000FC8                     SSPADD          equ	4040	;# 
   168   000FC9                     SSPBUF          equ	4041	;# 
   169   000FCA                     T2CON           equ	4042	;# 
   170   000FCB                     PR2             equ	4043	;# 
   171   000FCB                     MEMCON          equ	4043	;# 
   172   000FCC                     TMR2            equ	4044	;# 
   173   000FCD                     T1CON           equ	4045	;# 
   174   000FCE                     TMR1            equ	4046	;# 
   175   000FCE                     TMR1L           equ	4046	;# 
   176   000FCF                     TMR1H           equ	4047	;# 
   177   000FD0                     RCON            equ	4048	;# 
   178   000FD1                     WDTCON          equ	4049	;# 
   179   000FD2                     HLVDCON         equ	4050	;# 
   180   000FD2                     LVDCON          equ	4050	;# 
   181   000FD3                     OSCCON          equ	4051	;# 
   182   000FD5                     T0CON           equ	4053	;# 
   183   000FD6                     TMR0            equ	4054	;# 
   184   000FD6                     TMR0L           equ	4054	;# 
   185   000FD7                     TMR0H           equ	4055	;# 
   186   000FD8                     STATUS          equ	4056	;# 
   187   000FD9                     FSR2            equ	4057	;# 
   188   000FD9                     FSR2L           equ	4057	;# 
   189   000FDA                     FSR2H           equ	4058	;# 
   190   000FDB                     PLUSW2          equ	4059	;# 
   191   000FDC                     PREINC2         equ	4060	;# 
   192   000FDD                     POSTDEC2        equ	4061	;# 
   193   000FDE                     POSTINC2        equ	4062	;# 
   194   000FDF                     INDF2           equ	4063	;# 
   195   000FE0                     BSR             equ	4064	;# 
   196   000FE1                     FSR1            equ	4065	;# 
   197   000FE1                     FSR1L           equ	4065	;# 
   198   000FE2                     FSR1H           equ	4066	;# 
   199   000FE3                     PLUSW1          equ	4067	;# 
   200   000FE4                     PREINC1         equ	4068	;# 
   201   000FE5                     POSTDEC1        equ	4069	;# 
   202   000FE6                     POSTINC1        equ	4070	;# 
   203   000FE7                     INDF1           equ	4071	;# 
   204   000FE8                     WREG            equ	4072	;# 
   205   000FE9                     FSR0            equ	4073	;# 
   206   000FE9                     FSR0L           equ	4073	;# 
   207   000FEA                     FSR0H           equ	4074	;# 
   208   000FEB                     PLUSW0          equ	4075	;# 
   209   000FEC                     PREINC0         equ	4076	;# 
   210   000FED                     POSTDEC0        equ	4077	;# 
   211   000FEE                     POSTINC0        equ	4078	;# 
   212   000FEF                     INDF0           equ	4079	;# 
   213   000FF0                     INTCON3         equ	4080	;# 
   214   000FF1                     INTCON2         equ	4081	;# 
   215   000FF2                     INTCON          equ	4082	;# 
   216   000FF3                     PROD            equ	4083	;# 
   217   000FF3                     PRODL           equ	4083	;# 
   218   000FF4                     PRODH           equ	4084	;# 
   219   000FF5                     TABLAT          equ	4085	;# 
   220   000FF6                     TBLPTR          equ	4086	;# 
   221   000FF6                     TBLPTRL         equ	4086	;# 
   222   000FF7                     TBLPTRH         equ	4087	;# 
   223   000FF8                     TBLPTRU         equ	4088	;# 
   224   000FF9                     PCLAT           equ	4089	;# 
   225   000FF9                     PC              equ	4089	;# 
   226   000FF9                     PCL             equ	4089	;# 
   227   000FFA                     PCLATH          equ	4090	;# 
   228   000FFB                     PCLATU          equ	4091	;# 
   229   000FFC                     STKPTR          equ	4092	;# 
   230   000FFD                     TOS             equ	4093	;# 
   231   000FFD                     TOSL            equ	4093	;# 
   232   000FFE                     TOSH            equ	4094	;# 
   233   000FFF                     TOSU            equ	4095	;# 
   234   000F80                     PORTA           equ	3968	;# 
   235   000F81                     PORTB           equ	3969	;# 
   236   000F82                     PORTC           equ	3970	;# 
   237   000F83                     PORTD           equ	3971	;# 
   238   000F84                     PORTE           equ	3972	;# 
   239   000F89                     LATA            equ	3977	;# 
   240   000F8A                     LATB            equ	3978	;# 
   241   000F8B                     LATC            equ	3979	;# 
   242   000F8C                     LATD            equ	3980	;# 
   243   000F8D                     LATE            equ	3981	;# 
   244   000F92                     TRISA           equ	3986	;# 
   245   000F92                     DDRA            equ	3986	;# 
   246   000F93                     TRISB           equ	3987	;# 
   247   000F93                     DDRB            equ	3987	;# 
   248   000F94                     TRISC           equ	3988	;# 
   249   000F94                     DDRC            equ	3988	;# 
   250   000F95                     TRISD           equ	3989	;# 
   251   000F95                     DDRD            equ	3989	;# 
   252   000F96                     TRISE           equ	3990	;# 
   253   000F96                     DDRE            equ	3990	;# 
   254   000F9B                     OSCTUNE         equ	3995	;# 
   255   000F9D                     PIE1            equ	3997	;# 
   256   000F9E                     PIR1            equ	3998	;# 
   257   000F9F                     IPR1            equ	3999	;# 
   258   000FA0                     PIE2            equ	4000	;# 
   259   000FA1                     PIR2            equ	4001	;# 
   260   000FA2                     IPR2            equ	4002	;# 
   261   000FA6                     EECON1          equ	4006	;# 
   262   000FA7                     EECON2          equ	4007	;# 
   263   000FA8                     EEDATA          equ	4008	;# 
   264   000FA9                     EEADR           equ	4009	;# 
   265   000FAA                     EEADRH          equ	4010	;# 
   266   000FAB                     RCSTA           equ	4011	;# 
   267   000FAB                     RCSTA1          equ	4011	;# 
   268   000FAC                     TXSTA           equ	4012	;# 
   269   000FAC                     TXSTA1          equ	4012	;# 
   270   000FAD                     TXREG           equ	4013	;# 
   271   000FAD                     TXREG1          equ	4013	;# 
   272   000FAE                     RCREG           equ	4014	;# 
   273   000FAE                     RCREG1          equ	4014	;# 
   274   000FAF                     SPBRG           equ	4015	;# 
   275   000FAF                     SPBRG1          equ	4015	;# 
   276   000FB0                     SPBRGH          equ	4016	;# 
   277   000FB1                     T3CON           equ	4017	;# 
   278   000FB2                     TMR3            equ	4018	;# 
   279   000FB2                     TMR3L           equ	4018	;# 
   280   000FB3                     TMR3H           equ	4019	;# 
   281   000FB4                     CMCON           equ	4020	;# 
   282   000FB5                     CVRCON          equ	4021	;# 
   283   000FB6                     ECCP1AS         equ	4022	;# 
   284   000FB7                     PWM1CON         equ	4023	;# 
   285   000FB8                     BAUDCON         equ	4024	;# 
   286   000FB8                     BAUDCTL         equ	4024	;# 
   287   000FBA                     CCP2CON         equ	4026	;# 
   288   000FBB                     CCPR2           equ	4027	;# 
   289   000FBB                     CCPR2L          equ	4027	;# 
   290   000FBC                     CCPR2H          equ	4028	;# 
   291   000FBD                     CCP1CON         equ	4029	;# 
   292   000FBE                     CCPR1           equ	4030	;# 
   293   000FBE                     CCPR1L          equ	4030	;# 
   294   000FBF                     CCPR1H          equ	4031	;# 
   295   000FC0                     ADCON2          equ	4032	;# 
   296   000FC1                     ADCON1          equ	4033	;# 
   297   000FC2                     ADCON0          equ	4034	;# 
   298   000FC3                     ADRES           equ	4035	;# 
   299   000FC3                     ADRESL          equ	4035	;# 
   300   000FC4                     ADRESH          equ	4036	;# 
   301   000FC5                     SSPCON2         equ	4037	;# 
   302   000FC6                     SSPCON1         equ	4038	;# 
   303   000FC7                     SSPSTAT         equ	4039	;# 
   304   000FC8                     SSPADD          equ	4040	;# 
   305   000FC9                     SSPBUF          equ	4041	;# 
   306   000FCA                     T2CON           equ	4042	;# 
   307   000FCB                     PR2             equ	4043	;# 
   308   000FCB                     MEMCON          equ	4043	;# 
   309   000FCC                     TMR2            equ	4044	;# 
   310   000FCD                     T1CON           equ	4045	;# 
   311   000FCE                     TMR1            equ	4046	;# 
   312   000FCE                     TMR1L           equ	4046	;# 
   313   000FCF                     TMR1H           equ	4047	;# 
   314   000FD0                     RCON            equ	4048	;# 
   315   000FD1                     WDTCON          equ	4049	;# 
   316   000FD2                     HLVDCON         equ	4050	;# 
   317   000FD2                     LVDCON          equ	4050	;# 
   318   000FD3                     OSCCON          equ	4051	;# 
   319   000FD5                     T0CON           equ	4053	;# 
   320   000FD6                     TMR0            equ	4054	;# 
   321   000FD6                     TMR0L           equ	4054	;# 
   322   000FD7                     TMR0H           equ	4055	;# 
   323   000FD8                     STATUS          equ	4056	;# 
   324   000FD9                     FSR2            equ	4057	;# 
   325   000FD9                     FSR2L           equ	4057	;# 
   326   000FDA                     FSR2H           equ	4058	;# 
   327   000FDB                     PLUSW2          equ	4059	;# 
   328   000FDC                     PREINC2         equ	4060	;# 
   329   000FDD                     POSTDEC2        equ	4061	;# 
   330   000FDE                     POSTINC2        equ	4062	;# 
   331   000FDF                     INDF2           equ	4063	;# 
   332   000FE0                     BSR             equ	4064	;# 
   333   000FE1                     FSR1            equ	4065	;# 
   334   000FE1                     FSR1L           equ	4065	;# 
   335   000FE2                     FSR1H           equ	4066	;# 
   336   000FE3                     PLUSW1          equ	4067	;# 
   337   000FE4                     PREINC1         equ	4068	;# 
   338   000FE5                     POSTDEC1        equ	4069	;# 
   339   000FE6                     POSTINC1        equ	4070	;# 
   340   000FE7                     INDF1           equ	4071	;# 
   341   000FE8                     WREG            equ	4072	;# 
   342   000FE9                     FSR0            equ	4073	;# 
   343   000FE9                     FSR0L           equ	4073	;# 
   344   000FEA                     FSR0H           equ	4074	;# 
   345   000FEB                     PLUSW0          equ	4075	;# 
   346   000FEC                     PREINC0         equ	4076	;# 
   347   000FED                     POSTDEC0        equ	4077	;# 
   348   000FEE                     POSTINC0        equ	4078	;# 
   349   000FEF                     INDF0           equ	4079	;# 
   350   000FF0                     INTCON3         equ	4080	;# 
   351   000FF1                     INTCON2         equ	4081	;# 
   352   000FF2                     INTCON          equ	4082	;# 
   353   000FF3                     PROD            equ	4083	;# 
   354   000FF3                     PRODL           equ	4083	;# 
   355   000FF4                     PRODH           equ	4084	;# 
   356   000FF5                     TABLAT          equ	4085	;# 
   357   000FF6                     TBLPTR          equ	4086	;# 
   358   000FF6                     TBLPTRL         equ	4086	;# 
   359   000FF7                     TBLPTRH         equ	4087	;# 
   360   000FF8                     TBLPTRU         equ	4088	;# 
   361   000FF9                     PCLAT           equ	4089	;# 
   362   000FF9                     PC              equ	4089	;# 
   363   000FF9                     PCL             equ	4089	;# 
   364   000FFA                     PCLATH          equ	4090	;# 
   365   000FFB                     PCLATU          equ	4091	;# 
   366   000FFC                     STKPTR          equ	4092	;# 
   367   000FFD                     TOS             equ	4093	;# 
   368   000FFD                     TOSL            equ	4093	;# 
   369   000FFE                     TOSH            equ	4094	;# 
   370   000FFF                     TOSU            equ	4095	;# 
   371   000F80                     PORTA           equ	3968	;# 
   372   000F81                     PORTB           equ	3969	;# 
   373   000F82                     PORTC           equ	3970	;# 
   374   000F83                     PORTD           equ	3971	;# 
   375   000F84                     PORTE           equ	3972	;# 
   376   000F89                     LATA            equ	3977	;# 
   377   000F8A                     LATB            equ	3978	;# 
   378   000F8B                     LATC            equ	3979	;# 
   379   000F8C                     LATD            equ	3980	;# 
   380   000F8D                     LATE            equ	3981	;# 
   381   000F92                     TRISA           equ	3986	;# 
   382   000F92                     DDRA            equ	3986	;# 
   383   000F93                     TRISB           equ	3987	;# 
   384   000F93                     DDRB            equ	3987	;# 
   385   000F94                     TRISC           equ	3988	;# 
   386   000F94                     DDRC            equ	3988	;# 
   387   000F95                     TRISD           equ	3989	;# 
   388   000F95                     DDRD            equ	3989	;# 
   389   000F96                     TRISE           equ	3990	;# 
   390   000F96                     DDRE            equ	3990	;# 
   391   000F9B                     OSCTUNE         equ	3995	;# 
   392   000F9D                     PIE1            equ	3997	;# 
   393   000F9E                     PIR1            equ	3998	;# 
   394   000F9F                     IPR1            equ	3999	;# 
   395   000FA0                     PIE2            equ	4000	;# 
   396   000FA1                     PIR2            equ	4001	;# 
   397   000FA2                     IPR2            equ	4002	;# 
   398   000FA6                     EECON1          equ	4006	;# 
   399   000FA7                     EECON2          equ	4007	;# 
   400   000FA8                     EEDATA          equ	4008	;# 
   401   000FA9                     EEADR           equ	4009	;# 
   402   000FAA                     EEADRH          equ	4010	;# 
   403   000FAB                     RCSTA           equ	4011	;# 
   404   000FAB                     RCSTA1          equ	4011	;# 
   405   000FAC                     TXSTA           equ	4012	;# 
   406   000FAC                     TXSTA1          equ	4012	;# 
   407   000FAD                     TXREG           equ	4013	;# 
   408   000FAD                     TXREG1          equ	4013	;# 
   409   000FAE                     RCREG           equ	4014	;# 
   410   000FAE                     RCREG1          equ	4014	;# 
   411   000FAF                     SPBRG           equ	4015	;# 
   412   000FAF                     SPBRG1          equ	4015	;# 
   413   000FB0                     SPBRGH          equ	4016	;# 
   414   000FB1                     T3CON           equ	4017	;# 
   415   000FB2                     TMR3            equ	4018	;# 
   416   000FB2                     TMR3L           equ	4018	;# 
   417   000FB3                     TMR3H           equ	4019	;# 
   418   000FB4                     CMCON           equ	4020	;# 
   419   000FB5                     CVRCON          equ	4021	;# 
   420   000FB6                     ECCP1AS         equ	4022	;# 
   421   000FB7                     PWM1CON         equ	4023	;# 
   422   000FB8                     BAUDCON         equ	4024	;# 
   423   000FB8                     BAUDCTL         equ	4024	;# 
   424   000FBA                     CCP2CON         equ	4026	;# 
   425   000FBB                     CCPR2           equ	4027	;# 
   426   000FBB                     CCPR2L          equ	4027	;# 
   427   000FBC                     CCPR2H          equ	4028	;# 
   428   000FBD                     CCP1CON         equ	4029	;# 
   429   000FBE                     CCPR1           equ	4030	;# 
   430   000FBE                     CCPR1L          equ	4030	;# 
   431   000FBF                     CCPR1H          equ	4031	;# 
   432   000FC0                     ADCON2          equ	4032	;# 
   433   000FC1                     ADCON1          equ	4033	;# 
   434   000FC2                     ADCON0          equ	4034	;# 
   435   000FC3                     ADRES           equ	4035	;# 
   436   000FC3                     ADRESL          equ	4035	;# 
   437   000FC4                     ADRESH          equ	4036	;# 
   438   000FC5                     SSPCON2         equ	4037	;# 
   439   000FC6                     SSPCON1         equ	4038	;# 
   440   000FC7                     SSPSTAT         equ	4039	;# 
   441   000FC8                     SSPADD          equ	4040	;# 
   442   000FC9                     SSPBUF          equ	4041	;# 
   443   000FCA                     T2CON           equ	4042	;# 
   444   000FCB                     PR2             equ	4043	;# 
   445   000FCB                     MEMCON          equ	4043	;# 
   446   000FCC                     TMR2            equ	4044	;# 
   447   000FCD                     T1CON           equ	4045	;# 
   448   000FCE                     TMR1            equ	4046	;# 
   449   000FCE                     TMR1L           equ	4046	;# 
   450   000FCF                     TMR1H           equ	4047	;# 
   451   000FD0                     RCON            equ	4048	;# 
   452   000FD1                     WDTCON          equ	4049	;# 
   453   000FD2                     HLVDCON         equ	4050	;# 
   454   000FD2                     LVDCON          equ	4050	;# 
   455   000FD3                     OSCCON          equ	4051	;# 
   456   000FD5                     T0CON           equ	4053	;# 
   457   000FD6                     TMR0            equ	4054	;# 
   458   000FD6                     TMR0L           equ	4054	;# 
   459   000FD7                     TMR0H           equ	4055	;# 
   460   000FD8                     STATUS          equ	4056	;# 
   461   000FD9                     FSR2            equ	4057	;# 
   462   000FD9                     FSR2L           equ	4057	;# 
   463   000FDA                     FSR2H           equ	4058	;# 
   464   000FDB                     PLUSW2          equ	4059	;# 
   465   000FDC                     PREINC2         equ	4060	;# 
   466   000FDD                     POSTDEC2        equ	4061	;# 
   467   000FDE                     POSTINC2        equ	4062	;# 
   468   000FDF                     INDF2           equ	4063	;# 
   469   000FE0                     BSR             equ	4064	;# 
   470   000FE1                     FSR1            equ	4065	;# 
   471   000FE1                     FSR1L           equ	4065	;# 
   472   000FE2                     FSR1H           equ	4066	;# 
   473   000FE3                     PLUSW1          equ	4067	;# 
   474   000FE4                     PREINC1         equ	4068	;# 
   475   000FE5                     POSTDEC1        equ	4069	;# 
   476   000FE6                     POSTINC1        equ	4070	;# 
   477   000FE7                     INDF1           equ	4071	;# 
   478   000FE8                     WREG            equ	4072	;# 
   479   000FE9                     FSR0            equ	4073	;# 
   480   000FE9                     FSR0L           equ	4073	;# 
   481   000FEA                     FSR0H           equ	4074	;# 
   482   000FEB                     PLUSW0          equ	4075	;# 
   483   000FEC                     PREINC0         equ	4076	;# 
   484   000FED                     POSTDEC0        equ	4077	;# 
   485   000FEE                     POSTINC0        equ	4078	;# 
   486   000FEF                     INDF0           equ	4079	;# 
   487   000FF0                     INTCON3         equ	4080	;# 
   488   000FF1                     INTCON2         equ	4081	;# 
   489   000FF2                     INTCON          equ	4082	;# 
   490   000FF3                     PROD            equ	4083	;# 
   491   000FF3                     PRODL           equ	4083	;# 
   492   000FF4                     PRODH           equ	4084	;# 
   493   000FF5                     TABLAT          equ	4085	;# 
   494   000FF6                     TBLPTR          equ	4086	;# 
   495   000FF6                     TBLPTRL         equ	4086	;# 
   496   000FF7                     TBLPTRH         equ	4087	;# 
   497   000FF8                     TBLPTRU         equ	4088	;# 
   498   000FF9                     PCLAT           equ	4089	;# 
   499   000FF9                     PC              equ	4089	;# 
   500   000FF9                     PCL             equ	4089	;# 
   501   000FFA                     PCLATH          equ	4090	;# 
   502   000FFB                     PCLATU          equ	4091	;# 
   503   000FFC                     STKPTR          equ	4092	;# 
   504   000FFD                     TOS             equ	4093	;# 
   505   000FFD                     TOSL            equ	4093	;# 
   506   000FFE                     TOSH            equ	4094	;# 
   507   000FFF                     TOSU            equ	4095	;# 
   508   000F80                     PORTA           equ	3968	;# 
   509   000F81                     PORTB           equ	3969	;# 
   510   000F82                     PORTC           equ	3970	;# 
   511   000F83                     PORTD           equ	3971	;# 
   512   000F84                     PORTE           equ	3972	;# 
   513   000F89                     LATA            equ	3977	;# 
   514   000F8A                     LATB            equ	3978	;# 
   515   000F8B                     LATC            equ	3979	;# 
   516   000F8C                     LATD            equ	3980	;# 
   517   000F8D                     LATE            equ	3981	;# 
   518   000F92                     TRISA           equ	3986	;# 
   519   000F92                     DDRA            equ	3986	;# 
   520   000F93                     TRISB           equ	3987	;# 
   521   000F93                     DDRB            equ	3987	;# 
   522   000F94                     TRISC           equ	3988	;# 
   523   000F94                     DDRC            equ	3988	;# 
   524   000F95                     TRISD           equ	3989	;# 
   525   000F95                     DDRD            equ	3989	;# 
   526   000F96                     TRISE           equ	3990	;# 
   527   000F96                     DDRE            equ	3990	;# 
   528   000F9B                     OSCTUNE         equ	3995	;# 
   529   000F9D                     PIE1            equ	3997	;# 
   530   000F9E                     PIR1            equ	3998	;# 
   531   000F9F                     IPR1            equ	3999	;# 
   532   000FA0                     PIE2            equ	4000	;# 
   533   000FA1                     PIR2            equ	4001	;# 
   534   000FA2                     IPR2            equ	4002	;# 
   535   000FA6                     EECON1          equ	4006	;# 
   536   000FA7                     EECON2          equ	4007	;# 
   537   000FA8                     EEDATA          equ	4008	;# 
   538   000FA9                     EEADR           equ	4009	;# 
   539   000FAA                     EEADRH          equ	4010	;# 
   540   000FAB                     RCSTA           equ	4011	;# 
   541   000FAB                     RCSTA1          equ	4011	;# 
   542   000FAC                     TXSTA           equ	4012	;# 
   543   000FAC                     TXSTA1          equ	4012	;# 
   544   000FAD                     TXREG           equ	4013	;# 
   545   000FAD                     TXREG1          equ	4013	;# 
   546   000FAE                     RCREG           equ	4014	;# 
   547   000FAE                     RCREG1          equ	4014	;# 
   548   000FAF                     SPBRG           equ	4015	;# 
   549   000FAF                     SPBRG1          equ	4015	;# 
   550   000FB0                     SPBRGH          equ	4016	;# 
   551   000FB1                     T3CON           equ	4017	;# 
   552   000FB2                     TMR3            equ	4018	;# 
   553   000FB2                     TMR3L           equ	4018	;# 
   554   000FB3                     TMR3H           equ	4019	;# 
   555   000FB4                     CMCON           equ	4020	;# 
   556   000FB5                     CVRCON          equ	4021	;# 
   557   000FB6                     ECCP1AS         equ	4022	;# 
   558   000FB7                     PWM1CON         equ	4023	;# 
   559   000FB8                     BAUDCON         equ	4024	;# 
   560   000FB8                     BAUDCTL         equ	4024	;# 
   561   000FBA                     CCP2CON         equ	4026	;# 
   562   000FBB                     CCPR2           equ	4027	;# 
   563   000FBB                     CCPR2L          equ	4027	;# 
   564   000FBC                     CCPR2H          equ	4028	;# 
   565   000FBD                     CCP1CON         equ	4029	;# 
   566   000FBE                     CCPR1           equ	4030	;# 
   567   000FBE                     CCPR1L          equ	4030	;# 
   568   000FBF                     CCPR1H          equ	4031	;# 
   569   000FC0                     ADCON2          equ	4032	;# 
   570   000FC1                     ADCON1          equ	4033	;# 
   571   000FC2                     ADCON0          equ	4034	;# 
   572   000FC3                     ADRES           equ	4035	;# 
   573   000FC3                     ADRESL          equ	4035	;# 
   574   000FC4                     ADRESH          equ	4036	;# 
   575   000FC5                     SSPCON2         equ	4037	;# 
   576   000FC6                     SSPCON1         equ	4038	;# 
   577   000FC7                     SSPSTAT         equ	4039	;# 
   578   000FC8                     SSPADD          equ	4040	;# 
   579   000FC9                     SSPBUF          equ	4041	;# 
   580   000FCA                     T2CON           equ	4042	;# 
   581   000FCB                     PR2             equ	4043	;# 
   582   000FCB                     MEMCON          equ	4043	;# 
   583   000FCC                     TMR2            equ	4044	;# 
   584   000FCD                     T1CON           equ	4045	;# 
   585   000FCE                     TMR1            equ	4046	;# 
   586   000FCE                     TMR1L           equ	4046	;# 
   587   000FCF                     TMR1H           equ	4047	;# 
   588   000FD0                     RCON            equ	4048	;# 
   589   000FD1                     WDTCON          equ	4049	;# 
   590   000FD2                     HLVDCON         equ	4050	;# 
   591   000FD2                     LVDCON          equ	4050	;# 
   592   000FD3                     OSCCON          equ	4051	;# 
   593   000FD5                     T0CON           equ	4053	;# 
   594   000FD6                     TMR0            equ	4054	;# 
   595   000FD6                     TMR0L           equ	4054	;# 
   596   000FD7                     TMR0H           equ	4055	;# 
   597   000FD8                     STATUS          equ	4056	;# 
   598   000FD9                     FSR2            equ	4057	;# 
   599   000FD9                     FSR2L           equ	4057	;# 
   600   000FDA                     FSR2H           equ	4058	;# 
   601   000FDB                     PLUSW2          equ	4059	;# 
   602   000FDC                     PREINC2         equ	4060	;# 
   603   000FDD                     POSTDEC2        equ	4061	;# 
   604   000FDE                     POSTINC2        equ	4062	;# 
   605   000FDF                     INDF2           equ	4063	;# 
   606   000FE0                     BSR             equ	4064	;# 
   607   000FE1                     FSR1            equ	4065	;# 
   608   000FE1                     FSR1L           equ	4065	;# 
   609   000FE2                     FSR1H           equ	4066	;# 
   610   000FE3                     PLUSW1          equ	4067	;# 
   611   000FE4                     PREINC1         equ	4068	;# 
   612   000FE5                     POSTDEC1        equ	4069	;# 
   613   000FE6                     POSTINC1        equ	4070	;# 
   614   000FE7                     INDF1           equ	4071	;# 
   615   000FE8                     WREG            equ	4072	;# 
   616   000FE9                     FSR0            equ	4073	;# 
   617   000FE9                     FSR0L           equ	4073	;# 
   618   000FEA                     FSR0H           equ	4074	;# 
   619   000FEB                     PLUSW0          equ	4075	;# 
   620   000FEC                     PREINC0         equ	4076	;# 
   621   000FED                     POSTDEC0        equ	4077	;# 
   622   000FEE                     POSTINC0        equ	4078	;# 
   623   000FEF                     INDF0           equ	4079	;# 
   624   000FF0                     INTCON3         equ	4080	;# 
   625   000FF1                     INTCON2         equ	4081	;# 
   626   000FF2                     INTCON          equ	4082	;# 
   627   000FF3                     PROD            equ	4083	;# 
   628   000FF3                     PRODL           equ	4083	;# 
   629   000FF4                     PRODH           equ	4084	;# 
   630   000FF5                     TABLAT          equ	4085	;# 
   631   000FF6                     TBLPTR          equ	4086	;# 
   632   000FF6                     TBLPTRL         equ	4086	;# 
   633   000FF7                     TBLPTRH         equ	4087	;# 
   634   000FF8                     TBLPTRU         equ	4088	;# 
   635   000FF9                     PCLAT           equ	4089	;# 
   636   000FF9                     PC              equ	4089	;# 
   637   000FF9                     PCL             equ	4089	;# 
   638   000FFA                     PCLATH          equ	4090	;# 
   639   000FFB                     PCLATU          equ	4091	;# 
   640   000FFC                     STKPTR          equ	4092	;# 
   641   000FFD                     TOS             equ	4093	;# 
   642   000FFD                     TOSL            equ	4093	;# 
   643   000FFE                     TOSH            equ	4094	;# 
   644   000FFF                     TOSU            equ	4095	;# 
   645   000F80                     PORTA           equ	3968	;# 
   646   000F81                     PORTB           equ	3969	;# 
   647   000F82                     PORTC           equ	3970	;# 
   648   000F83                     PORTD           equ	3971	;# 
   649   000F84                     PORTE           equ	3972	;# 
   650   000F89                     LATA            equ	3977	;# 
   651   000F8A                     LATB            equ	3978	;# 
   652   000F8B                     LATC            equ	3979	;# 
   653   000F8C                     LATD            equ	3980	;# 
   654   000F8D                     LATE            equ	3981	;# 
   655   000F92                     TRISA           equ	3986	;# 
   656   000F92                     DDRA            equ	3986	;# 
   657   000F93                     TRISB           equ	3987	;# 
   658   000F93                     DDRB            equ	3987	;# 
   659   000F94                     TRISC           equ	3988	;# 
   660   000F94                     DDRC            equ	3988	;# 
   661   000F95                     TRISD           equ	3989	;# 
   662   000F95                     DDRD            equ	3989	;# 
   663   000F96                     TRISE           equ	3990	;# 
   664   000F96                     DDRE            equ	3990	;# 
   665   000F9B                     OSCTUNE         equ	3995	;# 
   666   000F9D                     PIE1            equ	3997	;# 
   667   000F9E                     PIR1            equ	3998	;# 
   668   000F9F                     IPR1            equ	3999	;# 
   669   000FA0                     PIE2            equ	4000	;# 
   670   000FA1                     PIR2            equ	4001	;# 
   671   000FA2                     IPR2            equ	4002	;# 
   672   000FA6                     EECON1          equ	4006	;# 
   673   000FA7                     EECON2          equ	4007	;# 
   674   000FA8                     EEDATA          equ	4008	;# 
   675   000FA9                     EEADR           equ	4009	;# 
   676   000FAA                     EEADRH          equ	4010	;# 
   677   000FAB                     RCSTA           equ	4011	;# 
   678   000FAB                     RCSTA1          equ	4011	;# 
   679   000FAC                     TXSTA           equ	4012	;# 
   680   000FAC                     TXSTA1          equ	4012	;# 
   681   000FAD                     TXREG           equ	4013	;# 
   682   000FAD                     TXREG1          equ	4013	;# 
   683   000FAE                     RCREG           equ	4014	;# 
   684   000FAE                     RCREG1          equ	4014	;# 
   685   000FAF                     SPBRG           equ	4015	;# 
   686   000FAF                     SPBRG1          equ	4015	;# 
   687   000FB0                     SPBRGH          equ	4016	;# 
   688   000FB1                     T3CON           equ	4017	;# 
   689   000FB2                     TMR3            equ	4018	;# 
   690   000FB2                     TMR3L           equ	4018	;# 
   691   000FB3                     TMR3H           equ	4019	;# 
   692   000FB4                     CMCON           equ	4020	;# 
   693   000FB5                     CVRCON          equ	4021	;# 
   694   000FB6                     ECCP1AS         equ	4022	;# 
   695   000FB7                     PWM1CON         equ	4023	;# 
   696   000FB8                     BAUDCON         equ	4024	;# 
   697   000FB8                     BAUDCTL         equ	4024	;# 
   698   000FBA                     CCP2CON         equ	4026	;# 
   699   000FBB                     CCPR2           equ	4027	;# 
   700   000FBB                     CCPR2L          equ	4027	;# 
   701   000FBC                     CCPR2H          equ	4028	;# 
   702   000FBD                     CCP1CON         equ	4029	;# 
   703   000FBE                     CCPR1           equ	4030	;# 
   704   000FBE                     CCPR1L          equ	4030	;# 
   705   000FBF                     CCPR1H          equ	4031	;# 
   706   000FC0                     ADCON2          equ	4032	;# 
   707   000FC1                     ADCON1          equ	4033	;# 
   708   000FC2                     ADCON0          equ	4034	;# 
   709   000FC3                     ADRES           equ	4035	;# 
   710   000FC3                     ADRESL          equ	4035	;# 
   711   000FC4                     ADRESH          equ	4036	;# 
   712   000FC5                     SSPCON2         equ	4037	;# 
   713   000FC6                     SSPCON1         equ	4038	;# 
   714   000FC7                     SSPSTAT         equ	4039	;# 
   715   000FC8                     SSPADD          equ	4040	;# 
   716   000FC9                     SSPBUF          equ	4041	;# 
   717   000FCA                     T2CON           equ	4042	;# 
   718   000FCB                     PR2             equ	4043	;# 
   719   000FCB                     MEMCON          equ	4043	;# 
   720   000FCC                     TMR2            equ	4044	;# 
   721   000FCD                     T1CON           equ	4045	;# 
   722   000FCE                     TMR1            equ	4046	;# 
   723   000FCE                     TMR1L           equ	4046	;# 
   724   000FCF                     TMR1H           equ	4047	;# 
   725   000FD0                     RCON            equ	4048	;# 
   726   000FD1                     WDTCON          equ	4049	;# 
   727   000FD2                     HLVDCON         equ	4050	;# 
   728   000FD2                     LVDCON          equ	4050	;# 
   729   000FD3                     OSCCON          equ	4051	;# 
   730   000FD5                     T0CON           equ	4053	;# 
   731   000FD6                     TMR0            equ	4054	;# 
   732   000FD6                     TMR0L           equ	4054	;# 
   733   000FD7                     TMR0H           equ	4055	;# 
   734   000FD8                     STATUS          equ	4056	;# 
   735   000FD9                     FSR2            equ	4057	;# 
   736   000FD9                     FSR2L           equ	4057	;# 
   737   000FDA                     FSR2H           equ	4058	;# 
   738   000FDB                     PLUSW2          equ	4059	;# 
   739   000FDC                     PREINC2         equ	4060	;# 
   740   000FDD                     POSTDEC2        equ	4061	;# 
   741   000FDE                     POSTINC2        equ	4062	;# 
   742   000FDF                     INDF2           equ	4063	;# 
   743   000FE0                     BSR             equ	4064	;# 
   744   000FE1                     FSR1            equ	4065	;# 
   745   000FE1                     FSR1L           equ	4065	;# 
   746   000FE2                     FSR1H           equ	4066	;# 
   747   000FE3                     PLUSW1          equ	4067	;# 
   748   000FE4                     PREINC1         equ	4068	;# 
   749   000FE5                     POSTDEC1        equ	4069	;# 
   750   000FE6                     POSTINC1        equ	4070	;# 
   751   000FE7                     INDF1           equ	4071	;# 
   752   000FE8                     WREG            equ	4072	;# 
   753   000FE9                     FSR0            equ	4073	;# 
   754   000FE9                     FSR0L           equ	4073	;# 
   755   000FEA                     FSR0H           equ	4074	;# 
   756   000FEB                     PLUSW0          equ	4075	;# 
   757   000FEC                     PREINC0         equ	4076	;# 
   758   000FED                     POSTDEC0        equ	4077	;# 
   759   000FEE                     POSTINC0        equ	4078	;# 
   760   000FEF                     INDF0           equ	4079	;# 
   761   000FF0                     INTCON3         equ	4080	;# 
   762   000FF1                     INTCON2         equ	4081	;# 
   763   000FF2                     INTCON          equ	4082	;# 
   764   000FF3                     PROD            equ	4083	;# 
   765   000FF3                     PRODL           equ	4083	;# 
   766   000FF4                     PRODH           equ	4084	;# 
   767   000FF5                     TABLAT          equ	4085	;# 
   768   000FF6                     TBLPTR          equ	4086	;# 
   769   000FF6                     TBLPTRL         equ	4086	;# 
   770   000FF7                     TBLPTRH         equ	4087	;# 
   771   000FF8                     TBLPTRU         equ	4088	;# 
   772   000FF9                     PCLAT           equ	4089	;# 
   773   000FF9                     PC              equ	4089	;# 
   774   000FF9                     PCL             equ	4089	;# 
   775   000FFA                     PCLATH          equ	4090	;# 
   776   000FFB                     PCLATU          equ	4091	;# 
   777   000FFC                     STKPTR          equ	4092	;# 
   778   000FFD                     TOS             equ	4093	;# 
   779   000FFD                     TOSL            equ	4093	;# 
   780   000FFE                     TOSH            equ	4094	;# 
   781   000FFF                     TOSU            equ	4095	;# 
   782   000F80                     PORTA           equ	3968	;# 
   783   000F81                     PORTB           equ	3969	;# 
   784   000F82                     PORTC           equ	3970	;# 
   785   000F83                     PORTD           equ	3971	;# 
   786   000F84                     PORTE           equ	3972	;# 
   787   000F89                     LATA            equ	3977	;# 
   788   000F8A                     LATB            equ	3978	;# 
   789   000F8B                     LATC            equ	3979	;# 
   790   000F8C                     LATD            equ	3980	;# 
   791   000F8D                     LATE            equ	3981	;# 
   792   000F92                     TRISA           equ	3986	;# 
   793   000F92                     DDRA            equ	3986	;# 
   794   000F93                     TRISB           equ	3987	;# 
   795   000F93                     DDRB            equ	3987	;# 
   796   000F94                     TRISC           equ	3988	;# 
   797   000F94                     DDRC            equ	3988	;# 
   798   000F95                     TRISD           equ	3989	;# 
   799   000F95                     DDRD            equ	3989	;# 
   800   000F96                     TRISE           equ	3990	;# 
   801   000F96                     DDRE            equ	3990	;# 
   802   000F9B                     OSCTUNE         equ	3995	;# 
   803   000F9D                     PIE1            equ	3997	;# 
   804   000F9E                     PIR1            equ	3998	;# 
   805   000F9F                     IPR1            equ	3999	;# 
   806   000FA0                     PIE2            equ	4000	;# 
   807   000FA1                     PIR2            equ	4001	;# 
   808   000FA2                     IPR2            equ	4002	;# 
   809   000FA6                     EECON1          equ	4006	;# 
   810   000FA7                     EECON2          equ	4007	;# 
   811   000FA8                     EEDATA          equ	4008	;# 
   812   000FA9                     EEADR           equ	4009	;# 
   813   000FAA                     EEADRH          equ	4010	;# 
   814   000FAB                     RCSTA           equ	4011	;# 
   815   000FAB                     RCSTA1          equ	4011	;# 
   816   000FAC                     TXSTA           equ	4012	;# 
   817   000FAC                     TXSTA1          equ	4012	;# 
   818   000FAD                     TXREG           equ	4013	;# 
   819   000FAD                     TXREG1          equ	4013	;# 
   820   000FAE                     RCREG           equ	4014	;# 
   821   000FAE                     RCREG1          equ	4014	;# 
   822   000FAF                     SPBRG           equ	4015	;# 
   823   000FAF                     SPBRG1          equ	4015	;# 
   824   000FB0                     SPBRGH          equ	4016	;# 
   825   000FB1                     T3CON           equ	4017	;# 
   826   000FB2                     TMR3            equ	4018	;# 
   827   000FB2                     TMR3L           equ	4018	;# 
   828   000FB3                     TMR3H           equ	4019	;# 
   829   000FB4                     CMCON           equ	4020	;# 
   830   000FB5                     CVRCON          equ	4021	;# 
   831   000FB6                     ECCP1AS         equ	4022	;# 
   832   000FB7                     PWM1CON         equ	4023	;# 
   833   000FB8                     BAUDCON         equ	4024	;# 
   834   000FB8                     BAUDCTL         equ	4024	;# 
   835   000FBA                     CCP2CON         equ	4026	;# 
   836   000FBB                     CCPR2           equ	4027	;# 
   837   000FBB                     CCPR2L          equ	4027	;# 
   838   000FBC                     CCPR2H          equ	4028	;# 
   839   000FBD                     CCP1CON         equ	4029	;# 
   840   000FBE                     CCPR1           equ	4030	;# 
   841   000FBE                     CCPR1L          equ	4030	;# 
   842   000FBF                     CCPR1H          equ	4031	;# 
   843   000FC0                     ADCON2          equ	4032	;# 
   844   000FC1                     ADCON1          equ	4033	;# 
   845   000FC2                     ADCON0          equ	4034	;# 
   846   000FC3                     ADRES           equ	4035	;# 
   847   000FC3                     ADRESL          equ	4035	;# 
   848   000FC4                     ADRESH          equ	4036	;# 
   849   000FC5                     SSPCON2         equ	4037	;# 
   850   000FC6                     SSPCON1         equ	4038	;# 
   851   000FC7                     SSPSTAT         equ	4039	;# 
   852   000FC8                     SSPADD          equ	4040	;# 
   853   000FC9                     SSPBUF          equ	4041	;# 
   854   000FCA                     T2CON           equ	4042	;# 
   855   000FCB                     PR2             equ	4043	;# 
   856   000FCB                     MEMCON          equ	4043	;# 
   857   000FCC                     TMR2            equ	4044	;# 
   858   000FCD                     T1CON           equ	4045	;# 
   859   000FCE                     TMR1            equ	4046	;# 
   860   000FCE                     TMR1L           equ	4046	;# 
   861   000FCF                     TMR1H           equ	4047	;# 
   862   000FD0                     RCON            equ	4048	;# 
   863   000FD1                     WDTCON          equ	4049	;# 
   864   000FD2                     HLVDCON         equ	4050	;# 
   865   000FD2                     LVDCON          equ	4050	;# 
   866   000FD3                     OSCCON          equ	4051	;# 
   867   000FD5                     T0CON           equ	4053	;# 
   868   000FD6                     TMR0            equ	4054	;# 
   869   000FD6                     TMR0L           equ	4054	;# 
   870   000FD7                     TMR0H           equ	4055	;# 
   871   000FD8                     STATUS          equ	4056	;# 
   872   000FD9                     FSR2            equ	4057	;# 
   873   000FD9                     FSR2L           equ	4057	;# 
   874   000FDA                     FSR2H           equ	4058	;# 
   875   000FDB                     PLUSW2          equ	4059	;# 
   876   000FDC                     PREINC2         equ	4060	;# 
   877   000FDD                     POSTDEC2        equ	4061	;# 
   878   000FDE                     POSTINC2        equ	4062	;# 
   879   000FDF                     INDF2           equ	4063	;# 
   880   000FE0                     BSR             equ	4064	;# 
   881   000FE1                     FSR1            equ	4065	;# 
   882   000FE1                     FSR1L           equ	4065	;# 
   883   000FE2                     FSR1H           equ	4066	;# 
   884   000FE3                     PLUSW1          equ	4067	;# 
   885   000FE4                     PREINC1         equ	4068	;# 
   886   000FE5                     POSTDEC1        equ	4069	;# 
   887   000FE6                     POSTINC1        equ	4070	;# 
   888   000FE7                     INDF1           equ	4071	;# 
   889   000FE8                     WREG            equ	4072	;# 
   890   000FE9                     FSR0            equ	4073	;# 
   891   000FE9                     FSR0L           equ	4073	;# 
   892   000FEA                     FSR0H           equ	4074	;# 
   893   000FEB                     PLUSW0          equ	4075	;# 
   894   000FEC                     PREINC0         equ	4076	;# 
   895   000FED                     POSTDEC0        equ	4077	;# 
   896   000FEE                     POSTINC0        equ	4078	;# 
   897   000FEF                     INDF0           equ	4079	;# 
   898   000FF0                     INTCON3         equ	4080	;# 
   899   000FF1                     INTCON2         equ	4081	;# 
   900   000FF2                     INTCON          equ	4082	;# 
   901   000FF3                     PROD            equ	4083	;# 
   902   000FF3                     PRODL           equ	4083	;# 
   903   000FF4                     PRODH           equ	4084	;# 
   904   000FF5                     TABLAT          equ	4085	;# 
   905   000FF6                     TBLPTR          equ	4086	;# 
   906   000FF6                     TBLPTRL         equ	4086	;# 
   907   000FF7                     TBLPTRH         equ	4087	;# 
   908   000FF8                     TBLPTRU         equ	4088	;# 
   909   000FF9                     PCLAT           equ	4089	;# 
   910   000FF9                     PC              equ	4089	;# 
   911   000FF9                     PCL             equ	4089	;# 
   912   000FFA                     PCLATH          equ	4090	;# 
   913   000FFB                     PCLATU          equ	4091	;# 
   914   000FFC                     STKPTR          equ	4092	;# 
   915   000FFD                     TOS             equ	4093	;# 
   916   000FFD                     TOSL            equ	4093	;# 
   917   000FFE                     TOSH            equ	4094	;# 
   918   000FFF                     TOSU            equ	4095	;# 
   919   000F80                     PORTA           equ	3968	;# 
   920   000F81                     PORTB           equ	3969	;# 
   921   000F82                     PORTC           equ	3970	;# 
   922   000F83                     PORTD           equ	3971	;# 
   923   000F84                     PORTE           equ	3972	;# 
   924   000F89                     LATA            equ	3977	;# 
   925   000F8A                     LATB            equ	3978	;# 
   926   000F8B                     LATC            equ	3979	;# 
   927   000F8C                     LATD            equ	3980	;# 
   928   000F8D                     LATE            equ	3981	;# 
   929   000F92                     TRISA           equ	3986	;# 
   930   000F92                     DDRA            equ	3986	;# 
   931   000F93                     TRISB           equ	3987	;# 
   932   000F93                     DDRB            equ	3987	;# 
   933   000F94                     TRISC           equ	3988	;# 
   934   000F94                     DDRC            equ	3988	;# 
   935   000F95                     TRISD           equ	3989	;# 
   936   000F95                     DDRD            equ	3989	;# 
   937   000F96                     TRISE           equ	3990	;# 
   938   000F96                     DDRE            equ	3990	;# 
   939   000F9B                     OSCTUNE         equ	3995	;# 
   940   000F9D                     PIE1            equ	3997	;# 
   941   000F9E                     PIR1            equ	3998	;# 
   942   000F9F                     IPR1            equ	3999	;# 
   943   000FA0                     PIE2            equ	4000	;# 
   944   000FA1                     PIR2            equ	4001	;# 
   945   000FA2                     IPR2            equ	4002	;# 
   946   000FA6                     EECON1          equ	4006	;# 
   947   000FA7                     EECON2          equ	4007	;# 
   948   000FA8                     EEDATA          equ	4008	;# 
   949   000FA9                     EEADR           equ	4009	;# 
   950   000FAA                     EEADRH          equ	4010	;# 
   951   000FAB                     RCSTA           equ	4011	;# 
   952   000FAB                     RCSTA1          equ	4011	;# 
   953   000FAC                     TXSTA           equ	4012	;# 
   954   000FAC                     TXSTA1          equ	4012	;# 
   955   000FAD                     TXREG           equ	4013	;# 
   956   000FAD                     TXREG1          equ	4013	;# 
   957   000FAE                     RCREG           equ	4014	;# 
   958   000FAE                     RCREG1          equ	4014	;# 
   959   000FAF                     SPBRG           equ	4015	;# 
   960   000FAF                     SPBRG1          equ	4015	;# 
   961   000FB0                     SPBRGH          equ	4016	;# 
   962   000FB1                     T3CON           equ	4017	;# 
   963   000FB2                     TMR3            equ	4018	;# 
   964   000FB2                     TMR3L           equ	4018	;# 
   965   000FB3                     TMR3H           equ	4019	;# 
   966   000FB4                     CMCON           equ	4020	;# 
   967   000FB5                     CVRCON          equ	4021	;# 
   968   000FB6                     ECCP1AS         equ	4022	;# 
   969   000FB7                     PWM1CON         equ	4023	;# 
   970   000FB8                     BAUDCON         equ	4024	;# 
   971   000FB8                     BAUDCTL         equ	4024	;# 
   972   000FBA                     CCP2CON         equ	4026	;# 
   973   000FBB                     CCPR2           equ	4027	;# 
   974   000FBB                     CCPR2L          equ	4027	;# 
   975   000FBC                     CCPR2H          equ	4028	;# 
   976   000FBD                     CCP1CON         equ	4029	;# 
   977   000FBE                     CCPR1           equ	4030	;# 
   978   000FBE                     CCPR1L          equ	4030	;# 
   979   000FBF                     CCPR1H          equ	4031	;# 
   980   000FC0                     ADCON2          equ	4032	;# 
   981   000FC1                     ADCON1          equ	4033	;# 
   982   000FC2                     ADCON0          equ	4034	;# 
   983   000FC3                     ADRES           equ	4035	;# 
   984   000FC3                     ADRESL          equ	4035	;# 
   985   000FC4                     ADRESH          equ	4036	;# 
   986   000FC5                     SSPCON2         equ	4037	;# 
   987   000FC6                     SSPCON1         equ	4038	;# 
   988   000FC7                     SSPSTAT         equ	4039	;# 
   989   000FC8                     SSPADD          equ	4040	;# 
   990   000FC9                     SSPBUF          equ	4041	;# 
   991   000FCA                     T2CON           equ	4042	;# 
   992   000FCB                     PR2             equ	4043	;# 
   993   000FCB                     MEMCON          equ	4043	;# 
   994   000FCC                     TMR2            equ	4044	;# 
   995   000FCD                     T1CON           equ	4045	;# 
   996   000FCE                     TMR1            equ	4046	;# 
   997   000FCE                     TMR1L           equ	4046	;# 
   998   000FCF                     TMR1H           equ	4047	;# 
   999   000FD0                     RCON            equ	4048	;# 
  1000   000FD1                     WDTCON          equ	4049	;# 
  1001   000FD2                     HLVDCON         equ	4050	;# 
  1002   000FD2                     LVDCON          equ	4050	;# 
  1003   000FD3                     OSCCON          equ	4051	;# 
  1004   000FD5                     T0CON           equ	4053	;# 
  1005   000FD6                     TMR0            equ	4054	;# 
  1006   000FD6                     TMR0L           equ	4054	;# 
  1007   000FD7                     TMR0H           equ	4055	;# 
  1008   000FD8                     STATUS          equ	4056	;# 
  1009   000FD9                     FSR2            equ	4057	;# 
  1010   000FD9                     FSR2L           equ	4057	;# 
  1011   000FDA                     FSR2H           equ	4058	;# 
  1012   000FDB                     PLUSW2          equ	4059	;# 
  1013   000FDC                     PREINC2         equ	4060	;# 
  1014   000FDD                     POSTDEC2        equ	4061	;# 
  1015   000FDE                     POSTINC2        equ	4062	;# 
  1016   000FDF                     INDF2           equ	4063	;# 
  1017   000FE0                     BSR             equ	4064	;# 
  1018   000FE1                     FSR1            equ	4065	;# 
  1019   000FE1                     FSR1L           equ	4065	;# 
  1020   000FE2                     FSR1H           equ	4066	;# 
  1021   000FE3                     PLUSW1          equ	4067	;# 
  1022   000FE4                     PREINC1         equ	4068	;# 
  1023   000FE5                     POSTDEC1        equ	4069	;# 
  1024   000FE6                     POSTINC1        equ	4070	;# 
  1025   000FE7                     INDF1           equ	4071	;# 
  1026   000FE8                     WREG            equ	4072	;# 
  1027   000FE9                     FSR0            equ	4073	;# 
  1028   000FE9                     FSR0L           equ	4073	;# 
  1029   000FEA                     FSR0H           equ	4074	;# 
  1030   000FEB                     PLUSW0          equ	4075	;# 
  1031   000FEC                     PREINC0         equ	4076	;# 
  1032   000FED                     POSTDEC0        equ	4077	;# 
  1033   000FEE                     POSTINC0        equ	4078	;# 
  1034   000FEF                     INDF0           equ	4079	;# 
  1035   000FF0                     INTCON3         equ	4080	;# 
  1036   000FF1                     INTCON2         equ	4081	;# 
  1037   000FF2                     INTCON          equ	4082	;# 
  1038   000FF3                     PROD            equ	4083	;# 
  1039   000FF3                     PRODL           equ	4083	;# 
  1040   000FF4                     PRODH           equ	4084	;# 
  1041   000FF5                     TABLAT          equ	4085	;# 
  1042   000FF6                     TBLPTR          equ	4086	;# 
  1043   000FF6                     TBLPTRL         equ	4086	;# 
  1044   000FF7                     TBLPTRH         equ	4087	;# 
  1045   000FF8                     TBLPTRU         equ	4088	;# 
  1046   000FF9                     PCLAT           equ	4089	;# 
  1047   000FF9                     PC              equ	4089	;# 
  1048   000FF9                     PCL             equ	4089	;# 
  1049   000FFA                     PCLATH          equ	4090	;# 
  1050   000FFB                     PCLATU          equ	4091	;# 
  1051   000FFC                     STKPTR          equ	4092	;# 
  1052   000FFD                     TOS             equ	4093	;# 
  1053   000FFD                     TOSL            equ	4093	;# 
  1054   000FFE                     TOSH            equ	4094	;# 
  1055   000FFF                     TOSU            equ	4095	;# 
  1056                           
  1057                           	psect	idataCOMRAM
  1058   0013AE                     __pidataCOMRAM:
  1059                           	callstack 0
  1060                           
  1061                           ;initializer for _PORT_REGISTERS
  1062   0013AE  80                 	db	128
  1063   0013AF  0F                 	db	15
  1064   0013B0  81                 	db	129
  1065   0013B1  0F                 	db	15
  1066   0013B2  82                 	db	130
  1067   0013B3  0F                 	db	15
  1068   0013B4  83                 	db	131
  1069   0013B5  0F                 	db	15
  1070   0013B6  84                 	db	132
  1071   0013B7  0F                 	db	15
  1072                           
  1073                           ;initializer for _LAT_REGISTERS
  1074   0013B8  89                 	db	137
  1075   0013B9  0F                 	db	15
  1076   0013BA  8A                 	db	138
  1077   0013BB  0F                 	db	15
  1078   0013BC  8B                 	db	139
  1079   0013BD  0F                 	db	15
  1080   0013BE  8C                 	db	140
  1081   0013BF  0F                 	db	15
  1082   0013C0  8D                 	db	141
  1083   0013C1  0F                 	db	15
  1084                           
  1085                           ;initializer for _TRIS_REGISTERS
  1086   0013C2  92                 	db	146
  1087   0013C3  0F                 	db	15
  1088   0013C4  93                 	db	147
  1089   0013C5  0F                 	db	15
  1090   0013C6  94                 	db	148
  1091   0013C7  0F                 	db	15
  1092   0013C8  95                 	db	149
  1093   0013C9  0F                 	db	15
  1094   0013CA  96                 	db	150
  1095   0013CB  0F                 	db	15
  1096                           
  1097                           ;initializer for _seg_one
  1098   0013CC  02                 	db	2
  1099   0013CD  0A                 	db	10
  1100   0013CE  12                 	db	18
  1101   0013CF  1A                 	db	26
  1102   0013D0  00                 	db	0
  1103   000F84                     _PORTE          set	3972
  1104   000F83                     _PORTD          set	3971
  1105   000F82                     _PORTC          set	3970
  1106   000F81                     _PORTB          set	3969
  1107   000F80                     _PORTA          set	3968
  1108   000F8D                     _LATE           set	3981
  1109   000F8C                     _LATD           set	3980
  1110   000F8B                     _LATC           set	3979
  1111   000F8A                     _LATB           set	3978
  1112   000F89                     _LATA           set	3977
  1113   000F96                     _TRISE          set	3990
  1114   000F95                     _TRISD          set	3989
  1115   000F94                     _TRISC          set	3988
  1116   000F93                     _TRISB          set	3987
  1117   000F92                     _TRISA          set	3986
  1118                           
  1119                           ; #config settings
  1120                           
  1121                           	psect	cinit
  1122   001378                     __pcinit:
  1123                           	callstack 0
  1124   001378                     start_initialization:
  1125                           	callstack 0
  1126   001378                     __initialization:
  1127                           	callstack 0
  1128                           
  1129                           ; Initialize objects allocated to COMRAM (35 bytes)
  1130                           ; load TBLPTR registers with __pidataCOMRAM
  1131   001378  0EAE               	movlw	low __pidataCOMRAM
  1132   00137A  6EF6               	movwf	tblptrl,c
  1133   00137C  0E13               	movlw	high __pidataCOMRAM
  1134   00137E  6EF7               	movwf	tblptrh,c
  1135   001380  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
  1136   001382  6EF8               	movwf	tblptru,c
  1137   001384  EE00  F001         	lfsr	0,__pdataCOMRAM
  1138   001388  EE10 F023          	lfsr	1,35
  1139   00138C                     copy_data0:
  1140   00138C  0009               	tblrd		*+
  1141   00138E  CFF5 FFEE          	movff	tablat,postinc0
  1142   001392  50E5               	movf	postdec1,w,c
  1143   001394  50E1               	movf	fsr1l,w,c
  1144   001396  E1FA               	bnz	copy_data0
  1145                           
  1146                           ; Clear objects allocated to COMRAM (8 bytes)
  1147   001398  EE00  F033         	lfsr	0,__pbssCOMRAM
  1148   00139C  0E08               	movlw	8
  1149   00139E                     clear_0:
  1150   00139E  6AEE               	clrf	postinc0,c
  1151   0013A0  06E8               	decf	wreg,f,c
  1152   0013A2  E1FD               	bnz	clear_0
  1153   0013A4                     end_of_initialization:
  1154                           	callstack 0
  1155   0013A4                     __end_of__initialization:
  1156                           	callstack 0
  1157   0013A4  0E00               	movlw	low (__Lmediumconst shr (0+16))
  1158   0013A6  6EF8               	movwf	tblptru,c
  1159   0013A8  0100               	movlb	0
  1160   0013AA  EF7A  F009         	goto	_main	;jump to C main() function
  1161                           
  1162                           	psect	bssCOMRAM
  1163   000033                     __pbssCOMRAM:
  1164                           	callstack 0
  1165   000033                     _counter:
  1166                           	callstack 0
  1167   000033                     	ds	1
  1168   000034                     RELAY_TURN_OFF@F3183:
  1169                           	callstack 0
  1170   000034                     	ds	1
  1171   000035                     RELAY_TURN_ON@F3178:
  1172                           	callstack 0
  1173   000035                     	ds	1
  1174   000036                     RELAY_INITIALIZE@F3173:
  1175                           	callstack 0
  1176   000036                     	ds	1
  1177   000037                     LED_TURN_TOGGLE@F3194:
  1178                           	callstack 0
  1179   000037                     	ds	1
  1180   000038                     LED_TURN_OFF@F3189:
  1181                           	callstack 0
  1182   000038                     	ds	1
  1183   000039                     LED_TURN_ON@F3184:
  1184                           	callstack 0
  1185   000039                     	ds	1
  1186   00003A                     LED_INTIALIZE@F3179:
  1187                           	callstack 0
  1188   00003A                     	ds	1
  1189                           
  1190                           	psect	dataCOMRAM
  1191   000001                     __pdataCOMRAM:
  1192                           	callstack 0
  1193   000001                     _PORT_REGISTERS:
  1194                           	callstack 0
  1195   000001                     	ds	10
  1196   00000B                     _LAT_REGISTERS:
  1197                           	callstack 0
  1198   00000B                     	ds	10
  1199   000015                     _TRIS_REGISTERS:
  1200                           	callstack 0
  1201   000015                     	ds	10
  1202   00001F                     _seg_one:
  1203                           	callstack 0
  1204   00001F                     	ds	5
  1205                           
  1206                           	psect	cstackCOMRAM
  1207   000024                     __pcstackCOMRAM:
  1208                           	callstack 0
  1209   000024                     GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG:
  1210                           	callstack 0
  1211   000024                     GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG:
  1212                           	callstack 0
  1213                           
  1214                           ; 1 bytes @ 0x0
  1215   000024                     	ds	1
  1216   000025                     GPIO_PIN_WRITE_LOGIC@LOGIC:
  1217                           	callstack 0
  1218   000025                     ??_GPIO_PIN_DIRECTION_INITIALIZE:
  1219                           
  1220                           ; 1 bytes @ 0x1
  1221   000025                     	ds	1
  1222   000026                     ??_GPIO_PIN_WRITE_LOGIC:
  1223                           
  1224                           ; 1 bytes @ 0x2
  1225   000026                     	ds	4
  1226   00002A                     GPIO_PIN_DIRECTION_INITIALIZE@RET:
  1227                           	callstack 0
  1228                           
  1229                           ; 1 bytes @ 0x6
  1230   00002A                     	ds	1
  1231   00002B                     GPIO_PIN_WRITE_LOGIC@RET:
  1232                           	callstack 0
  1233                           
  1234                           ; 1 bytes @ 0x7
  1235   00002B                     	ds	1
  1236   00002C                     SEVEN_SEGMENT_WRITE_NUMBER@_seg:
  1237                           	callstack 0
  1238   00002C                     PIN_INITIALIZE@_PIN_CONFIG:
  1239                           	callstack 0
  1240                           
  1241                           ; 1 bytes @ 0x8
  1242   00002C                     	ds	1
  1243   00002D                     SEVEN_SEGMENT_WRITE_NUMBER@number:
  1244                           	callstack 0
  1245   00002D                     ??_PIN_INITIALIZE:
  1246                           
  1247                           ; 1 bytes @ 0x9
  1248   00002D                     	ds	1
  1249   00002E                     SEVEN_SEGMENT_WRITE_NUMBER@RET:
  1250                           	callstack 0
  1251   00002E                     PIN_INITIALIZE@RET:
  1252                           	callstack 0
  1253   00002E                     
  1254                           ; 1 bytes @ 0xA
  1255   00002E                     	ds	1
  1256   00002F                     SEVEN_SEGMENT_INITIALIZE@_seg:
  1257                           	callstack 0
  1258                           
  1259                           ; 1 bytes @ 0xB
  1260   00002F                     	ds	1
  1261   000030                     SEVEN_SEGMENT_INITIALIZE@RET:
  1262                           	callstack 0
  1263   000030                     
  1264                           ; 1 bytes @ 0xC
  1265   000030                     	ds	1
  1266   000031                     ??_main:
  1267                           
  1268                           ; 1 bytes @ 0xD
  1269   000031                     	ds	2
  1270                           
  1271 ;;
  1272 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
  1273 ;;
  1274 ;; *************** function _main *****************
  1275 ;; Defined at:
  1276 ;;		line 26 in file "main.c"
  1277 ;; Parameters:    Size  Location     Type
  1278 ;;		None
  1279 ;; Auto vars:     Size  Location     Type
  1280 ;;  RET             1    0        unsigned char 
  1281 ;; Return value:  Size  Location     Type
  1282 ;;                  1    wreg      void 
  1283 ;; Registers used:
  1284 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  1285 ;; Tracked objects:
  1286 ;;		On entry : 0/0
  1287 ;;		On exit  : 0/0
  1288 ;;		Unchanged: 0/0
  1289 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1290 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1291 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1292 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1293 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1294 ;;Total ram usage:        2 bytes
  1295 ;; Hardware stack levels required when called: 4
  1296 ;; This function calls:
  1297 ;;		_APPLICATION_INITIALIZE
  1298 ;;		_SEVEN_SEGMENT_WRITE_NUMBER
  1299 ;; This function is called by:
  1300 ;;		Startup code after reset
  1301 ;; This function uses a non-reentrant model
  1302 ;;
  1303                           
  1304                           	psect	text0
  1305   0012F4                     __ptext0:
  1306                           	callstack 0
  1307   0012F4                     _main:
  1308                           	callstack 27
  1309   0012F4                     
  1310                           ;main.c: 28:     APPLICATION_INITIALIZE();
  1311   0012F4  ECE9  F009         	call	_APPLICATION_INITIALIZE	;wreg free
  1312   0012F8                     l1625:
  1313                           
  1314                           ;main.c: 30:         for(counter = 0; counter <= 9; counter++) {
  1315   0012F8  6A33               	clrf	_counter^0,c
  1316   0012FA                     l1631:
  1317   0012FA  0E1F               	movlw	low _seg_one
  1318   0012FC  6E2C               	movwf	SEVEN_SEGMENT_WRITE_NUMBER@_seg^0,c
  1319   0012FE  C033  F02D         	movff	_counter,SEVEN_SEGMENT_WRITE_NUMBER@number
  1320   001302  EC10  F009         	call	_SEVEN_SEGMENT_WRITE_NUMBER	;wreg free
  1321   001306                     
  1322                           ;main.c: 32:             _delay((unsigned long)((375)*(8000000UL/4000.0)));
  1323   001306  0E04               	movlw	4
  1324   001308  6E32               	movwf	(??_main+1)^0,c
  1325   00130A  0ECF               	movlw	207
  1326   00130C  6E31               	movwf	??_main^0,c
  1327   00130E  0E02               	movlw	2
  1328   001310                     u917:
  1329   001310  2EE8               	decfsz	wreg,f,c
  1330   001312  D7FE               	bra	u917
  1331   001314  2E31               	decfsz	??_main^0,f,c
  1332   001316  D7FC               	bra	u917
  1333   001318  2E32               	decfsz	(??_main+1)^0,f,c
  1334   00131A  D7FA               	bra	u917
  1335   00131C                     
  1336                           ;main.c: 33:         }
  1337   00131C  2A33               	incf	_counter^0,f,c
  1338   00131E  0E09               	movlw	9
  1339   001320  6433               	cpfsgt	_counter^0,c
  1340   001322  EF95  F009         	goto	u901
  1341   001326  EF97  F009         	goto	u900
  1342   00132A                     u901:
  1343   00132A  EF7D  F009         	goto	l1631
  1344   00132E                     u900:
  1345   00132E  EF7C  F009         	goto	l1625
  1346   001332  EFFE  F07F         	goto	start
  1347   001336                     __end_of_main:
  1348                           	callstack 0
  1349                           
  1350 ;; *************** function _SEVEN_SEGMENT_WRITE_NUMBER *****************
  1351 ;; Defined at:
  1352 ;;		line 30 in file "ecu_layer/seven_segment/ecu_seven_seg.c"
  1353 ;; Parameters:    Size  Location     Type
  1354 ;;  _seg            1    8[COMRAM] PTR const struct .
  1355 ;;		 -> seg_one(5), 
  1356 ;;  number          1    9[COMRAM] unsigned char 
  1357 ;; Auto vars:     Size  Location     Type
  1358 ;;  RET             1   10[COMRAM] unsigned char 
  1359 ;; Return value:  Size  Location     Type
  1360 ;;                  1    wreg      unsigned char 
  1361 ;; Registers used:
  1362 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  1363 ;; Tracked objects:
  1364 ;;		On entry : 0/0
  1365 ;;		On exit  : 0/0
  1366 ;;		Unchanged: 0/0
  1367 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1368 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1369 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1370 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1371 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1372 ;;Total ram usage:        3 bytes
  1373 ;; Hardware stack levels used: 1
  1374 ;; Hardware stack levels required when called: 1
  1375 ;; This function calls:
  1376 ;;		_GPIO_PIN_WRITE_LOGIC
  1377 ;; This function is called by:
  1378 ;;		_main
  1379 ;; This function uses a non-reentrant model
  1380 ;;
  1381                           
  1382                           	psect	text1
  1383   001220                     __ptext1:
  1384                           	callstack 0
  1385   001220                     _SEVEN_SEGMENT_WRITE_NUMBER:
  1386                           	callstack 29
  1387   001220                     
  1388                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 32:     if((((void*)0) == _seg) && (number > 9
      +                          )) {
  1389   001220  502C               	movf	SEVEN_SEGMENT_WRITE_NUMBER@_seg^0,w,c
  1390   001222  A4D8               	btfss	status,2,c
  1391   001224  EF16  F009         	goto	u711
  1392   001228  EF18  F009         	goto	u710
  1393   00122C                     u711:
  1394   00122C  EF23  F009         	goto	l1465
  1395   001230                     u710:
  1396   001230  0E09               	movlw	9
  1397   001232  642D               	cpfsgt	SEVEN_SEGMENT_WRITE_NUMBER@number^0,c
  1398   001234  EF1E  F009         	goto	u721
  1399   001238  EF20  F009         	goto	u720
  1400   00123C                     u721:
  1401   00123C  EF23  F009         	goto	l1465
  1402   001240                     u720:
  1403   001240                     
  1404                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 33:         RET = (STD_RETURN_TYPE)0x00;
  1405   001240  6A2E               	clrf	SEVEN_SEGMENT_WRITE_NUMBER@RET^0,c
  1406                           
  1407                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 34:     }
  1408   001242  EF4A  F009         	goto	l1467
  1409   001246                     l1465:
  1410                           
  1411                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 36:         RET = GPIO_PIN_WRITE_LOGIC(&(_seg-
      +                          >SEGMENT_PINS[0]), number & 0x01);
  1412   001246  C02C  F024         	movff	SEVEN_SEGMENT_WRITE_NUMBER@_seg,GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG
  1413   00124A  502D               	movf	SEVEN_SEGMENT_WRITE_NUMBER@number^0,w,c
  1414   00124C  0B01               	andlw	1
  1415   00124E  6E25               	movwf	GPIO_PIN_WRITE_LOGIC@LOGIC^0,c
  1416   001250  EC89  F008         	call	_GPIO_PIN_WRITE_LOGIC	;wreg free
  1417   001254  6E2E               	movwf	SEVEN_SEGMENT_WRITE_NUMBER@RET^0,c
  1418                           
  1419                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 37:         RET = GPIO_PIN_WRITE_LOGIC(&(_seg-
      +                          >SEGMENT_PINS[1]), (number >> 1) & 0x01);
  1420   001256  282C               	incf	SEVEN_SEGMENT_WRITE_NUMBER@_seg^0,w,c
  1421   001258  6E24               	movwf	GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG^0,c
  1422   00125A  90D8               	bcf	status,0,c
  1423   00125C  302D               	rrcf	SEVEN_SEGMENT_WRITE_NUMBER@number^0,w,c
  1424   00125E  0B01               	andlw	1
  1425   001260  6E25               	movwf	GPIO_PIN_WRITE_LOGIC@LOGIC^0,c
  1426   001262  EC89  F008         	call	_GPIO_PIN_WRITE_LOGIC	;wreg free
  1427   001266  6E2E               	movwf	SEVEN_SEGMENT_WRITE_NUMBER@RET^0,c
  1428                           
  1429                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 38:         RET = GPIO_PIN_WRITE_LOGIC(&(_seg-
      +                          >SEGMENT_PINS[2]), (number >> 2) & 0x01);
  1430   001268  502C               	movf	SEVEN_SEGMENT_WRITE_NUMBER@_seg^0,w,c
  1431   00126A  0F02               	addlw	2
  1432   00126C  6E24               	movwf	GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG^0,c
  1433   00126E  402D               	rrncf	SEVEN_SEGMENT_WRITE_NUMBER@number^0,w,c
  1434   001270  42E8               	rrncf	wreg,f,c
  1435   001272  0B3F               	andlw	63
  1436   001274  0B01               	andlw	1
  1437   001276  6E25               	movwf	GPIO_PIN_WRITE_LOGIC@LOGIC^0,c
  1438   001278  EC89  F008         	call	_GPIO_PIN_WRITE_LOGIC	;wreg free
  1439   00127C  6E2E               	movwf	SEVEN_SEGMENT_WRITE_NUMBER@RET^0,c
  1440                           
  1441                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 39:         RET = GPIO_PIN_WRITE_LOGIC(&(_seg-
      +                          >SEGMENT_PINS[3]), (number >> 3) & 0x01);
  1442   00127E  502C               	movf	SEVEN_SEGMENT_WRITE_NUMBER@_seg^0,w,c
  1443   001280  0F03               	addlw	3
  1444   001282  6E24               	movwf	GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG^0,c
  1445   001284  382D               	swapf	SEVEN_SEGMENT_WRITE_NUMBER@number^0,w,c
  1446   001286  46E8               	rlncf	wreg,f,c
  1447   001288  0B1F               	andlw	31
  1448   00128A  0B01               	andlw	1
  1449   00128C  6E25               	movwf	GPIO_PIN_WRITE_LOGIC@LOGIC^0,c
  1450   00128E  EC89  F008         	call	_GPIO_PIN_WRITE_LOGIC	;wreg free
  1451   001292  6E2E               	movwf	SEVEN_SEGMENT_WRITE_NUMBER@RET^0,c
  1452   001294                     l1467:
  1453                           
  1454                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 41:     return RET;
  1455   001294  502E               	movf	SEVEN_SEGMENT_WRITE_NUMBER@RET^0,w,c
  1456   001296  0012               	return		;funcret
  1457   001298                     __end_of_SEVEN_SEGMENT_WRITE_NUMBER:
  1458                           	callstack 0
  1459                           
  1460 ;; *************** function _APPLICATION_INITIALIZE *****************
  1461 ;; Defined at:
  1462 ;;		line 39 in file "main.c"
  1463 ;; Parameters:    Size  Location     Type
  1464 ;;		None
  1465 ;; Auto vars:     Size  Location     Type
  1466 ;;  RET             1    0        unsigned char 
  1467 ;; Return value:  Size  Location     Type
  1468 ;;                  1    wreg      void 
  1469 ;; Registers used:
  1470 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  1471 ;; Tracked objects:
  1472 ;;		On entry : 0/0
  1473 ;;		On exit  : 0/0
  1474 ;;		Unchanged: 0/0
  1475 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1476 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1477 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1478 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1479 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1480 ;;Total ram usage:        0 bytes
  1481 ;; Hardware stack levels used: 1
  1482 ;; Hardware stack levels required when called: 3
  1483 ;; This function calls:
  1484 ;;		_SEVEN_SEGMENT_INITIALIZE
  1485 ;; This function is called by:
  1486 ;;		_main
  1487 ;; This function uses a non-reentrant model
  1488 ;;
  1489                           
  1490                           	psect	text2
  1491   0013D2                     __ptext2:
  1492                           	callstack 0
  1493   0013D2                     _APPLICATION_INITIALIZE:
  1494                           	callstack 27
  1495   0013D2                     
  1496                           ;main.c: 41:     SEVEN_SEGMENT_INITIALIZE(&seg_one);
  1497   0013D2  0E1F               	movlw	low _seg_one
  1498   0013D4  6E2F               	movwf	SEVEN_SEGMENT_INITIALIZE@_seg^0,c
  1499   0013D6  EC9B  F009         	call	_SEVEN_SEGMENT_INITIALIZE	;wreg free
  1500   0013DA  0012               	return		;funcret
  1501   0013DC                     __end_of_APPLICATION_INITIALIZE:
  1502                           	callstack 0
  1503                           
  1504 ;; *************** function _SEVEN_SEGMENT_INITIALIZE *****************
  1505 ;; Defined at:
  1506 ;;		line 10 in file "ecu_layer/seven_segment/ecu_seven_seg.c"
  1507 ;; Parameters:    Size  Location     Type
  1508 ;;  _seg            1   11[COMRAM] PTR const struct .
  1509 ;;		 -> seg_one(5), 
  1510 ;; Auto vars:     Size  Location     Type
  1511 ;;  RET             1   12[COMRAM] unsigned char 
  1512 ;; Return value:  Size  Location     Type
  1513 ;;                  1    wreg      unsigned char 
  1514 ;; Registers used:
  1515 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  1516 ;; Tracked objects:
  1517 ;;		On entry : 0/0
  1518 ;;		On exit  : 0/0
  1519 ;;		Unchanged: 0/0
  1520 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1521 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1522 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1523 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1524 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1525 ;;Total ram usage:        2 bytes
  1526 ;; Hardware stack levels used: 1
  1527 ;; Hardware stack levels required when called: 2
  1528 ;; This function calls:
  1529 ;;		_PIN_INITIALIZE
  1530 ;; This function is called by:
  1531 ;;		_APPLICATION_INITIALIZE
  1532 ;; This function uses a non-reentrant model
  1533 ;;
  1534                           
  1535                           	psect	text3
  1536   001336                     __ptext3:
  1537                           	callstack 0
  1538   001336                     _SEVEN_SEGMENT_INITIALIZE:
  1539                           	callstack 27
  1540   001336                     
  1541                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 12:     if(((void*)0) == _seg) {
  1542   001336  502F               	movf	SEVEN_SEGMENT_INITIALIZE@_seg^0,w,c
  1543   001338  A4D8               	btfss	status,2,c
  1544   00133A  EFA1  F009         	goto	u701
  1545   00133E  EFA3  F009         	goto	u700
  1546   001342                     u701:
  1547   001342  EFA5  F009         	goto	l1455
  1548   001346                     u700:
  1549   001346                     
  1550                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 14:     }
  1551   001346  EFBB  F009         	goto	l116
  1552   00134A                     l1455:
  1553                           
  1554                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 16:         RET = PIN_INITIALIZE(&(_seg->SEGME
      +                          NT_PINS[0]));
  1555   00134A  C02F  F02C         	movff	SEVEN_SEGMENT_INITIALIZE@_seg,PIN_INITIALIZE@_PIN_CONFIG
  1556   00134E  EC4C  F009         	call	_PIN_INITIALIZE	;wreg free
  1557   001352  6E30               	movwf	SEVEN_SEGMENT_INITIALIZE@RET^0,c
  1558                           
  1559                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 17:         RET = PIN_INITIALIZE(&(_seg->SEGME
      +                          NT_PINS[1]));
  1560   001354  282F               	incf	SEVEN_SEGMENT_INITIALIZE@_seg^0,w,c
  1561   001356  6E2C               	movwf	PIN_INITIALIZE@_PIN_CONFIG^0,c
  1562   001358  EC4C  F009         	call	_PIN_INITIALIZE	;wreg free
  1563   00135C  6E30               	movwf	SEVEN_SEGMENT_INITIALIZE@RET^0,c
  1564                           
  1565                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 18:         RET = PIN_INITIALIZE(&(_seg->SEGME
      +                          NT_PINS[2]));
  1566   00135E  502F               	movf	SEVEN_SEGMENT_INITIALIZE@_seg^0,w,c
  1567   001360  0F02               	addlw	2
  1568   001362  6E2C               	movwf	PIN_INITIALIZE@_PIN_CONFIG^0,c
  1569   001364  EC4C  F009         	call	_PIN_INITIALIZE	;wreg free
  1570   001368  6E30               	movwf	SEVEN_SEGMENT_INITIALIZE@RET^0,c
  1571                           
  1572                           ;ecu_layer/seven_segment/ecu_seven_seg.c: 19:         RET = PIN_INITIALIZE(&(_seg->SEGME
      +                          NT_PINS[3]));
  1573   00136A  502F               	movf	SEVEN_SEGMENT_INITIALIZE@_seg^0,w,c
  1574   00136C  0F03               	addlw	3
  1575   00136E  6E2C               	movwf	PIN_INITIALIZE@_PIN_CONFIG^0,c
  1576   001370  EC4C  F009         	call	_PIN_INITIALIZE	;wreg free
  1577   001374  6E30               	movwf	SEVEN_SEGMENT_INITIALIZE@RET^0,c
  1578   001376                     l116:
  1579   001376  0012               	return		;funcret
  1580   001378                     __end_of_SEVEN_SEGMENT_INITIALIZE:
  1581                           	callstack 0
  1582                           
  1583 ;; *************** function _PIN_INITIALIZE *****************
  1584 ;; Defined at:
  1585 ;;		line 137 in file "mcal_layer/gpio/hal_gpio.c"
  1586 ;; Parameters:    Size  Location     Type
  1587 ;;  _PIN_CONFIG     1    8[COMRAM] PTR const struct .
  1588 ;;		 -> seg_one$SEGMENT_PINS(4), seg_one(5), RELAY_INITIALIZE@pin_obj(1), LED_INTIALIZE@pin_obj(1), 
  1589 ;; Auto vars:     Size  Location     Type
  1590 ;;  RET             1   10[COMRAM] unsigned char 
  1591 ;; Return value:  Size  Location     Type
  1592 ;;                  1    wreg      unsigned char 
  1593 ;; Registers used:
  1594 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
  1595 ;; Tracked objects:
  1596 ;;		On entry : 0/0
  1597 ;;		On exit  : 0/0
  1598 ;;		Unchanged: 0/0
  1599 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1600 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1601 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1602 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1603 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1604 ;;Total ram usage:        3 bytes
  1605 ;; Hardware stack levels used: 1
  1606 ;; Hardware stack levels required when called: 1
  1607 ;; This function calls:
  1608 ;;		_GPIO_PIN_DIRECTION_INITIALIZE
  1609 ;;		_GPIO_PIN_WRITE_LOGIC
  1610 ;; This function is called by:
  1611 ;;		_SEVEN_SEGMENT_INITIALIZE
  1612 ;;		_DC_MOTOR_INITIALIZE
  1613 ;;		_LED_INTIALIZE
  1614 ;;		_RELAY_INITIALIZE
  1615 ;; This function uses a non-reentrant model
  1616 ;;
  1617                           
  1618                           	psect	text4
  1619   001298                     __ptext4:
  1620                           	callstack 0
  1621   001298                     _PIN_INITIALIZE:
  1622                           	callstack 27
  1623   001298                     
  1624                           ;mcal_layer/gpio/hal_gpio.c: 139:     if(((void*)0) == _PIN_CONFIG || _PIN_CONFIG->PIN >
      +                           8 -1) {
  1625   001298  502C               	movf	PIN_INITIALIZE@_PIN_CONFIG^0,w,c
  1626   00129A  B4D8               	btfsc	status,2,c
  1627   00129C  EF52  F009         	goto	u681
  1628   0012A0  EF54  F009         	goto	u680
  1629   0012A4                     u681:
  1630   0012A4  EF64  F009         	goto	l207
  1631   0012A8                     u680:
  1632   0012A8  502C               	movf	PIN_INITIALIZE@_PIN_CONFIG^0,w,c
  1633   0012AA  6ED9               	movwf	fsr2l,c
  1634   0012AC  6ADA               	clrf	fsr2h,c
  1635   0012AE  30DF               	rrcf	223,w,c
  1636   0012B0  32E8               	rrcf	wreg,f,c
  1637   0012B2  32E8               	rrcf	wreg,f,c
  1638   0012B4  0B07               	andlw	7
  1639   0012B6  6E2D               	movwf	??_PIN_INITIALIZE^0,c
  1640   0012B8  0E07               	movlw	7
  1641   0012BA  642D               	cpfsgt	??_PIN_INITIALIZE^0,c
  1642   0012BC  EF62  F009         	goto	u691
  1643   0012C0  EF64  F009         	goto	u690
  1644   0012C4                     u691:
  1645   0012C4  EF67  F009         	goto	l1445
  1646   0012C8                     u690:
  1647   0012C8                     l207:
  1648                           
  1649                           ;mcal_layer/gpio/hal_gpio.c: 140:         RET = (STD_RETURN_TYPE)0x00;
  1650   0012C8  6A2E               	clrf	PIN_INITIALIZE@RET^0,c
  1651                           
  1652                           ;mcal_layer/gpio/hal_gpio.c: 141:     }
  1653   0012CA  EF78  F009         	goto	l1447
  1654   0012CE                     l1445:
  1655                           
  1656                           ;mcal_layer/gpio/hal_gpio.c: 143:         RET = GPIO_PIN_DIRECTION_INITIALIZE(_PIN_CONFI
      +                          G);
  1657   0012CE  C02C  F024         	movff	PIN_INITIALIZE@_PIN_CONFIG,GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG
  1658   0012D2  EC01  F008         	call	_GPIO_PIN_DIRECTION_INITIALIZE	;wreg free
  1659   0012D6  6E2E               	movwf	PIN_INITIALIZE@RET^0,c
  1660                           
  1661                           ;mcal_layer/gpio/hal_gpio.c: 144:         RET = GPIO_PIN_WRITE_LOGIC(_PIN_CONFIG, _PIN_C
      +                          ONFIG->LOGIC);
  1662   0012D8  C02C  F024         	movff	PIN_INITIALIZE@_PIN_CONFIG,GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG
  1663   0012DC  502C               	movf	PIN_INITIALIZE@_PIN_CONFIG^0,w,c
  1664   0012DE  6ED9               	movwf	fsr2l,c
  1665   0012E0  6ADA               	clrf	fsr2h,c
  1666   0012E2  0E00               	movlw	0
  1667   0012E4  BEDF               	btfsc	indf2,7,c
  1668   0012E6  0E01               	movlw	1
  1669   0012E8  6E25               	movwf	GPIO_PIN_WRITE_LOGIC@LOGIC^0,c
  1670   0012EA  EC89  F008         	call	_GPIO_PIN_WRITE_LOGIC	;wreg free
  1671   0012EE  6E2E               	movwf	PIN_INITIALIZE@RET^0,c
  1672   0012F0                     l1447:
  1673                           
  1674                           ;mcal_layer/gpio/hal_gpio.c: 146:     return RET;
  1675   0012F0  502E               	movf	PIN_INITIALIZE@RET^0,w,c
  1676   0012F2  0012               	return		;funcret
  1677   0012F4                     __end_of_PIN_INITIALIZE:
  1678                           	callstack 0
  1679                           
  1680 ;; *************** function _GPIO_PIN_WRITE_LOGIC *****************
  1681 ;; Defined at:
  1682 ;;		line 68 in file "mcal_layer/gpio/hal_gpio.c"
  1683 ;; Parameters:    Size  Location     Type
  1684 ;;  _PIN_CONFIG     1    0[COMRAM] PTR const struct .
  1685 ;;		 -> seg_one$SEGMENT_PINS(4), seg_one(5), RELAY_TURN_OFF@pin_obj(1), RELAY_TURN_ON@pin_obj(1), 
  1686 ;;		 -> RELAY_INITIALIZE@pin_obj(1), LED_TURN_OFF@pin_obj(1), LED_TURN_ON@pin_obj(1), LED_INTIALIZE@pin_obj(1), 
  1687 ;;  LOGIC           1    1[COMRAM] enum E3099
  1688 ;; Auto vars:     Size  Location     Type
  1689 ;;  RET             1    7[COMRAM] unsigned char 
  1690 ;; Return value:  Size  Location     Type
  1691 ;;                  1    wreg      unsigned char 
  1692 ;; Registers used:
  1693 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  1694 ;; Tracked objects:
  1695 ;;		On entry : 0/0
  1696 ;;		On exit  : 0/0
  1697 ;;		Unchanged: 0/0
  1698 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1699 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1700 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1701 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1702 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1703 ;;Total ram usage:        8 bytes
  1704 ;; Hardware stack levels used: 1
  1705 ;; This function calls:
  1706 ;;		Nothing
  1707 ;; This function is called by:
  1708 ;;		_SEVEN_SEGMENT_WRITE_NUMBER
  1709 ;;		_PIN_INITIALIZE
  1710 ;;		_DC_MOTOR_MOVE_RIGHT
  1711 ;;		_DC_MOTOR_MOVE_LEFT
  1712 ;;		_DC_MOTOR_STOP
  1713 ;;		_LED_TURN_ON
  1714 ;;		_LED_TURN_OFF
  1715 ;;		_RELAY_TURN_ON
  1716 ;;		_RELAY_TURN_OFF
  1717 ;; This function uses a non-reentrant model
  1718 ;;
  1719                           
  1720                           	psect	text5
  1721   001112                     __ptext5:
  1722                           	callstack 0
  1723   001112                     _GPIO_PIN_WRITE_LOGIC:
  1724                           	callstack 27
  1725   001112                     
  1726                           ;mcal_layer/gpio/hal_gpio.c: 69:     STD_RETURN_TYPE RET = (STD_RETURN_TYPE)0x01;
  1727   001112  0E01               	movlw	1
  1728   001114  6E2B               	movwf	GPIO_PIN_WRITE_LOGIC@RET^0,c
  1729                           
  1730                           ;mcal_layer/gpio/hal_gpio.c: 70:     if(((void*)0) == _PIN_CONFIG || _PIN_CONFIG->PIN > 
      +                          8 -1) {
  1731   001116  5024               	movf	GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG^0,w,c
  1732   001118  B4D8               	btfsc	status,2,c
  1733   00111A  EF91  F008         	goto	u641
  1734   00111E  EF93  F008         	goto	u640
  1735   001122                     u641:
  1736   001122  EFA3  F008         	goto	l181
  1737   001126                     u640:
  1738   001126  5024               	movf	GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG^0,w,c
  1739   001128  6ED9               	movwf	fsr2l,c
  1740   00112A  6ADA               	clrf	fsr2h,c
  1741   00112C  30DF               	rrcf	223,w,c
  1742   00112E  32E8               	rrcf	wreg,f,c
  1743   001130  32E8               	rrcf	wreg,f,c
  1744   001132  0B07               	andlw	7
  1745   001134  6E26               	movwf	??_GPIO_PIN_WRITE_LOGIC^0,c
  1746   001136  0E07               	movlw	7
  1747   001138  6426               	cpfsgt	??_GPIO_PIN_WRITE_LOGIC^0,c
  1748   00113A  EFA1  F008         	goto	u651
  1749   00113E  EFA3  F008         	goto	u650
  1750   001142                     u651:
  1751   001142  EFF9  F008         	goto	l1431
  1752   001146                     u650:
  1753   001146                     l181:
  1754                           
  1755                           ;mcal_layer/gpio/hal_gpio.c: 71:         RET = (STD_RETURN_TYPE)0x00;
  1756   001146  6A2B               	clrf	GPIO_PIN_WRITE_LOGIC@RET^0,c
  1757                           
  1758                           ;mcal_layer/gpio/hal_gpio.c: 72:     }
  1759   001148  EF0E  F009         	goto	l1433
  1760   00114C                     l1427:
  1761                           
  1762                           ;mcal_layer/gpio/hal_gpio.c: 76:                 (*LAT_REGISTERS[_PIN_CONFIG->PORT] &= ~
      +                          ((uint8)1 << _PIN_CONFIG->PIN));
  1763   00114C  5024               	movf	GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG^0,w,c
  1764   00114E  6ED9               	movwf	fsr2l,c
  1765   001150  6ADA               	clrf	fsr2h,c
  1766   001152  30DF               	rrcf	223,w,c
  1767   001154  32E8               	rrcf	wreg,f,c
  1768   001156  32E8               	rrcf	wreg,f,c
  1769   001158  0B07               	andlw	7
  1770   00115A  6E26               	movwf	??_GPIO_PIN_WRITE_LOGIC^0,c
  1771   00115C  0E01               	movlw	1
  1772   00115E  6E27               	movwf	(??_GPIO_PIN_WRITE_LOGIC+1)^0,c
  1773   001160  2A26               	incf	??_GPIO_PIN_WRITE_LOGIC^0,f,c
  1774   001162  EFB5  F008         	goto	u664
  1775   001166                     u665:
  1776   001166  90D8               	bcf	status,0,c
  1777   001168  3627               	rlcf	(??_GPIO_PIN_WRITE_LOGIC+1)^0,f,c
  1778   00116A                     u664:
  1779   00116A  2E26               	decfsz	??_GPIO_PIN_WRITE_LOGIC^0,f,c
  1780   00116C  EFB3  F008         	goto	u665
  1781   001170  5027               	movf	(??_GPIO_PIN_WRITE_LOGIC+1)^0,w,c
  1782   001172  0AFF               	xorlw	255
  1783   001174  6E28               	movwf	(??_GPIO_PIN_WRITE_LOGIC+2)^0,c
  1784   001176  5024               	movf	GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG^0,w,c
  1785   001178  6ED9               	movwf	fsr2l,c
  1786   00117A  6ADA               	clrf	fsr2h,c
  1787   00117C  50DF               	movf	223,w,c
  1788   00117E  0B07               	andlw	7
  1789   001180  0D02               	mullw	2
  1790   001182  50F3               	movf	243,w,c
  1791   001184  0F0B               	addlw	low _LAT_REGISTERS
  1792   001186  6ED9               	movwf	fsr2l,c
  1793   001188  6ADA               	clrf	fsr2h,c
  1794   00118A  CFDE F029          	movff	postinc2,??_GPIO_PIN_WRITE_LOGIC+3
  1795   00118E  CFDD F02A          	movff	postdec2,??_GPIO_PIN_WRITE_LOGIC+4
  1796   001192  C029  FFD9         	movff	??_GPIO_PIN_WRITE_LOGIC+3,fsr2l
  1797   001196  C02A  FFDA         	movff	??_GPIO_PIN_WRITE_LOGIC+4,fsr2h
  1798   00119A  5028               	movf	(??_GPIO_PIN_WRITE_LOGIC+2)^0,w,c
  1799   00119C  16DF               	andwf	indf2,f,c
  1800                           
  1801                           ;mcal_layer/gpio/hal_gpio.c: 77:                 break;
  1802   00119E  EF0E  F009         	goto	l1433
  1803   0011A2                     l1429:
  1804                           
  1805                           ;mcal_layer/gpio/hal_gpio.c: 79:                 (*LAT_REGISTERS[_PIN_CONFIG->PORT] |= (
      +                          (uint8)1 << _PIN_CONFIG->PIN));
  1806   0011A2  5024               	movf	GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG^0,w,c
  1807   0011A4  6ED9               	movwf	fsr2l,c
  1808   0011A6  6ADA               	clrf	fsr2h,c
  1809   0011A8  30DF               	rrcf	223,w,c
  1810   0011AA  32E8               	rrcf	wreg,f,c
  1811   0011AC  32E8               	rrcf	wreg,f,c
  1812   0011AE  0B07               	andlw	7
  1813   0011B0  6E26               	movwf	??_GPIO_PIN_WRITE_LOGIC^0,c
  1814   0011B2  0E01               	movlw	1
  1815   0011B4  6E27               	movwf	(??_GPIO_PIN_WRITE_LOGIC+1)^0,c
  1816   0011B6  2A26               	incf	??_GPIO_PIN_WRITE_LOGIC^0,f,c
  1817   0011B8  EFE0  F008         	goto	u674
  1818   0011BC                     u675:
  1819   0011BC  90D8               	bcf	status,0,c
  1820   0011BE  3627               	rlcf	(??_GPIO_PIN_WRITE_LOGIC+1)^0,f,c
  1821   0011C0                     u674:
  1822   0011C0  2E26               	decfsz	??_GPIO_PIN_WRITE_LOGIC^0,f,c
  1823   0011C2  EFDE  F008         	goto	u675
  1824   0011C6  5024               	movf	GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG^0,w,c
  1825   0011C8  6ED9               	movwf	fsr2l,c
  1826   0011CA  6ADA               	clrf	fsr2h,c
  1827   0011CC  50DF               	movf	223,w,c
  1828   0011CE  0B07               	andlw	7
  1829   0011D0  0D02               	mullw	2
  1830   0011D2  50F3               	movf	243,w,c
  1831   0011D4  0F0B               	addlw	low _LAT_REGISTERS
  1832   0011D6  6ED9               	movwf	fsr2l,c
  1833   0011D8  6ADA               	clrf	fsr2h,c
  1834   0011DA  CFDE F028          	movff	postinc2,??_GPIO_PIN_WRITE_LOGIC+2
  1835   0011DE  CFDD F029          	movff	postdec2,??_GPIO_PIN_WRITE_LOGIC+3
  1836   0011E2  C028  FFD9         	movff	??_GPIO_PIN_WRITE_LOGIC+2,fsr2l
  1837   0011E6  C029  FFDA         	movff	??_GPIO_PIN_WRITE_LOGIC+3,fsr2h
  1838   0011EA  5027               	movf	(??_GPIO_PIN_WRITE_LOGIC+1)^0,w,c
  1839   0011EC  12DF               	iorwf	indf2,f,c
  1840                           
  1841                           ;mcal_layer/gpio/hal_gpio.c: 80:                 break;
  1842   0011EE  EF0E  F009         	goto	l1433
  1843   0011F2                     l1431:
  1844   0011F2  5025               	movf	GPIO_PIN_WRITE_LOGIC@LOGIC^0,w,c
  1845   0011F4  6E26               	movwf	??_GPIO_PIN_WRITE_LOGIC^0,c
  1846   0011F6  6A27               	clrf	(??_GPIO_PIN_WRITE_LOGIC+1)^0,c
  1847                           
  1848                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1849                           ; Switch size 1, requested type "simple"
  1850                           ; Number of cases is 1, Range of values is 0 to 0
  1851                           ; switch strategies available:
  1852                           ; Name         Instructions Cycles
  1853                           ; simple_byte            4     3 (average)
  1854                           ;	Chosen strategy is simple_byte
  1855   0011F8  5027               	movf	(??_GPIO_PIN_WRITE_LOGIC+1)^0,w,c
  1856   0011FA  0A00               	xorlw	0	; case 0
  1857   0011FC  B4D8               	btfsc	status,2,c
  1858   0011FE  EF03  F009         	goto	l1643
  1859   001202  EFA3  F008         	goto	l181
  1860   001206                     l1643:
  1861                           
  1862                           ; Switch size 1, requested type "simple"
  1863                           ; Number of cases is 2, Range of values is 0 to 1
  1864                           ; switch strategies available:
  1865                           ; Name         Instructions Cycles
  1866                           ; simple_byte            7     4 (average)
  1867                           ;	Chosen strategy is simple_byte
  1868   001206  5026               	movf	??_GPIO_PIN_WRITE_LOGIC^0,w,c
  1869   001208  0A00               	xorlw	0	; case 0
  1870   00120A  B4D8               	btfsc	status,2,c
  1871   00120C  EFA6  F008         	goto	l1427
  1872   001210  0A01               	xorlw	1	; case 1
  1873   001212  B4D8               	btfsc	status,2,c
  1874   001214  EFD1  F008         	goto	l1429
  1875   001218  EFA3  F008         	goto	l181
  1876   00121C                     l1433:
  1877                           
  1878                           ;mcal_layer/gpio/hal_gpio.c: 84:     return RET;
  1879   00121C  502B               	movf	GPIO_PIN_WRITE_LOGIC@RET^0,w,c
  1880   00121E  0012               	return		;funcret
  1881   001220                     __end_of_GPIO_PIN_WRITE_LOGIC:
  1882                           	callstack 0
  1883                           
  1884 ;; *************** function _GPIO_PIN_DIRECTION_INITIALIZE *****************
  1885 ;; Defined at:
  1886 ;;		line 18 in file "mcal_layer/gpio/hal_gpio.c"
  1887 ;; Parameters:    Size  Location     Type
  1888 ;;  _PIN_CONFIG     1    0[COMRAM] PTR const struct .
  1889 ;;		 -> seg_one$SEGMENT_PINS(4), seg_one(5), RELAY_INITIALIZE@pin_obj(1), LED_INTIALIZE@pin_obj(1), 
  1890 ;; Auto vars:     Size  Location     Type
  1891 ;;  RET             1    6[COMRAM] unsigned char 
  1892 ;; Return value:  Size  Location     Type
  1893 ;;                  1    wreg      unsigned char 
  1894 ;; Registers used:
  1895 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
  1896 ;; Tracked objects:
  1897 ;;		On entry : 0/0
  1898 ;;		On exit  : 0/0
  1899 ;;		Unchanged: 0/0
  1900 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
  1901 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1902 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1903 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1904 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
  1905 ;;Total ram usage:        7 bytes
  1906 ;; Hardware stack levels used: 1
  1907 ;; This function calls:
  1908 ;;		Nothing
  1909 ;; This function is called by:
  1910 ;;		_PIN_INITIALIZE
  1911 ;;		_BUTTON_INITIALIZE
  1912 ;; This function uses a non-reentrant model
  1913 ;;
  1914                           
  1915                           	psect	text6
  1916   001002                     __ptext6:
  1917                           	callstack 0
  1918   001002                     _GPIO_PIN_DIRECTION_INITIALIZE:
  1919                           	callstack 27
  1920   001002                     
  1921                           ;mcal_layer/gpio/hal_gpio.c: 19:     STD_RETURN_TYPE RET = (STD_RETURN_TYPE)0x01;
  1922   001002  0E01               	movlw	1
  1923   001004  6E2A               	movwf	GPIO_PIN_DIRECTION_INITIALIZE@RET^0,c
  1924                           
  1925                           ;mcal_layer/gpio/hal_gpio.c: 20:     if((((void*)0) == _PIN_CONFIG) || (_PIN_CONFIG->PIN
      +                           > 8 -1)) {
  1926   001006  5024               	movf	GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG^0,w,c
  1927   001008  B4D8               	btfsc	status,2,c
  1928   00100A  EF09  F008         	goto	u591
  1929   00100E  EF0B  F008         	goto	u590
  1930   001012                     u591:
  1931   001012  EF1B  F008         	goto	l162
  1932   001016                     u590:
  1933   001016  5024               	movf	GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG^0,w,c
  1934   001018  6ED9               	movwf	fsr2l,c
  1935   00101A  6ADA               	clrf	fsr2h,c
  1936   00101C  30DF               	rrcf	223,w,c
  1937   00101E  32E8               	rrcf	wreg,f,c
  1938   001020  32E8               	rrcf	wreg,f,c
  1939   001022  0B07               	andlw	7
  1940   001024  6E25               	movwf	??_GPIO_PIN_DIRECTION_INITIALIZE^0,c
  1941   001026  0E07               	movlw	7
  1942   001028  6425               	cpfsgt	??_GPIO_PIN_DIRECTION_INITIALIZE^0,c
  1943   00102A  EF19  F008         	goto	u601
  1944   00102E  EF1B  F008         	goto	u600
  1945   001032                     u601:
  1946   001032  EF71  F008         	goto	l1417
  1947   001036                     u600:
  1948   001036                     l162:
  1949                           
  1950                           ;mcal_layer/gpio/hal_gpio.c: 21:         RET = (STD_RETURN_TYPE)0x00;
  1951   001036  6A2A               	clrf	GPIO_PIN_DIRECTION_INITIALIZE@RET^0,c
  1952                           
  1953                           ;mcal_layer/gpio/hal_gpio.c: 22:     }
  1954   001038  EF87  F008         	goto	l1419
  1955   00103C                     l1413:
  1956                           
  1957                           ;mcal_layer/gpio/hal_gpio.c: 26:             (*TRIS_REGISTERS[_PIN_CONFIG->PORT] &= ~((u
      +                          int8)1 << _PIN_CONFIG->PIN));
  1958   00103C  5024               	movf	GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG^0,w,c
  1959   00103E  6ED9               	movwf	fsr2l,c
  1960   001040  6ADA               	clrf	fsr2h,c
  1961   001042  30DF               	rrcf	223,w,c
  1962   001044  32E8               	rrcf	wreg,f,c
  1963   001046  32E8               	rrcf	wreg,f,c
  1964   001048  0B07               	andlw	7
  1965   00104A  6E25               	movwf	??_GPIO_PIN_DIRECTION_INITIALIZE^0,c
  1966   00104C  0E01               	movlw	1
  1967   00104E  6E26               	movwf	(??_GPIO_PIN_DIRECTION_INITIALIZE+1)^0,c
  1968   001050  2A25               	incf	??_GPIO_PIN_DIRECTION_INITIALIZE^0,f,c
  1969   001052  EF2D  F008         	goto	u614
  1970   001056                     u615:
  1971   001056  90D8               	bcf	status,0,c
  1972   001058  3626               	rlcf	(??_GPIO_PIN_DIRECTION_INITIALIZE+1)^0,f,c
  1973   00105A                     u614:
  1974   00105A  2E25               	decfsz	??_GPIO_PIN_DIRECTION_INITIALIZE^0,f,c
  1975   00105C  EF2B  F008         	goto	u615
  1976   001060  5026               	movf	(??_GPIO_PIN_DIRECTION_INITIALIZE+1)^0,w,c
  1977   001062  0AFF               	xorlw	255
  1978   001064  6E27               	movwf	(??_GPIO_PIN_DIRECTION_INITIALIZE+2)^0,c
  1979   001066  5024               	movf	GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG^0,w,c
  1980   001068  6ED9               	movwf	fsr2l,c
  1981   00106A  6ADA               	clrf	fsr2h,c
  1982   00106C  50DF               	movf	223,w,c
  1983   00106E  0B07               	andlw	7
  1984   001070  0D02               	mullw	2
  1985   001072  50F3               	movf	243,w,c
  1986   001074  0F15               	addlw	low _TRIS_REGISTERS
  1987   001076  6ED9               	movwf	fsr2l,c
  1988   001078  6ADA               	clrf	fsr2h,c
  1989   00107A  CFDE F028          	movff	postinc2,??_GPIO_PIN_DIRECTION_INITIALIZE+3
  1990   00107E  CFDD F029          	movff	postdec2,??_GPIO_PIN_DIRECTION_INITIALIZE+4
  1991   001082  C028  FFD9         	movff	??_GPIO_PIN_DIRECTION_INITIALIZE+3,fsr2l
  1992   001086  C029  FFDA         	movff	??_GPIO_PIN_DIRECTION_INITIALIZE+4,fsr2h
  1993   00108A  5027               	movf	(??_GPIO_PIN_DIRECTION_INITIALIZE+2)^0,w,c
  1994   00108C  16DF               	andwf	indf2,f,c
  1995                           
  1996                           ;mcal_layer/gpio/hal_gpio.c: 27:             break;
  1997   00108E  EF87  F008         	goto	l1419
  1998   001092                     l1415:
  1999                           
  2000                           ;mcal_layer/gpio/hal_gpio.c: 29:             (*TRIS_REGISTERS[_PIN_CONFIG->PORT] |= ((ui
      +                          nt8)1 << _PIN_CONFIG->PIN));
  2001   001092  5024               	movf	GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG^0,w,c
  2002   001094  6ED9               	movwf	fsr2l,c
  2003   001096  6ADA               	clrf	fsr2h,c
  2004   001098  30DF               	rrcf	223,w,c
  2005   00109A  32E8               	rrcf	wreg,f,c
  2006   00109C  32E8               	rrcf	wreg,f,c
  2007   00109E  0B07               	andlw	7
  2008   0010A0  6E25               	movwf	??_GPIO_PIN_DIRECTION_INITIALIZE^0,c
  2009   0010A2  0E01               	movlw	1
  2010   0010A4  6E26               	movwf	(??_GPIO_PIN_DIRECTION_INITIALIZE+1)^0,c
  2011   0010A6  2A25               	incf	??_GPIO_PIN_DIRECTION_INITIALIZE^0,f,c
  2012   0010A8  EF58  F008         	goto	u624
  2013   0010AC                     u625:
  2014   0010AC  90D8               	bcf	status,0,c
  2015   0010AE  3626               	rlcf	(??_GPIO_PIN_DIRECTION_INITIALIZE+1)^0,f,c
  2016   0010B0                     u624:
  2017   0010B0  2E25               	decfsz	??_GPIO_PIN_DIRECTION_INITIALIZE^0,f,c
  2018   0010B2  EF56  F008         	goto	u625
  2019   0010B6  5024               	movf	GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG^0,w,c
  2020   0010B8  6ED9               	movwf	fsr2l,c
  2021   0010BA  6ADA               	clrf	fsr2h,c
  2022   0010BC  50DF               	movf	223,w,c
  2023   0010BE  0B07               	andlw	7
  2024   0010C0  0D02               	mullw	2
  2025   0010C2  50F3               	movf	243,w,c
  2026   0010C4  0F15               	addlw	low _TRIS_REGISTERS
  2027   0010C6  6ED9               	movwf	fsr2l,c
  2028   0010C8  6ADA               	clrf	fsr2h,c
  2029   0010CA  CFDE F027          	movff	postinc2,??_GPIO_PIN_DIRECTION_INITIALIZE+2
  2030   0010CE  CFDD F028          	movff	postdec2,??_GPIO_PIN_DIRECTION_INITIALIZE+3
  2031   0010D2  C027  FFD9         	movff	??_GPIO_PIN_DIRECTION_INITIALIZE+2,fsr2l
  2032   0010D6  C028  FFDA         	movff	??_GPIO_PIN_DIRECTION_INITIALIZE+3,fsr2h
  2033   0010DA  5026               	movf	(??_GPIO_PIN_DIRECTION_INITIALIZE+1)^0,w,c
  2034   0010DC  12DF               	iorwf	indf2,f,c
  2035                           
  2036                           ;mcal_layer/gpio/hal_gpio.c: 30:             break;
  2037   0010DE  EF87  F008         	goto	l1419
  2038   0010E2                     l1417:
  2039   0010E2  5024               	movf	GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG^0,w,c
  2040   0010E4  6ED9               	movwf	fsr2l,c
  2041   0010E6  6ADA               	clrf	fsr2h,c
  2042   0010E8  BCDF               	btfsc	indf2,6,c
  2043   0010EA  EF79  F008         	goto	u631
  2044   0010EE  EF7C  F008         	goto	u630
  2045   0010F2                     u631:
  2046   0010F2  0E01               	movlw	1
  2047   0010F4  EF7D  F008         	goto	u636
  2048   0010F8                     u630:
  2049   0010F8  0E00               	movlw	0
  2050   0010FA                     u636:
  2051                           
  2052                           ; Switch size 1, requested type "simple"
  2053                           ; Number of cases is 2, Range of values is 0 to 1
  2054                           ; switch strategies available:
  2055                           ; Name         Instructions Cycles
  2056                           ; simple_byte            7     4 (average)
  2057                           ;	Chosen strategy is simple_byte
  2058   0010FA  0A00               	xorlw	0	; case 0
  2059   0010FC  B4D8               	btfsc	status,2,c
  2060   0010FE  EF1E  F008         	goto	l1413
  2061   001102  0A01               	xorlw	1	; case 1
  2062   001104  B4D8               	btfsc	status,2,c
  2063   001106  EF49  F008         	goto	l1415
  2064   00110A  EF1B  F008         	goto	l162
  2065   00110E                     l1419:
  2066                           
  2067                           ;mcal_layer/gpio/hal_gpio.c: 34:     return RET;
  2068   00110E  502A               	movf	GPIO_PIN_DIRECTION_INITIALIZE@RET^0,w,c
  2069   001110  0012               	return		;funcret
  2070   001112                     __end_of_GPIO_PIN_DIRECTION_INITIALIZE:
  2071                           	callstack 0
  2072                           
  2073                           	psect	smallconst
  2074   001000                     __psmallconst:
  2075                           	callstack 0
  2076   001000  00                 	db	0
  2077   001001  00                 	db	0	; dummy byte at the end
  2078   001000                     __smallconst    set	__psmallconst
  2079   001000                     __mediumconst   set	__psmallconst
  2080   000002                     __activetblptr  equ	2
  2081                           
  2082                           	psect	rparam
  2083   000001                     ___rparam_used  equ	1
  2084   000000                     ___param_bank   equ	0
  2085   000000                     __Lparam        equ	__Lrparam
  2086   000000                     __Hparam        equ	__Hrparam
  2087                           
  2088                           	psect	config
  2089                           
  2090                           ; Padding undefined space
  2091   300000                     	org	3145728
  2092   300000  FF                 	db	255
  2093                           
  2094                           ;Config register CONFIG1H @ 0x300001
  2095                           ;	Oscillator Selection bits
  2096                           ;	OSC = HS, HS oscillator
  2097                           ;	Fail-Safe Clock Monitor Enable bit
  2098                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  2099                           ;	Internal/External Oscillator Switchover bit
  2100                           ;	IESO = OFF, Oscillator Switchover mode disabled
  2101   300001                     	org	3145729
  2102   300001  02                 	db	2
  2103                           
  2104                           ;Config register CONFIG2L @ 0x300002
  2105                           ;	Power-up Timer Enable bit
  2106                           ;	PWRT = OFF, PWRT disabled
  2107                           ;	Brown-out Reset Enable bits
  2108                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  2109                           ;	Brown Out Reset Voltage bits
  2110                           ;	BORV = 1, 
  2111   300002                     	org	3145730
  2112   300002  09                 	db	9
  2113                           
  2114                           ;Config register CONFIG2H @ 0x300003
  2115                           ;	Watchdog Timer Enable bit
  2116                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  2117                           ;	Watchdog Timer Postscale Select bits
  2118                           ;	WDTPS = 32768, 1:32768
  2119   300003                     	org	3145731
  2120   300003  1E                 	db	30
  2121                           
  2122                           ; Padding undefined space
  2123   300004                     	org	3145732
  2124   300004  FF                 	db	255
  2125                           
  2126                           ;Config register CONFIG3H @ 0x300005
  2127                           ;	CCP2 MUX bit
  2128                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  2129                           ;	PORTB A/D Enable bit
  2130                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
  2131                           ;	Low-Power Timer1 Oscillator Enable bit
  2132                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  2133                           ;	MCLR Pin Enable bit
  2134                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  2135   300005                     	org	3145733
  2136   300005  81                 	db	129
  2137                           
  2138                           ;Config register CONFIG4L @ 0x300006
  2139                           ;	Stack Full/Underflow Reset Enable bit
  2140                           ;	STVREN = ON, Stack full/underflow will cause Reset
  2141                           ;	Single-Supply ICSP Enable bit
  2142                           ;	LVP = OFF, Single-Supply ICSP disabled
  2143                           ;	Extended Instruction Set Enable bit
  2144                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  2145                           ;	Background Debugger Enable bit
  2146                           ;	DEBUG = 0x1, unprogrammed default
  2147   300006                     	org	3145734
  2148   300006  81                 	db	129
  2149                           
  2150                           ; Padding undefined space
  2151   300007                     	org	3145735
  2152   300007  FF                 	db	255
  2153                           
  2154                           ;Config register CONFIG5L @ 0x300008
  2155                           ;	Code Protection bit
  2156                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  2157                           ;	Code Protection bit
  2158                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  2159                           ;	Code Protection bit
  2160                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  2161                           ;	Code Protection bit
  2162                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  2163   300008                     	org	3145736
  2164   300008  0F                 	db	15
  2165                           
  2166                           ;Config register CONFIG5H @ 0x300009
  2167                           ;	Boot Block Code Protection bit
  2168                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  2169                           ;	Data EEPROM Code Protection bit
  2170                           ;	CPD = OFF, Data EEPROM not code-protected
  2171   300009                     	org	3145737
  2172   300009  C0                 	db	192
  2173                           
  2174                           ;Config register CONFIG6L @ 0x30000A
  2175                           ;	Write Protection bit
  2176                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  2177                           ;	Write Protection bit
  2178                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  2179                           ;	Write Protection bit
  2180                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  2181                           ;	Write Protection bit
  2182                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  2183   30000A                     	org	3145738
  2184   30000A  0F                 	db	15
  2185                           
  2186                           ;Config register CONFIG6H @ 0x30000B
  2187                           ;	Configuration Register Write Protection bit
  2188                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  2189                           ;	Boot Block Write Protection bit
  2190                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  2191                           ;	Data EEPROM Write Protection bit
  2192                           ;	WRTD = OFF, Data EEPROM not write-protected
  2193   30000B                     	org	3145739
  2194   30000B  E0                 	db	224
  2195                           
  2196                           ;Config register CONFIG7L @ 0x30000C
  2197                           ;	Table Read Protection bit
  2198                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  2199                           ;	Table Read Protection bit
  2200                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  2201                           ;	Table Read Protection bit
  2202                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  2203                           ;	Table Read Protection bit
  2204                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  2205   30000C                     	org	3145740
  2206   30000C  0F                 	db	15
  2207                           
  2208                           ;Config register CONFIG7H @ 0x30000D
  2209                           ;	Boot Block Table Read Protection bit
  2210                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  2211   30000D                     	org	3145741
  2212   30000D  40                 	db	64
  2213                           tosu	equ	0xFFF
  2214                           tosh	equ	0xFFE
  2215                           tosl	equ	0xFFD
  2216                           stkptr	equ	0xFFC
  2217                           pclatu	equ	0xFFB
  2218                           pclath	equ	0xFFA
  2219                           pcl	equ	0xFF9
  2220                           tblptru	equ	0xFF8
  2221                           tblptrh	equ	0xFF7
  2222                           tblptrl	equ	0xFF6
  2223                           tablat	equ	0xFF5
  2224                           prodh	equ	0xFF4
  2225                           prodl	equ	0xFF3
  2226                           indf0	equ	0xFEF
  2227                           postinc0	equ	0xFEE
  2228                           postdec0	equ	0xFED
  2229                           preinc0	equ	0xFEC
  2230                           plusw0	equ	0xFEB
  2231                           fsr0h	equ	0xFEA
  2232                           fsr0l	equ	0xFE9
  2233                           wreg	equ	0xFE8
  2234                           indf1	equ	0xFE7
  2235                           postinc1	equ	0xFE6
  2236                           postdec1	equ	0xFE5
  2237                           preinc1	equ	0xFE4
  2238                           plusw1	equ	0xFE3
  2239                           fsr1h	equ	0xFE2
  2240                           fsr1l	equ	0xFE1
  2241                           bsr	equ	0xFE0
  2242                           indf2	equ	0xFDF
  2243                           postinc2	equ	0xFDE
  2244                           postdec2	equ	0xFDD
  2245                           preinc2	equ	0xFDC
  2246                           plusw2	equ	0xFDB
  2247                           fsr2h	equ	0xFDA
  2248                           fsr2l	equ	0xFD9
  2249                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        35
    BSS         8
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     15      58
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG	PTR const struct . size(1) Largest target is 5
		 -> LED_INTIALIZE@pin_obj(COMRAM[1]), RELAY_INITIALIZE@pin_obj(COMRAM[1]), seg_one(COMRAM[5]), seg_one$SEGMENT_PINS(COMRAM[4]), 

    GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG	PTR const struct . size(1) Largest target is 5
		 -> LED_INTIALIZE@pin_obj(COMRAM[1]), LED_TURN_OFF@pin_obj(COMRAM[1]), LED_TURN_ON@pin_obj(COMRAM[1]), RELAY_INITIALIZE@pin_obj(COMRAM[1]), 
		 -> RELAY_TURN_OFF@pin_obj(COMRAM[1]), RELAY_TURN_ON@pin_obj(COMRAM[1]), seg_one(COMRAM[5]), seg_one$SEGMENT_PINS(COMRAM[4]), 

    LAT_REGISTERS	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BIGSFR[1]), LATB(BIGSFR[1]), LATC(BIGSFR[1]), LATD(BIGSFR[1]), 
		 -> LATE(BIGSFR[1]), 

    PIN_INITIALIZE@_PIN_CONFIG	PTR const struct . size(1) Largest target is 5
		 -> LED_INTIALIZE@pin_obj(COMRAM[1]), RELAY_INITIALIZE@pin_obj(COMRAM[1]), seg_one(COMRAM[5]), seg_one$SEGMENT_PINS(COMRAM[4]), 

    PORT_REGISTERS	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BIGSFR[1]), PORTB(BIGSFR[1]), PORTC(BIGSFR[1]), PORTD(BIGSFR[1]), 
		 -> PORTE(BIGSFR[1]), 

    SEVEN_SEGMENT_INITIALIZE@_seg	PTR const struct . size(1) Largest target is 5
		 -> seg_one(COMRAM[5]), 

    SEVEN_SEGMENT_WRITE_NUMBER@_seg	PTR const struct . size(1) Largest target is 5
		 -> seg_one(COMRAM[5]), 

    TRIS_REGISTERS	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BIGSFR[1]), TRISB(BIGSFR[1]), TRISC(BIGSFR[1]), TRISD(BIGSFR[1]), 
		 -> TRISE(BIGSFR[1]), 


Critical Paths under _main in COMRAM

    _SEVEN_SEGMENT_WRITE_NUMBER->_GPIO_PIN_WRITE_LOGIC
    _APPLICATION_INITIALIZE->_SEVEN_SEGMENT_INITIALIZE
    _SEVEN_SEGMENT_INITIALIZE->_PIN_INITIALIZE
    _PIN_INITIALIZE->_GPIO_PIN_WRITE_LOGIC

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0    1119
                                             13 COMRAM     2     2      0
             _APPLICATION_INITIALIZE
         _SEVEN_SEGMENT_WRITE_NUMBER
 ---------------------------------------------------------------------------------
 (1) _SEVEN_SEGMENT_WRITE_NUMBER                           3     1      2     459
                                              8 COMRAM     3     1      2
               _GPIO_PIN_WRITE_LOGIC
 ---------------------------------------------------------------------------------
 (1) _APPLICATION_INITIALIZE                               1     1      0     658
           _SEVEN_SEGMENT_INITIALIZE
 ---------------------------------------------------------------------------------
 (2) _SEVEN_SEGMENT_INITIALIZE                             2     1      1     657
                                             11 COMRAM     2     1      1
                     _PIN_INITIALIZE
 ---------------------------------------------------------------------------------
 (3) _PIN_INITIALIZE                                       3     2      1     534
                                              8 COMRAM     3     2      1
      _GPIO_PIN_DIRECTION_INITIALIZE
               _GPIO_PIN_WRITE_LOGIC
 ---------------------------------------------------------------------------------
 (4) _GPIO_PIN_WRITE_LOGIC                                 8     6      2     209
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (4) _GPIO_PIN_DIRECTION_INITIALIZE                        7     6      1     181
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 4
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _APPLICATION_INITIALIZE
     _SEVEN_SEGMENT_INITIALIZE
       _PIN_INITIALIZE
         _GPIO_PIN_DIRECTION_INITIALIZE
         _GPIO_PIN_WRITE_LOGIC
   _SEVEN_SEGMENT_WRITE_NUMBER
     _GPIO_PIN_WRITE_LOGIC

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            3967      0       0      0.0%
BITBANK14          256      0       0      0.0%
BANK14             256      0       0      0.0%
BITBANK13          256      0       0      0.0%
BANK13             256      0       0      0.0%
BITBANK12          256      0       0      0.0%
BANK12             256      0       0      0.0%
BITBANK11          256      0       0      0.0%
BANK11             256      0       0      0.0%
BITBANK10          256      0       0      0.0%
BANK10             256      0       0      0.0%
BITBANK9           256      0       0      0.0%
BANK9              256      0       0      0.0%
BITBANK8           256      0       0      0.0%
BANK8              256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BANK7              256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BANK6              256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0       0      0.0%
BITBANK1           256      0       0      0.0%
BANK1              256      0       0      0.0%
BITBANK15          128      0       0      0.0%
BANK15             128      0       0      0.0%
BITBANK0           128      0       0      0.0%
BANK0              128      0       0      0.0%
BITCOMRAM          127      0       0      0.0%
COMRAM             127     15      58     45.7%
BITBIGSFRh         118      0       0      0.0%
BITBIGSFRl           4      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0      58      0.0%


Microchip Technology PIC18 Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Sat Oct 25 22:40:03 2025

                  ??_GPIO_PIN_WRITE_LOGIC 0026                                       l121 1296  
                                     l116 1376                                       l207 12C8  
                                     l209 12F2                                       l162 1036  
                                     l181 1146                                       l169 1110  
                                     l259 13DA                                       l188 121E  
                          _PIN_INITIALIZE 1298                                       u600 1036  
                                     u601 1032                                       u700 1346  
                                     u701 1342                                       u630 10F8  
                                     u614 105A                                       u710 1230  
                                     u631 10F2                                       u615 1056  
                                     u711 122C                                       u624 10B0  
                                     u640 1126                                       u720 1240  
                                     u625 10AC                                       u641 1122  
                                     u721 123C                                       u650 1146  
                                     u651 1142                                       u636 10FA  
                                     u900 132E                                       u901 132A  
                                     u590 1016                                       u591 1012  
                                     u664 116A                                       u680 12A8  
                                     u665 1166                                       u681 12A4  
                                     u674 11C0                                       u690 12C8  
                                     u675 11BC                                       u691 12C4  
                                     u917 1310                                       wreg 0FE8  
                                    l1411 1016                                      l1413 103C  
                                    l1415 1092                                      l1431 11F2  
                                    l1423 1112                                      l1417 10E2  
                                    l1409 1002                                      l1433 121C  
                                    l1425 1126                                      l1441 1298  
                                    l1419 110E                                      l1427 114C  
                                    l1443 12A8                                      l1451 1336  
                                    l1429 11A2                                      l1445 12CE  
                                    l1453 1346                                      l1461 1230  
                                    l1621 12F4                                      l1447 12F0  
                                    l1455 134A                                      l1471 13D2  
                                    l1463 1240                                      l1631 12FA  
                                    l1623 12F4                                      l1473 13D2  
                                    l1465 1246                                      l1633 1306  
                                    l1625 12F8                                      l1643 1206  
                                    l1467 1294                                      l1459 1220  
                                    l1635 131C                                      l1637 131E  
                                    _LATA 0F89                                      _LATB 0F8A  
                                    _LATC 0F8B                                      _LATD 0F8C  
                                    _LATE 0F8D                                      _main 12F4  
                                    fsr2h 0FDA                                      indf2 0FDF  
                                    fsr1l 0FE1                                      fsr2l 0FD9  
                                    prodl 0FF3                                      start FFFC  
                            ___param_bank 0000                    __end_of_PIN_INITIALIZE 12F4  
                                   ?_main 0024                             _LAT_REGISTERS 000B  
                                   _PORTA 0F80                                     _PORTB 0F81  
                                   _PORTC 0F82                                     _PORTD 0F83  
                                   _PORTE 0F84                                     _TRISA 0F92  
                                   _TRISB 0F93                                     _TRISC 0F94  
                                   _TRISD 0F95                                     _TRISE 0F96  
                                   tablat 0FF5                                     status 0FD8  
                  _APPLICATION_INITIALIZE 13D2                           __initialization 1378  
                            __end_of_main 1336                           ?_PIN_INITIALIZE 002C  
            SEVEN_SEGMENT_INITIALIZE@_seg 002F                                    ??_main 0031  
                           __activetblptr 0002              ??_SEVEN_SEGMENT_WRITE_NUMBER 002E  
                                  clear_0 139E                                    isa$std 0001  
                            __pdataCOMRAM 0001                              __mediumconst 1000  
                                  tblptrh 0FF7                                    tblptrl 0FF6  
                                  tblptru 0FF8                                __accesstop 0080  
                 __end_of__initialization 13A4                             ___rparam_used 0001  
               ?_SEVEN_SEGMENT_INITIALIZE 002F                            __pcstackCOMRAM 0024  
          ?_GPIO_PIN_DIRECTION_INITIALIZE 0024                 PIN_INITIALIZE@_PIN_CONFIG 002C  
                        LED_TURN_ON@F3184 0039          GPIO_PIN_DIRECTION_INITIALIZE@RET 002A  
      __end_of_SEVEN_SEGMENT_WRITE_NUMBER 1298                _SEVEN_SEGMENT_WRITE_NUMBER 1220  
                     RELAY_TURN_OFF@F3183 0034                   ?_APPLICATION_INITIALIZE 0024  
                                 __Hparam 0000                                   __Lparam 0000  
                        ??_PIN_INITIALIZE 002D                              __psmallconst 1000  
                                 __pcinit 1378                                   __ramtop 1000  
                                 __ptext0 12F4                                   __ptext1 1220  
                                 __ptext2 13D2                                   __ptext3 1336  
                                 __ptext4 1298                                   __ptext5 1112  
                                 __ptext6 1002                                   _counter 0033  
                                 _seg_one 001F                      end_of_initialization 13A4  
          __end_of_APPLICATION_INITIALIZE 13DC                             __Lmediumconst 0000  
                                 postdec1 0FE5                                   postdec2 0FDD  
                                 postinc0 0FEE                                   postinc2 0FDE  
        __end_of_SEVEN_SEGMENT_INITIALIZE 1378            SEVEN_SEGMENT_WRITE_NUMBER@_seg 002C  
                    LED_TURN_TOGGLE@F3194 0037                             __pidataCOMRAM 13AE  
                     start_initialization 1378                            _PORT_REGISTERS 0001  
         ??_GPIO_PIN_DIRECTION_INITIALIZE 0025               ?_SEVEN_SEGMENT_WRITE_NUMBER 002C  
                             __pbssCOMRAM 0033          SEVEN_SEGMENT_WRITE_NUMBER@number 002D  
                       LED_TURN_OFF@F3189 0038                  _SEVEN_SEGMENT_INITIALIZE 1336  
            __end_of_GPIO_PIN_WRITE_LOGIC 1220  GPIO_PIN_DIRECTION_INITIALIZE@_PIN_CONFIG 0024  
                       PIN_INITIALIZE@RET 002E                               __smallconst 1000  
                      RELAY_TURN_ON@F3178 0035           GPIO_PIN_WRITE_LOGIC@_PIN_CONFIG 0024  
   __end_of_GPIO_PIN_DIRECTION_INITIALIZE 1112             _GPIO_PIN_DIRECTION_INITIALIZE 1002  
                               copy_data0 138C               SEVEN_SEGMENT_INITIALIZE@RET 0030  
               GPIO_PIN_WRITE_LOGIC@LOGIC 0025                                  __Hrparam 0000  
                 GPIO_PIN_WRITE_LOGIC@RET 002B                                  __Lrparam 0000  
                    _GPIO_PIN_WRITE_LOGIC 1112                        LED_INTIALIZE@F3179 003A  
                                isa$xinst 0000                     ?_GPIO_PIN_WRITE_LOGIC 0024  
                ??_APPLICATION_INITIALIZE 0031                ??_SEVEN_SEGMENT_INITIALIZE 0030  
           SEVEN_SEGMENT_WRITE_NUMBER@RET 002E                            _TRIS_REGISTERS 0015  
                   RELAY_INITIALIZE@F3173 0036  
