{"vcs1":{"timestamp_begin":1674604954.116919737, "rt":0.46, "ut":0.16, "st":0.18}}
{"vcselab":{"timestamp_begin":1674604954.687252530, "rt":0.45, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1674604955.247484985, "rt":0.55, "ut":0.23, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1674604953.649103358}
{"VCS_COMP_START_TIME": 1674604953.649103358}
{"VCS_COMP_END_TIME": 1674604955.933219970}
{"VCS_USER_OPTIONS": "-sverilog lab0.sv"}
{"vcs1": {"peak_mem": 336168}}
{"stitch_vcselab": {"peak_mem": 222548}}
