============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Wed Aug 14 19:22:59 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.629162s wall, 3.338421s user + 0.249602s system = 3.588023s CPU (98.9%)

RUN-1004 : used memory is 258 MB, reserved memory is 237 MB, peak memory is 258 MB
GUI-8501 ERROR: Bit file code (0000101101111000) does not match with the chipwatcher's (0001110000011001).
GUI-1001 : User opens chip watcher ...
GUI-001 : Delete clk25m successfully
GUI-1001 : User closes chip watcher ...
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.210832s wall, 3.120020s user + 0.046800s system = 3.166820s CPU (98.6%)

RUN-1004 : used memory is 285 MB, reserved memory is 256 MB, peak memory is 306 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 32 trigger nets, 76 data nets.
KIT-1004 : Chipwatcher code = 1010000010000001
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6360/120 useful/useless nets, 2688/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 6157/203 useful/useless nets, 2485/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6157/0 useful/useless nets, 2485/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.611943s wall, 2.698817s user + 0.031200s system = 2.730018s CPU (104.5%)

RUN-1004 : used memory is 303 MB, reserved memory is 272 MB, peak memory is 306 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6194/0 useful/useless nets, 2526/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6185/0 useful/useless nets, 2517/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6337/0 useful/useless nets, 2669/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 6305/0 useful/useless nets, 2637/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 6512/6 useful/useless nets, 2844/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27935, tnet num: 6513, tinst num: 2839, tnode num: 36817, tedge num: 48367.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6513 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6370/0 useful/useless nets, 2702/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1088 nodes)...
SYN-4005 : Packed 45 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 278/2478 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.596881s wall, 2.698817s user + 0.140401s system = 2.839218s CPU (109.3%)

RUN-1004 : used memory is 401 MB, reserved memory is 367 MB, peak memory is 403 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.505472s wall, 5.709637s user + 0.202801s system = 5.912438s CPU (107.4%)

RUN-1004 : used memory is 401 MB, reserved memory is 367 MB, peak memory is 403 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (93 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2315 instances
RUN-1001 : 1103 mslices, 1103 lslices, 98 pads, 5 brams, 0 dsps
RUN-1001 : There are total 6178 nets
RUN-1001 : 3117 nets have 2 pins
RUN-1001 : 2320 nets have [3 - 5] pins
RUN-1001 : 516 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2313 instances, 2206 slices, 42 macros(401 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26593, tnet num: 6176, tinst num: 2313, tnode num: 32594, tedge num: 44672.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.248287s wall, 1.341609s user + 0.015600s system = 1.357209s CPU (108.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 978143
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.409107
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 599380, overlap = 217.5
PHY-3002 : Step(2): len = 418997, overlap = 294.25
PHY-3002 : Step(3): len = 341508, overlap = 311.25
PHY-3002 : Step(4): len = 250890, overlap = 345.5
PHY-3002 : Step(5): len = 205274, overlap = 362.5
PHY-3002 : Step(6): len = 181836, overlap = 370
PHY-3002 : Step(7): len = 149972, overlap = 388.75
PHY-3002 : Step(8): len = 132734, overlap = 398.25
PHY-3002 : Step(9): len = 115757, overlap = 406.5
PHY-3002 : Step(10): len = 105010, overlap = 411.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0402e-06
PHY-3002 : Step(11): len = 102678, overlap = 411.25
PHY-3002 : Step(12): len = 101844, overlap = 410.75
PHY-3002 : Step(13): len = 103766, overlap = 406.25
PHY-3002 : Step(14): len = 102935, overlap = 400.25
PHY-3002 : Step(15): len = 105416, overlap = 387
PHY-3002 : Step(16): len = 106102, overlap = 379
PHY-3002 : Step(17): len = 107553, overlap = 376.75
PHY-3002 : Step(18): len = 109290, overlap = 374.75
PHY-3002 : Step(19): len = 110969, overlap = 374.25
PHY-3002 : Step(20): len = 110606, overlap = 374
PHY-3002 : Step(21): len = 110960, overlap = 373.25
PHY-3002 : Step(22): len = 110578, overlap = 372.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.0804e-06
PHY-3002 : Step(23): len = 110556, overlap = 372.5
PHY-3002 : Step(24): len = 111618, overlap = 372
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.81324e-06
PHY-3002 : Step(25): len = 111852, overlap = 371
PHY-3002 : Step(26): len = 115314, overlap = 362
PHY-3002 : Step(27): len = 128155, overlap = 307
PHY-3002 : Step(28): len = 127597, overlap = 300
PHY-3002 : Step(29): len = 127096, overlap = 301.75
PHY-3002 : Step(30): len = 127372, overlap = 301.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.62648e-06
PHY-3002 : Step(31): len = 128673, overlap = 299.25
PHY-3002 : Step(32): len = 133249, overlap = 293.75
PHY-3002 : Step(33): len = 140569, overlap = 280.75
PHY-3002 : Step(34): len = 139949, overlap = 278.5
PHY-3002 : Step(35): len = 139546, overlap = 278.25
PHY-3002 : Step(36): len = 139951, overlap = 277.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.04152e-05
PHY-3002 : Step(37): len = 140275, overlap = 276.75
PHY-3002 : Step(38): len = 141802, overlap = 275.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.25955e-05
PHY-3002 : Step(39): len = 141924, overlap = 274.5
PHY-3002 : Step(40): len = 145273, overlap = 266
PHY-3002 : Step(41): len = 149716, overlap = 253.25
PHY-3002 : Step(42): len = 153727, overlap = 247
PHY-3002 : Step(43): len = 154942, overlap = 237.25
PHY-3002 : Step(44): len = 157220, overlap = 212.5
PHY-3002 : Step(45): len = 158365, overlap = 202.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.5191e-05
PHY-3002 : Step(46): len = 158871, overlap = 201
PHY-3002 : Step(47): len = 162997, overlap = 198.5
PHY-3002 : Step(48): len = 164777, overlap = 200
PHY-3002 : Step(49): len = 167342, overlap = 201.75
PHY-3002 : Step(50): len = 167455, overlap = 200.5
PHY-3002 : Step(51): len = 168352, overlap = 200.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.03821e-05
PHY-3002 : Step(52): len = 168647, overlap = 199
PHY-3002 : Step(53): len = 169930, overlap = 199.25
PHY-3002 : Step(54): len = 172681, overlap = 196.5
PHY-3002 : Step(55): len = 179039, overlap = 191.5
PHY-3002 : Step(56): len = 179283, overlap = 189.5
PHY-3002 : Step(57): len = 178974, overlap = 190.75
PHY-3002 : Step(58): len = 179003, overlap = 189.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 9.78023e-05
PHY-3002 : Step(59): len = 179742, overlap = 189.25
PHY-3002 : Step(60): len = 180197, overlap = 188.75
PHY-3002 : Step(61): len = 181204, overlap = 186
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004564s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (341.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.409107
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.218744s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (99.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.723558s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (110.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06267e-05
PHY-3002 : Step(62): len = 186916, overlap = 167.25
PHY-3002 : Step(63): len = 186595, overlap = 159.75
PHY-3002 : Step(64): len = 185987, overlap = 169
PHY-3002 : Step(65): len = 182511, overlap = 179.25
PHY-3002 : Step(66): len = 177419, overlap = 181
PHY-3002 : Step(67): len = 173424, overlap = 182.75
PHY-3002 : Step(68): len = 169711, overlap = 188.5
PHY-3002 : Step(69): len = 168054, overlap = 193.5
PHY-3002 : Step(70): len = 167352, overlap = 197.25
PHY-3002 : Step(71): len = 166629, overlap = 199.25
PHY-3002 : Step(72): len = 166413, overlap = 197.75
PHY-3002 : Step(73): len = 166548, overlap = 194.5
PHY-3002 : Step(74): len = 166044, overlap = 196.75
PHY-3002 : Step(75): len = 166159, overlap = 197.5
PHY-3002 : Step(76): len = 165375, overlap = 201
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12533e-05
PHY-3002 : Step(77): len = 170016, overlap = 193.75
PHY-3002 : Step(78): len = 177073, overlap = 180
PHY-3002 : Step(79): len = 176098, overlap = 178
PHY-3002 : Step(80): len = 175725, overlap = 176.5
PHY-3002 : Step(81): len = 176253, overlap = 172.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.03207e-05
PHY-3002 : Step(82): len = 184209, overlap = 150.75
PHY-3002 : Step(83): len = 190607, overlap = 138.75
PHY-3002 : Step(84): len = 189213, overlap = 131.25
PHY-3002 : Step(85): len = 189728, overlap = 126.5
PHY-3002 : Step(86): len = 190733, overlap = 123.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.77287e-05
PHY-3002 : Step(87): len = 197120, overlap = 117.5
PHY-3002 : Step(88): len = 200310, overlap = 122.5
PHY-3002 : Step(89): len = 202324, overlap = 115
PHY-3002 : Step(90): len = 202628, overlap = 117.75
PHY-3002 : Step(91): len = 203006, overlap = 117.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000155457
PHY-3002 : Step(92): len = 206818, overlap = 119.75
PHY-3002 : Step(93): len = 209196, overlap = 119.25
PHY-3002 : Step(94): len = 210869, overlap = 114.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.409107
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.144961s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (104.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.736591s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (114.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.2092e-05
PHY-3002 : Step(95): len = 218353, overlap = 190.75
PHY-3002 : Step(96): len = 218236, overlap = 192.75
PHY-3002 : Step(97): len = 212771, overlap = 199
PHY-3002 : Step(98): len = 206788, overlap = 196.5
PHY-3002 : Step(99): len = 201600, overlap = 200.5
PHY-3002 : Step(100): len = 196774, overlap = 214.25
PHY-3002 : Step(101): len = 191684, overlap = 218.5
PHY-3002 : Step(102): len = 187781, overlap = 224
PHY-3002 : Step(103): len = 185594, overlap = 225.75
PHY-3002 : Step(104): len = 184087, overlap = 228
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144184
PHY-3002 : Step(105): len = 191504, overlap = 213.25
PHY-3002 : Step(106): len = 196456, overlap = 199.5
PHY-3002 : Step(107): len = 197430, overlap = 198
PHY-3002 : Step(108): len = 197936, overlap = 196.25
PHY-3002 : Step(109): len = 199109, overlap = 191
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000283895
PHY-3002 : Step(110): len = 204668, overlap = 188
PHY-3002 : Step(111): len = 208178, overlap = 178
PHY-3002 : Step(112): len = 212179, overlap = 177.5
PHY-3002 : Step(113): len = 212450, overlap = 177
PHY-3002 : Step(114): len = 212466, overlap = 172.25
PHY-3002 : Step(115): len = 212935, overlap = 172.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000528141
PHY-3002 : Step(116): len = 216537, overlap = 167
PHY-3002 : Step(117): len = 218675, overlap = 163.25
PHY-3002 : Step(118): len = 220997, overlap = 162
PHY-3002 : Step(119): len = 222570, overlap = 160.75
PHY-3002 : Step(120): len = 223026, overlap = 159.5
PHY-3002 : Step(121): len = 223618, overlap = 161.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0010171
PHY-3002 : Step(122): len = 226194, overlap = 162
PHY-3002 : Step(123): len = 227652, overlap = 159
PHY-3002 : Step(124): len = 228399, overlap = 161.25
PHY-3002 : Step(125): len = 229293, overlap = 161
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00175097
PHY-3002 : Step(126): len = 230595, overlap = 162.75
PHY-3002 : Step(127): len = 232128, overlap = 158
PHY-3002 : Step(128): len = 232588, overlap = 160
PHY-3002 : Step(129): len = 233284, overlap = 158
PHY-3002 : Step(130): len = 233876, overlap = 160.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00261215
PHY-3002 : Step(131): len = 234572, overlap = 160.5
PHY-3002 : Step(132): len = 235496, overlap = 163
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00321989
PHY-3002 : Step(133): len = 235816, overlap = 164.25
PHY-3002 : Step(134): len = 236812, overlap = 161.75
PHY-3002 : Step(135): len = 237305, overlap = 160.5
PHY-3002 : Step(136): len = 237805, overlap = 159.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00412531
PHY-3002 : Step(137): len = 238127, overlap = 158.25
PHY-3002 : Step(138): len = 239065, overlap = 156.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00472065
PHY-3002 : Step(139): len = 239174, overlap = 156.25
PHY-3002 : Step(140): len = 239958, overlap = 158
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00499075
PHY-3002 : Step(141): len = 240079, overlap = 157.5
PHY-3002 : Step(142): len = 240628, overlap = 158.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00606981
PHY-3002 : Step(143): len = 240760, overlap = 157.5
PHY-3002 : Step(144): len = 241186, overlap = 157.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00683988
PHY-3002 : Step(145): len = 241330, overlap = 157.25
PHY-3002 : Step(146): len = 241855, overlap = 158
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00713444
PHY-3002 : Step(147): len = 241939, overlap = 157
PHY-3002 : Step(148): len = 242314, overlap = 157
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00801454
PHY-3002 : Step(149): len = 242407, overlap = 157.25
PHY-3002 : Step(150): len = 242919, overlap = 156.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.220916s wall, 0.156001s user + 0.140401s system = 0.296402s CPU (134.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.409107
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.201250s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (105.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.768120s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (115.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000734187
PHY-3002 : Step(151): len = 261038, overlap = 118
PHY-3002 : Step(152): len = 257672, overlap = 119
PHY-3002 : Step(153): len = 253054, overlap = 117.5
PHY-3002 : Step(154): len = 249026, overlap = 120.5
PHY-3002 : Step(155): len = 244596, overlap = 124
PHY-3002 : Step(156): len = 242577, overlap = 131.25
PHY-3002 : Step(157): len = 240183, overlap = 130.5
PHY-3002 : Step(158): len = 238300, overlap = 135.5
PHY-3002 : Step(159): len = 236825, overlap = 135.75
PHY-3002 : Step(160): len = 235901, overlap = 134.25
PHY-3002 : Step(161): len = 235157, overlap = 133.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00140305
PHY-3002 : Step(162): len = 237076, overlap = 131.75
PHY-3002 : Step(163): len = 237507, overlap = 132
PHY-3002 : Step(164): len = 238121, overlap = 133.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00226813
PHY-3002 : Step(165): len = 239111, overlap = 130.5
PHY-3002 : Step(166): len = 240046, overlap = 127.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.002994
PHY-3002 : Step(167): len = 240394, overlap = 126
PHY-3002 : Step(168): len = 241933, overlap = 126
PHY-3002 : Step(169): len = 242585, overlap = 123.75
PHY-3002 : Step(170): len = 242758, overlap = 126
PHY-3002 : Step(171): len = 243121, overlap = 125.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00426096
PHY-3002 : Step(172): len = 243489, overlap = 124.5
PHY-3002 : Step(173): len = 244372, overlap = 124.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00524441
PHY-3002 : Step(174): len = 244505, overlap = 124
PHY-3002 : Step(175): len = 245366, overlap = 124.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00538487
PHY-3002 : Step(176): len = 245459, overlap = 124
PHY-3002 : Step(177): len = 246051, overlap = 125.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00601594
PHY-3002 : Step(178): len = 246145, overlap = 124.5
PHY-3002 : Step(179): len = 246502, overlap = 123.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00710046
PHY-3002 : Step(180): len = 246628, overlap = 123.25
PHY-3002 : Step(181): len = 247154, overlap = 125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00775667
PHY-3002 : Step(182): len = 247213, overlap = 125.5
PHY-3002 : Step(183): len = 247578, overlap = 124
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00850578
PHY-3002 : Step(184): len = 247658, overlap = 125.25
PHY-3002 : Step(185): len = 247959, overlap = 125.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00929658
PHY-3002 : Step(186): len = 248041, overlap = 126.25
PHY-3002 : Step(187): len = 248300, overlap = 127
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00955255
PHY-3002 : Step(188): len = 248362, overlap = 126.75
PHY-3002 : Step(189): len = 248657, overlap = 126
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00984483
PHY-3002 : Step(190): len = 248713, overlap = 126.25
PHY-3002 : Step(191): len = 248922, overlap = 125.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0101744
PHY-3002 : Step(192): len = 248945, overlap = 126
PHY-3002 : Step(193): len = 249222, overlap = 126.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.0105308
PHY-3002 : Step(194): len = 249222, overlap = 126.75
PHY-3002 : Step(195): len = 249498, overlap = 128.75
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0108453
PHY-3002 : Step(196): len = 249495, overlap = 127.75
PHY-3002 : Step(197): len = 249575, overlap = 127.75
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.0128164
PHY-3002 : Step(198): len = 249838, overlap = 125.25
PHY-3002 : Step(199): len = 249879, overlap = 125.5
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.0135947
PHY-3002 : Step(200): len = 249958, overlap = 126.25
PHY-3002 : Step(201): len = 250054, overlap = 127
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027337s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (57.1%)

PHY-3001 : Legalized: Len = 272070, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 750 tiles.
PHY-3001 : 57 instances has been re-located, deltaX = 95, deltaY = 51.
PHY-3001 : Final: Len = 274289, Over = 0
RUN-1003 : finish command "place" in  29.279597s wall, 42.463472s user + 2.355615s system = 44.819087s CPU (153.1%)

RUN-1004 : used memory is 417 MB, reserved memory is 382 MB, peak memory is 418 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3037 to 2310
PHY-1001 : Pin misalignment score is improved from 2310 to 2272
PHY-1001 : Pin misalignment score is improved from 2272 to 2263
PHY-1001 : Pin misalignment score is improved from 2263 to 2263
PHY-1001 : Pin local connectivity score is improved from 265 to 0
PHY-1001 : Pin misalignment score is improved from 2380 to 2317
PHY-1001 : Pin misalignment score is improved from 2317 to 2311
PHY-1001 : Pin misalignment score is improved from 2311 to 2311
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  3.052607s wall, 3.026419s user + 0.031200s system = 3.057620s CPU (100.2%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2315 instances
RUN-1001 : 1103 mslices, 1103 lslices, 98 pads, 5 brams, 0 dsps
RUN-1001 : There are total 6178 nets
RUN-1001 : 3117 nets have 2 pins
RUN-1001 : 2320 nets have [3 - 5] pins
RUN-1001 : 516 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 142 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 345304, over cnt = 1867(23%), over = 3777, worst = 14
PHY-1002 : len = 353840, over cnt = 1622(20%), over = 2708, worst = 7
PHY-1002 : len = 362936, over cnt = 1550(19%), over = 2240, worst = 6
PHY-1002 : len = 389096, over cnt = 1244(15%), over = 1407, worst = 5
PHY-1002 : len = 409408, over cnt = 1041(12%), over = 1096, worst = 4
PHY-1002 : len = 423888, over cnt = 951(11%), over = 990, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26593, tnet num: 6176, tinst num: 2313, tnode num: 32594, tedge num: 44672.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 74 out of 6178 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.535718s wall, 5.631636s user + 0.046800s system = 5.678436s CPU (102.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.197451s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 62024, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 0.824328s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (102.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 61928, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.016682s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 61808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.006054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 728224, over cnt = 2453(1%), over = 2525, worst = 3
PHY-1001 : End Routed; 30.840647s wall, 36.301433s user + 0.218401s system = 36.519834s CPU (118.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 657080, over cnt = 1415(0%), over = 1421, worst = 2
PHY-1001 : End DR Iter 1; 17.780153s wall, 18.548519s user + 0.187201s system = 18.735720s CPU (105.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 644136, over cnt = 701(0%), over = 703, worst = 2
PHY-1001 : End DR Iter 2; 7.886919s wall, 8.377254s user + 0.078001s system = 8.455254s CPU (107.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 648208, over cnt = 265(0%), over = 265, worst = 1
PHY-1001 : End DR Iter 3; 1.996360s wall, 1.996813s user + 0.015600s system = 2.012413s CPU (100.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 653816, over cnt = 99(0%), over = 99, worst = 1
PHY-1001 : End DR Iter 4; 1.433535s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (100.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 657840, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 5; 1.031127s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (99.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 659600, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 6; 1.059857s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (104.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 660192, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 7; 1.770553s wall, 2.449216s user + 0.078001s system = 2.527216s CPU (142.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 660504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 8; 1.557969s wall, 1.544410s user + 0.046800s system = 1.591210s CPU (102.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 660504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 9; 1.612524s wall, 2.215214s user + 0.171601s system = 2.386815s CPU (148.0%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 660504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 10; 1.429474s wall, 1.544410s user + 0.015600s system = 1.560010s CPU (109.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 660504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 9; 1.633240s wall, 2.152814s user + 0.296402s system = 2.449216s CPU (150.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 660504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 10; 1.492006s wall, 1.872012s user + 0.031200s system = 1.903212s CPU (127.6%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 660504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 11; 1.440563s wall, 1.622410s user + 0.031200s system = 1.653611s CPU (114.8%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 660504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 12; 1.454247s wall, 1.482009s user + 0.015600s system = 1.497610s CPU (103.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 660504, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 13; 1.402573s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (99.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 660576, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.310964s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (100.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 660656, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.355342s wall, 2.308815s user + 0.000000s system = 2.308815s CPU (98.0%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 660640, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 0.871453s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (100.2%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 660640, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.094561s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (102.6%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 660672, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 660672
PHY-1001 : End DC Iter 5; 0.397721s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (98.1%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  93.043879s wall, 102.211855s user + 1.419609s system = 103.631464s CPU (111.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  101.768144s wall, 110.994711s user + 1.497610s system = 112.492321s CPU (110.5%)

RUN-1004 : used memory is 540 MB, reserved memory is 505 MB, peak memory is 574 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4227   out of   4480   94.35%
#reg                 2922   out of   4480   65.22%
#le                  4391
  #lut only          1469   out of   4391   33.45%
  #reg only           164   out of   4391    3.73%
  #lut&reg           2758   out of   4391   62.81%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.679226s wall, 2.511616s user + 0.156001s system = 2.667617s CPU (99.6%)

RUN-1004 : used memory is 540 MB, reserved memory is 505 MB, peak memory is 574 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26593, tnet num: 6176, tinst num: 2314, tnode num: 32594, tedge num: 44672.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6176 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.890530s wall, 3.806424s user + 0.093601s system = 3.900025s CPU (100.2%)

RUN-1004 : used memory is 598 MB, reserved memory is 563 MB, peak memory is 598 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010000111010000010000001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2316
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6178, pip num: 59693
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 944 valid insts, and 167019 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010000111010000010000001 -f Quick_Start.btc" in  12.442145s wall, 23.259749s user + 0.093601s system = 23.353350s CPU (187.7%)

RUN-1004 : used memory is 623 MB, reserved memory is 588 MB, peak memory is 631 MB
GUI-8501 ERROR: Bit file code (0000101101111000) does not match with the chipwatcher's (1010000010000001).
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.678783s wall, 0.702005s user + 0.374402s system = 1.076407s CPU (16.1%)

RUN-1004 : used memory is 666 MB, reserved memory is 631 MB, peak memory is 666 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.223404s wall, 1.716011s user + 0.483603s system = 2.199614s CPU (26.7%)

RUN-1004 : used memory is 656 MB, reserved memory is 620 MB, peak memory is 666 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000010110101100
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x76_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x76_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x76_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x76_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x76_sub_000000_064
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9955/244 useful/useless nets, 9091/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 3345 better
SYN-1014 : Optimize round 2
SYN-1032 : 8562/3049 useful/useless nets, 7698/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 8562/0 useful/useless nets, 7698/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.114825s wall, 3.182420s user + 0.062400s system = 3.244821s CPU (104.2%)

RUN-1004 : used memory is 409 MB, reserved memory is 381 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4282
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                24
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1388   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.369132s wall, 1.294808s user + 0.078001s system = 1.372809s CPU (100.3%)

RUN-1004 : used memory is 415 MB, reserved memory is 385 MB, peak memory is 666 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8725/0 useful/useless nets, 7862/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11181/0 useful/useless nets, 10318/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 11179/0 useful/useless nets, 10316/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12027/0 useful/useless nets, 11164/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 44670, tnet num: 12018, tinst num: 11139, tnode num: 84245, tedge num: 85188.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.584258s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (89.6%)

RUN-1004 : used memory is 504 MB, reserved memory is 470 MB, peak memory is 666 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3128 (4.08), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3127 (4.08), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3127 (4.08), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.51 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6742 instances into 3127 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8380/0 useful/useless nets, 7517/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2878 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3127 LUT to BLE ...
SYN-4008 : Packed 3127 LUT and 1424 SEQ to BLE.
SYN-4003 : Packing 1454 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1454 nodes)...
SYN-4004 : #1: Packed 486 SEQ (75016 nodes)...
SYN-4004 : #2: Packed 1238 SEQ (1144063 nodes)...
SYN-4004 : #3: Packed 1450 SEQ (141342 nodes)...
SYN-4004 : #4: Packed 1454 SEQ (199 nodes)...
SYN-4004 : #5: Packed 1454 SEQ (0 nodes)...
SYN-4005 : Packed 1454 SEQ with LUT/SLICE
SYN-4006 : 271 single LUT's are left
SYN-4006 : 1454 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3127/4111 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4006   out of   4480   89.42%
#reg                 2878   out of   4480   64.24%
#le                  4006
  #lut only          1128   out of   4006   28.16%
  #reg only             0   out of   4006    0.00%
  #lut&reg           2878   out of   4006   71.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4006  |4006  |2878  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.854163s wall, 17.113310s user + 0.296402s system = 17.409712s CPU (97.5%)

RUN-1004 : used memory is 506 MB, reserved memory is 485 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.472141s wall, 2.386815s user + 0.078001s system = 2.464816s CPU (99.7%)

RUN-1004 : used memory is 510 MB, reserved memory is 488 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 32 trigger nets, 76 data nets.
KIT-1004 : Chipwatcher code = 1010000010000001
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7098/120 useful/useless nets, 3257/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 6895/203 useful/useless nets, 3054/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6895/0 useful/useless nets, 3054/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.920226s wall, 3.806424s user + 0.000000s system = 3.806424s CPU (97.1%)

RUN-1004 : used memory is 510 MB, reserved memory is 489 MB, peak memory is 666 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6932/0 useful/useless nets, 3095/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6923/0 useful/useless nets, 3086/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7075/0 useful/useless nets, 3238/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 7043/0 useful/useless nets, 3206/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 7250/6 useful/useless nets, 3413/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 29662, tnet num: 7251, tinst num: 3408, tnode num: 39974, tedge num: 51528.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7108/0 useful/useless nets, 3271/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (3897 nodes)...
SYN-4004 : #2: Packed 63 SEQ (22494 nodes)...
SYN-4004 : #3: Packed 97 SEQ (32503 nodes)...
SYN-4004 : #4: Packed 104 SEQ (15080 nodes)...
SYN-4004 : #5: Packed 113 SEQ (40647 nodes)...
SYN-4004 : #6: Packed 114 SEQ (80692 nodes)...
SYN-4004 : #7: Packed 127 SEQ (58260 nodes)...
SYN-4004 : #8: Packed 127 SEQ (26285 nodes)...
SYN-4004 : #9: Packed 127 SEQ (9584 nodes)...
SYN-4004 : #10: Packed 127 SEQ (6437 nodes)...
SYN-4005 : Packed 127 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 196/2965 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  7.873264s wall, 7.706449s user + 0.062400s system = 7.768850s CPU (98.7%)

RUN-1004 : used memory is 552 MB, reserved memory is 520 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  12.159295s wall, 11.918476s user + 0.093601s system = 12.012077s CPU (98.8%)

RUN-1004 : used memory is 552 MB, reserved memory is 520 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (91 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2316 instances
RUN-1001 : 1104 mslices, 1103 lslices, 98 pads, 5 brams, 0 dsps
RUN-1001 : There are total 6388 nets
RUN-1001 : 3389 nets have 2 pins
RUN-1001 : 2291 nets have [3 - 5] pins
RUN-1001 : 477 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 146 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2314 instances, 2207 slices, 42 macros(401 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27250, tnet num: 6386, tinst num: 2314, tnode num: 33611, tedge num: 45699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6386 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.287145s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (98.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.01238e+06
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.408839
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(202): len = 600018, overlap = 228.25
PHY-3002 : Step(203): len = 416675, overlap = 286.75
PHY-3002 : Step(204): len = 338478, overlap = 314.25
PHY-3002 : Step(205): len = 285200, overlap = 333.5
PHY-3002 : Step(206): len = 242469, overlap = 346
PHY-3002 : Step(207): len = 194173, overlap = 369.75
PHY-3002 : Step(208): len = 164816, overlap = 387.5
PHY-3002 : Step(209): len = 154007, overlap = 390
PHY-3002 : Step(210): len = 123700, overlap = 399
PHY-3002 : Step(211): len = 115886, overlap = 409.25
PHY-3002 : Step(212): len = 105664, overlap = 417
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2635e-06
PHY-3002 : Step(213): len = 102978, overlap = 417
PHY-3002 : Step(214): len = 101957, overlap = 409.75
PHY-3002 : Step(215): len = 106202, overlap = 403.5
PHY-3002 : Step(216): len = 107463, overlap = 399.75
PHY-3002 : Step(217): len = 117282, overlap = 387
PHY-3002 : Step(218): len = 119609, overlap = 383.25
PHY-3002 : Step(219): len = 117703, overlap = 380.25
PHY-3002 : Step(220): len = 117348, overlap = 377.5
PHY-3002 : Step(221): len = 117625, overlap = 367.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.527e-06
PHY-3002 : Step(222): len = 117687, overlap = 365
PHY-3002 : Step(223): len = 120930, overlap = 359.75
PHY-3002 : Step(224): len = 124037, overlap = 354.5
PHY-3002 : Step(225): len = 128339, overlap = 348.25
PHY-3002 : Step(226): len = 136341, overlap = 331.25
PHY-3002 : Step(227): len = 136163, overlap = 327.75
PHY-3002 : Step(228): len = 136579, overlap = 325.75
PHY-3002 : Step(229): len = 136854, overlap = 323.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.054e-06
PHY-3002 : Step(230): len = 137240, overlap = 322
PHY-3002 : Step(231): len = 139671, overlap = 316.75
PHY-3002 : Step(232): len = 147266, overlap = 301
PHY-3002 : Step(233): len = 147233, overlap = 295
PHY-3002 : Step(234): len = 147784, overlap = 291.25
PHY-3002 : Step(235): len = 149442, overlap = 287.75
PHY-3002 : Step(236): len = 152123, overlap = 280
PHY-3002 : Step(237): len = 153981, overlap = 273.25
PHY-3002 : Step(238): len = 155237, overlap = 261.25
PHY-3002 : Step(239): len = 156699, overlap = 252.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.0108e-05
PHY-3002 : Step(240): len = 157277, overlap = 249
PHY-3002 : Step(241): len = 158241, overlap = 248.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.34794e-05
PHY-3002 : Step(242): len = 165622, overlap = 244.75
PHY-3002 : Step(243): len = 167110, overlap = 240.5
PHY-3002 : Step(244): len = 166827, overlap = 243
PHY-3002 : Step(245): len = 167947, overlap = 227
PHY-3002 : Step(246): len = 169002, overlap = 216.5
PHY-3002 : Step(247): len = 170740, overlap = 217.5
PHY-3002 : Step(248): len = 173465, overlap = 211
PHY-3002 : Step(249): len = 175449, overlap = 204.25
PHY-3002 : Step(250): len = 176480, overlap = 205.75
PHY-3002 : Step(251): len = 177637, overlap = 209
PHY-3002 : Step(252): len = 178795, overlap = 204.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.69589e-05
PHY-3002 : Step(253): len = 180857, overlap = 195.5
PHY-3002 : Step(254): len = 183006, overlap = 190
PHY-3002 : Step(255): len = 183476, overlap = 184.25
PHY-3002 : Step(256): len = 184523, overlap = 181
PHY-3002 : Step(257): len = 187500, overlap = 179.5
PHY-3002 : Step(258): len = 188961, overlap = 181.75
PHY-3002 : Step(259): len = 189405, overlap = 176
PHY-3002 : Step(260): len = 189717, overlap = 172.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.99216e-05
PHY-3002 : Step(261): len = 190377, overlap = 173.25
PHY-3002 : Step(262): len = 191971, overlap = 169.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007678s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (203.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.408839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.359644s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (96.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6386 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.758382s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (104.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.91778e-06
PHY-3002 : Step(263): len = 196986, overlap = 157.75
PHY-3002 : Step(264): len = 196325, overlap = 162.25
PHY-3002 : Step(265): len = 195170, overlap = 168
PHY-3002 : Step(266): len = 192556, overlap = 175.75
PHY-3002 : Step(267): len = 188914, overlap = 184
PHY-3002 : Step(268): len = 184978, overlap = 193.5
PHY-3002 : Step(269): len = 180417, overlap = 203.5
PHY-3002 : Step(270): len = 176647, overlap = 211
PHY-3002 : Step(271): len = 174563, overlap = 214.25
PHY-3002 : Step(272): len = 172570, overlap = 217.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18356e-05
PHY-3002 : Step(273): len = 175242, overlap = 209.25
PHY-3002 : Step(274): len = 183497, overlap = 190.25
PHY-3002 : Step(275): len = 184732, overlap = 189.75
PHY-3002 : Step(276): len = 186290, overlap = 189
PHY-3002 : Step(277): len = 187902, overlap = 183.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.35714e-05
PHY-3002 : Step(278): len = 196739, overlap = 163.5
PHY-3002 : Step(279): len = 209088, overlap = 150.75
PHY-3002 : Step(280): len = 207722, overlap = 149.25
PHY-3002 : Step(281): len = 207251, overlap = 147.75
PHY-3002 : Step(282): len = 207200, overlap = 150.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.63341e-05
PHY-3002 : Step(283): len = 214883, overlap = 150
PHY-3002 : Step(284): len = 220090, overlap = 139.75
PHY-3002 : Step(285): len = 221669, overlap = 135.25
PHY-3002 : Step(286): len = 222952, overlap = 132.25
PHY-3002 : Step(287): len = 223074, overlap = 131.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.26681e-05
PHY-3002 : Step(288): len = 228443, overlap = 132.5
PHY-3002 : Step(289): len = 234570, overlap = 129.75
PHY-3002 : Step(290): len = 233929, overlap = 123.25
PHY-3002 : Step(291): len = 233846, overlap = 124.25
PHY-3002 : Step(292): len = 234046, overlap = 123.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000182518
PHY-3002 : Step(293): len = 239676, overlap = 125
PHY-3002 : Step(294): len = 243416, overlap = 121.75
PHY-3002 : Step(295): len = 246595, overlap = 125.25
PHY-3002 : Step(296): len = 247369, overlap = 123.75
PHY-3002 : Step(297): len = 246992, overlap = 122
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.408839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.426452s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (101.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6386 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.797054s wall, 0.795605s user + 0.046800s system = 0.842405s CPU (105.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.69748e-05
PHY-3002 : Step(298): len = 252637, overlap = 195
PHY-3002 : Step(299): len = 247330, overlap = 190
PHY-3002 : Step(300): len = 240051, overlap = 189
PHY-3002 : Step(301): len = 233282, overlap = 194
PHY-3002 : Step(302): len = 226312, overlap = 198.5
PHY-3002 : Step(303): len = 221023, overlap = 202.75
PHY-3002 : Step(304): len = 216270, overlap = 212
PHY-3002 : Step(305): len = 212809, overlap = 215.75
PHY-3002 : Step(306): len = 209533, overlap = 218
PHY-3002 : Step(307): len = 207094, overlap = 224
PHY-3002 : Step(308): len = 205833, overlap = 222
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00015395
PHY-3002 : Step(309): len = 213762, overlap = 208.75
PHY-3002 : Step(310): len = 220744, overlap = 197.5
PHY-3002 : Step(311): len = 220966, overlap = 193.75
PHY-3002 : Step(312): len = 221219, overlap = 189.25
PHY-3002 : Step(313): len = 221989, overlap = 194.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000295898
PHY-3002 : Step(314): len = 228238, overlap = 184.25
PHY-3002 : Step(315): len = 231843, overlap = 180.25
PHY-3002 : Step(316): len = 235546, overlap = 172.75
PHY-3002 : Step(317): len = 236849, overlap = 172.25
PHY-3002 : Step(318): len = 236958, overlap = 172.75
PHY-3002 : Step(319): len = 237764, overlap = 172.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000531954
PHY-3002 : Step(320): len = 242135, overlap = 169.5
PHY-3002 : Step(321): len = 243710, overlap = 169.5
PHY-3002 : Step(322): len = 246397, overlap = 167.5
PHY-3002 : Step(323): len = 247886, overlap = 167.25
PHY-3002 : Step(324): len = 248780, overlap = 161.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000959643
PHY-3002 : Step(325): len = 250886, overlap = 162.75
PHY-3002 : Step(326): len = 252477, overlap = 163.75
PHY-3002 : Step(327): len = 254408, overlap = 161
PHY-3002 : Step(328): len = 255187, overlap = 161
PHY-3002 : Step(329): len = 255874, overlap = 160.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00152343
PHY-3002 : Step(330): len = 257155, overlap = 158.5
PHY-3002 : Step(331): len = 258802, overlap = 158.5
PHY-3002 : Step(332): len = 259864, overlap = 155.25
PHY-3002 : Step(333): len = 260692, overlap = 155.5
PHY-3002 : Step(334): len = 261573, overlap = 159.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00218864
PHY-3002 : Step(335): len = 262427, overlap = 156
PHY-3002 : Step(336): len = 263749, overlap = 157.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00255698
PHY-3002 : Step(337): len = 264131, overlap = 155.5
PHY-3002 : Step(338): len = 265235, overlap = 155.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00281963
PHY-3002 : Step(339): len = 265603, overlap = 155.5
PHY-3002 : Step(340): len = 266791, overlap = 156
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.003103
PHY-3002 : Step(341): len = 267071, overlap = 156.75
PHY-3002 : Step(342): len = 267969, overlap = 158
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00354294
PHY-3002 : Step(343): len = 268253, overlap = 159
PHY-3002 : Step(344): len = 269287, overlap = 157.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00393845
PHY-3002 : Step(345): len = 269526, overlap = 156.5
PHY-3002 : Step(346): len = 270234, overlap = 157.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00429737
PHY-3002 : Step(347): len = 270467, overlap = 157.75
PHY-3002 : Step(348): len = 271707, overlap = 156.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00439102
PHY-3002 : Step(349): len = 271892, overlap = 155
PHY-3002 : Step(350): len = 272419, overlap = 156.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00489167
PHY-3002 : Step(351): len = 272656, overlap = 155.5
PHY-3002 : Step(352): len = 273342, overlap = 155.75
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00517411
PHY-3002 : Step(353): len = 273554, overlap = 155.75
PHY-3002 : Step(354): len = 274459, overlap = 154.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.307531s wall, 0.343202s user + 0.031200s system = 0.374402s CPU (121.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 98%, beta_incr = 0.408839
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.480613s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (101.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6386 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.830097s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000688303
PHY-3002 : Step(355): len = 303974, overlap = 143.25
PHY-3002 : Step(356): len = 299123, overlap = 118
PHY-3002 : Step(357): len = 291414, overlap = 118.75
PHY-3002 : Step(358): len = 286505, overlap = 118.5
PHY-3002 : Step(359): len = 280565, overlap = 126.75
PHY-3002 : Step(360): len = 277070, overlap = 121.5
PHY-3002 : Step(361): len = 273679, overlap = 123.5
PHY-3002 : Step(362): len = 270757, overlap = 128.5
PHY-3002 : Step(363): len = 268902, overlap = 129.75
PHY-3002 : Step(364): len = 267713, overlap = 131
PHY-3002 : Step(365): len = 266554, overlap = 129.75
PHY-3002 : Step(366): len = 265268, overlap = 129.75
PHY-3002 : Step(367): len = 264534, overlap = 129
PHY-3002 : Step(368): len = 263751, overlap = 133.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00128315
PHY-3002 : Step(369): len = 265775, overlap = 131.5
PHY-3002 : Step(370): len = 266420, overlap = 129.75
PHY-3002 : Step(371): len = 267495, overlap = 129
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0021374
PHY-3002 : Step(372): len = 268838, overlap = 130
PHY-3002 : Step(373): len = 269696, overlap = 131.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00271623
PHY-3002 : Step(374): len = 270178, overlap = 131.75
PHY-3002 : Step(375): len = 271398, overlap = 128.25
PHY-3002 : Step(376): len = 271979, overlap = 128.5
PHY-3002 : Step(377): len = 272589, overlap = 128.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00340155
PHY-3002 : Step(378): len = 272983, overlap = 129.75
PHY-3002 : Step(379): len = 274001, overlap = 127
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00379495
PHY-3002 : Step(380): len = 274167, overlap = 126.75
PHY-3002 : Step(381): len = 275906, overlap = 125.25
PHY-3002 : Step(382): len = 276285, overlap = 124.5
PHY-3002 : Step(383): len = 276527, overlap = 123
PHY-3002 : Step(384): len = 276775, overlap = 123
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00511956
PHY-3002 : Step(385): len = 277330, overlap = 121.5
PHY-3002 : Step(386): len = 277732, overlap = 123
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00547601
PHY-3002 : Step(387): len = 277952, overlap = 123.25
PHY-3002 : Step(388): len = 278662, overlap = 126.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00556025
PHY-3002 : Step(389): len = 278783, overlap = 126.25
PHY-3002 : Step(390): len = 280443, overlap = 124.75
PHY-3002 : Step(391): len = 280589, overlap = 125.5
PHY-3002 : Step(392): len = 280851, overlap = 125.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.434037s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (97.0%)

PHY-3001 : Legalized: Len = 311472, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 750 tiles.
PHY-3001 : 48 instances has been re-located, deltaX = 83, deltaY = 112.
PHY-3001 : Final: Len = 315642, Over = 0
RUN-1003 : finish command "place" in  32.590538s wall, 45.053089s user + 2.371215s system = 47.424304s CPU (145.5%)

RUN-1004 : used memory is 555 MB, reserved memory is 523 MB, peak memory is 666 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3025 to 2322
PHY-1001 : Pin misalignment score is improved from 2322 to 2275
PHY-1001 : Pin misalignment score is improved from 2275 to 2270
PHY-1001 : Pin misalignment score is improved from 2270 to 2268
PHY-1001 : Pin misalignment score is improved from 2268 to 2268
PHY-1001 : Pin local connectivity score is improved from 247 to 0
PHY-1001 : Pin misalignment score is improved from 2383 to 2299
PHY-1001 : Pin misalignment score is improved from 2299 to 2289
PHY-1001 : Pin misalignment score is improved from 2289 to 2287
PHY-1001 : Pin misalignment score is improved from 2287 to 2287
PHY-1001 : Pin local connectivity score is improved from 47 to 0
PHY-1001 : End pin swap;  4.054835s wall, 4.040426s user + 0.015600s system = 4.056026s CPU (100.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2316 instances
RUN-1001 : 1104 mslices, 1103 lslices, 98 pads, 5 brams, 0 dsps
RUN-1001 : There are total 6388 nets
RUN-1001 : 3389 nets have 2 pins
RUN-1001 : 2291 nets have [3 - 5] pins
RUN-1001 : 477 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 146 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 392080, over cnt = 1999(24%), over = 4216, worst = 14
PHY-1002 : len = 403888, over cnt = 1782(22%), over = 2988, worst = 6
PHY-1002 : len = 413696, over cnt = 1701(21%), over = 2463, worst = 5
PHY-1002 : len = 440896, over cnt = 1460(18%), over = 1672, worst = 5
PHY-1002 : len = 464456, over cnt = 1280(15%), over = 1383, worst = 4
PHY-1002 : len = 482104, over cnt = 1186(14%), over = 1248, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27250, tnet num: 6386, tinst num: 2314, tnode num: 33611, tedge num: 45699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6386 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 108 out of 6388 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6386 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.601627s wall, 6.520842s user + 0.046800s system = 6.567642s CPU (99.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.209663s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 81816, over cnt = 30(0%), over = 31, worst = 2
PHY-1001 : End Routed; 1.591543s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 81432, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.061842s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (100.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 81408, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.016982s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (183.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 81408, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.013614s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (229.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 81408, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.013824s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (225.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 81408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.011763s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (265.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 807312, over cnt = 3147(1%), over = 3271, worst = 3
PHY-1001 : End Routed; 37.133145s wall, 42.416672s user + 0.358802s system = 42.775474s CPU (115.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 715064, over cnt = 1934(1%), over = 1943, worst = 2
PHY-1001 : End DR Iter 1; 27.087686s wall, 26.800972s user + 0.093601s system = 26.894572s CPU (99.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 695472, over cnt = 919(0%), over = 919, worst = 1
PHY-1001 : End DR Iter 2; 13.510874s wall, 13.603287s user + 0.031200s system = 13.634487s CPU (100.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 700864, over cnt = 337(0%), over = 337, worst = 1
PHY-1001 : End DR Iter 3; 3.932220s wall, 3.915625s user + 0.000000s system = 3.915625s CPU (99.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 707448, over cnt = 172(0%), over = 172, worst = 1
PHY-1001 : End DR Iter 4; 2.121302s wall, 2.121614s user + 0.000000s system = 2.121614s CPU (100.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 713496, over cnt = 82(0%), over = 82, worst = 1
PHY-1001 : End DR Iter 5; 1.625343s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (98.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 718256, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 6; 2.480835s wall, 2.527216s user + 0.000000s system = 2.527216s CPU (101.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 720360, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 7; 3.128064s wall, 3.385222s user + 0.109201s system = 3.494422s CPU (111.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 721168, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 8; 3.731725s wall, 3.790824s user + 0.015600s system = 3.806424s CPU (102.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 721328, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 9; 2.668219s wall, 2.683217s user + 0.000000s system = 2.683217s CPU (100.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 721328, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 10; 2.536446s wall, 2.496016s user + 0.000000s system = 2.496016s CPU (98.4%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 721328, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 11; 2.515216s wall, 2.449216s user + 0.000000s system = 2.449216s CPU (97.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 721344, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End LB Iter 9; 2.309598s wall, 2.308815s user + 0.000000s system = 2.308815s CPU (100.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 721376, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 10; 2.253641s wall, 2.542816s user + 0.031200s system = 2.574016s CPU (114.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 721376, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 11; 2.047161s wall, 2.059213s user + 0.000000s system = 2.059213s CPU (100.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 721376, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 12; 2.056531s wall, 2.106013s user + 0.015600s system = 2.121614s CPU (103.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 721376, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End LB Iter 13; 2.033907s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (99.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 721432, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 2.276142s wall, 2.246414s user + 0.000000s system = 2.246414s CPU (98.7%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 721536, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DC Iter 3; 4.377932s wall, 4.570829s user + 0.062400s system = 4.633230s CPU (105.8%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 721488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.063280s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (101.2%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 721488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.340567s wall, 1.341609s user + 0.015600s system = 1.357209s CPU (101.2%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 721488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 0.885706s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (100.4%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 721488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.561031s wall, 1.497610s user + 0.015600s system = 1.513210s CPU (96.9%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 721632, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 721632
PHY-1001 : End DC Iter 8; 0.863205s wall, 0.873606s user + 0.015600s system = 0.889206s CPU (103.0%)

PHY-1001 : 8 feed throughs used by 8 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  135.562305s wall, 141.227705s user + 0.920406s system = 142.148111s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  146.361592s wall, 151.944974s user + 0.998406s system = 152.943380s CPU (104.5%)

RUN-1004 : used memory is 545 MB, reserved memory is 576 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4296   out of   4480   95.89%
#reg                 3146   out of   4480   70.22%
#le                  4380
  #lut only          1234   out of   4380   28.17%
  #reg only            84   out of   4380    1.92%
  #lut&reg           3062   out of   4380   69.91%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.947378s wall, 2.854818s user + 0.109201s system = 2.964019s CPU (100.6%)

RUN-1004 : used memory is 545 MB, reserved memory is 576 MB, peak memory is 666 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 27250, tnet num: 6386, tinst num: 2316, tnode num: 33611, tedge num: 45699.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6386 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.107991s wall, 4.024826s user + 0.078001s system = 4.102826s CPU (99.9%)

RUN-1004 : used memory is 600 MB, reserved memory is 630 MB, peak memory is 666 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010000111010000010000001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2318
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 6388, pip num: 62745
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 943 valid insts, and 174433 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000010000111010000010000001 -f Quick_Start.btc" in  11.308879s wall, 20.997735s user + 0.156001s system = 21.153736s CPU (187.1%)

RUN-1004 : used memory is 623 MB, reserved memory is 655 MB, peak memory is 666 MB
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : Disable bus trigger net PWM0/pnumr success
GUI-1001 : Disable net trigger PWM0/stopreq success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.938702s wall, 3.728424s user + 0.140401s system = 3.868825s CPU (98.2%)

RUN-1004 : used memory is 402 MB, reserved memory is 452 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 32 trigger nets, 109 data nets.
KIT-1004 : Chipwatcher code = 0001111101011100
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: BRAM capacity is not enough.
GUI-8306 ERROR: compile chipwatcher failed!
GUI-1001 : Delete pwm successfully
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.308984s wall, 3.260421s user + 0.078001s system = 3.338421s CPU (100.9%)

RUN-1004 : used memory is 425 MB, reserved memory is 476 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 32 trigger nets, 96 data nets.
KIT-1004 : Chipwatcher code = 1111011101011101
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7098/120 useful/useless nets, 3257/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 6895/203 useful/useless nets, 3054/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6895/0 useful/useless nets, 3054/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.962671s wall, 2.917219s user + 0.046800s system = 2.964019s CPU (100.0%)

RUN-1004 : used memory is 436 MB, reserved memory is 488 MB, peak memory is 666 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6934/0 useful/useless nets, 3098/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6923/0 useful/useless nets, 3087/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7075/0 useful/useless nets, 3239/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 7043/0 useful/useless nets, 3207/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 7250/6 useful/useless nets, 3414/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 29698, tnet num: 7251, tinst num: 3409, tnode num: 40012, tedge num: 51597.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7108/0 useful/useless nets, 3272/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (3906 nodes)...
SYN-4005 : Packed 45 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 278/3048 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.849866s wall, 2.854818s user + 0.124801s system = 2.979619s CPU (104.6%)

RUN-1004 : used memory is 517 MB, reserved memory is 549 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.152869s wall, 6.146439s user + 0.202801s system = 6.349241s CPU (103.2%)

RUN-1004 : used memory is 517 MB, reserved memory is 549 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (92 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2356 instances
RUN-1001 : 1123 mslices, 1123 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 6388 nets
RUN-1001 : 3375 nets have 2 pins
RUN-1001 : 2293 nets have [3 - 5] pins
RUN-1001 : 489 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 146 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1123, exceeds the limit 1120.
GUI-001 : Delete pwm[2] successfully
GUI-001 : Delete pwm[1] successfully
GUI-001 : Delete pwm_start_stop[0] successfully
GUI-001 : Delete pwm_pad[0] successfully
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.461277s wall, 3.432022s user + 0.062400s system = 3.494422s CPU (101.0%)

RUN-1004 : used memory is 453 MB, reserved memory is 490 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 33 trigger nets, 93 data nets.
KIT-1004 : Chipwatcher code = 1011001100100100
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 10 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 7138/120 useful/useless nets, 3297/80 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 356 better
SYN-1014 : Optimize round 2
SYN-1032 : 6931/208 useful/useless nets, 3090/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.804596s wall, 2.854818s user + 0.015600s system = 2.870418s CPU (102.3%)

RUN-1004 : used memory is 464 MB, reserved memory is 500 MB, peak memory is 666 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6970/0 useful/useless nets, 3134/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6959/0 useful/useless nets, 3123/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7113/0 useful/useless nets, 3277/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 40 better
SYN-2501 : Optimize round 2
SYN-1032 : 7081/0 useful/useless nets, 3245/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 7294/6 useful/useless nets, 3458/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 29872, tnet num: 7295, tinst num: 3453, tnode num: 40368, tedge num: 51959.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 91 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 119 (3.84), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 119 (3.84), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 119 (3.84), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 276 instances into 119 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7131/0 useful/useless nets, 3295/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 282 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 119 LUT to BLE ...
SYN-4008 : Packed 119 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 227 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (227 nodes)...
SYN-4004 : #1: Packed 50 SEQ (1146 nodes)...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 23 single LUT's are left
SYN-4006 : 227 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 296/3066 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.853932s wall, 2.839218s user + 0.124801s system = 2.964019s CPU (103.9%)

RUN-1004 : used memory is 536 MB, reserved memory is 561 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.001231s wall, 6.037239s user + 0.171601s system = 6.208840s CPU (103.5%)

RUN-1004 : used memory is 536 MB, reserved memory is 561 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (97 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2367 instances
RUN-1001 : 1129 mslices, 1128 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 6411 nets
RUN-1001 : 3384 nets have 2 pins
RUN-1001 : 2306 nets have [3 - 5] pins
RUN-1001 : 490 nets have [6 - 10] pins
RUN-1001 : 82 nets have [11 - 20] pins
RUN-1001 : 146 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1129, exceeds the limit 1120.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pnumcnt8[23]' does not have a driver in CPLD_SOC_AHB_TOP.v(51)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 25 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5251/180 useful/useless nets, 4779/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 248 distributor mux.
SYN-1016 : Merged 590 instances.
SYN-1015 : Optimize round 1, 2055 better
SYN-1014 : Optimize round 2
SYN-1032 : 4570/1561 useful/useless nets, 4098/272 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 410 better
SYN-1014 : Optimize round 3
SYN-1032 : 4570/0 useful/useless nets, 4098/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.712911s wall, 2.028013s user + 0.046800s system = 2.074813s CPU (121.1%)

RUN-1004 : used memory is 479 MB, reserved memory is 508 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         2306
  #and                417
  #nand                 0
  #or                 296
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 91
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF               1486
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              44
#MACRO_MUX           1432

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |820    |1486   |60     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4701/16 useful/useless nets, 4230/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5933/0 useful/useless nets, 5462/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 634 better
SYN-2501 : Optimize round 2
SYN-1032 : 5931/0 useful/useless nets, 5460/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 6355/0 useful/useless nets, 5884/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 23430, tnet num: 6362, tinst num: 5875, tnode num: 43741, tedge num: 44180.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1629 (3.93), #lev = 7 (3.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1629 (3.93), #lev = 7 (3.98)
SYN-2581 : Mapping with K=5, #lut = 1629 (3.93), #lev = 7 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3566 instances into 1629 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4402/0 useful/useless nets, 3931/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1478 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 200 adder to BLE ...
SYN-4008 : Packed 200 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1629 LUT to BLE ...
SYN-4008 : Packed 1629 LUT and 744 SEQ to BLE.
SYN-4003 : Packing 734 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (734 nodes)...
SYN-4004 : #1: Packed 237 SEQ (29708 nodes)...
SYN-4004 : #2: Packed 492 SEQ (320653 nodes)...
SYN-4004 : #3: Packed 716 SEQ (156008 nodes)...
SYN-4004 : #4: Packed 734 SEQ (3016 nodes)...
SYN-4004 : #5: Packed 734 SEQ (0 nodes)...
SYN-4005 : Packed 734 SEQ with LUT/SLICE
SYN-4006 : 171 single LUT's are left
SYN-4006 : 734 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1629/2189 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 2005   out of   4480   44.75%
#reg                 1478   out of   4480   32.99%
#le                  2005
  #lut only           527   out of   2005   26.28%
  #reg only             0   out of   2005    0.00%
  #lut&reg           1478   out of   2005   73.72%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 8
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |2005  |2005  |1478  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  8.213653s wall, 8.174452s user + 0.109201s system = 8.283653s CPU (100.9%)

RUN-1004 : used memory is 501 MB, reserved memory is 530 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.376757s wall, 1.326008s user + 0.031200s system = 1.357209s CPU (98.6%)

RUN-1004 : used memory is 501 MB, reserved memory is 530 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 33 trigger nets, 93 data nets.
KIT-1004 : Chipwatcher code = 1011001100100100
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(STOP_LEN=1365,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=93) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=93) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(STOP_LEN=1365,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=93)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(STOP_LEN=1365,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=93)
SYN-1011 : Flatten model register(CTRL_REG_LEN=93)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 10 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4104/120 useful/useless nets, 2028/80 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 356 better
SYN-1014 : Optimize round 2
SYN-1032 : 3897/208 useful/useless nets, 1821/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.390990s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (105.4%)

RUN-1004 : used memory is 501 MB, reserved memory is 530 MB, peak memory is 666 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3936/0 useful/useless nets, 1865/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3925/0 useful/useless nets, 1854/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4079/0 useful/useless nets, 2008/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 40 better
SYN-2501 : Optimize round 2
SYN-1032 : 4047/0 useful/useless nets, 1976/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 4260/6 useful/useless nets, 2189/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 16758, tnet num: 4261, tinst num: 2184, tnode num: 23886, tedge num: 29519.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 91 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4261 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 119 (3.84), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 119 (3.84), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 119 (3.84), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 276 instances into 119 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4097/0 useful/useless nets, 2026/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 282 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 119 LUT to BLE ...
SYN-4008 : Packed 119 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 227 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (227 nodes)...
SYN-4004 : #1: Packed 50 SEQ (1146 nodes)...
SYN-4004 : #2: Packed 73 SEQ (11596 nodes)...
SYN-4004 : #3: Packed 108 SEQ (9050 nodes)...
SYN-4004 : #4: Packed 116 SEQ (9637 nodes)...
SYN-4004 : #5: Packed 128 SEQ (23329 nodes)...
SYN-4004 : #6: Packed 153 SEQ (34017 nodes)...
SYN-4004 : #7: Packed 155 SEQ (23526 nodes)...
SYN-4004 : #8: Packed 156 SEQ (17208 nodes)...
SYN-4004 : #9: Packed 156 SEQ (6935 nodes)...
SYN-4004 : #10: Packed 156 SEQ (3749 nodes)...
SYN-4005 : Packed 156 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 227 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 190/1691 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  3.410529s wall, 3.463222s user + 0.031200s system = 3.494422s CPU (102.5%)

RUN-1004 : used memory is 501 MB, reserved memory is 530 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.118074s wall, 5.194833s user + 0.109201s system = 5.304034s CPU (103.6%)

RUN-1004 : used memory is 501 MB, reserved memory is 530 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (96 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1305 instances
RUN-1001 : 598 mslices, 597 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 3641 nets
RUN-1001 : 1951 nets have 2 pins
RUN-1001 : 1352 nets have [3 - 5] pins
RUN-1001 : 187 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1303 instances, 1195 slices, 26 macros(241 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 14773, tnet num: 3639, tinst num: 1303, tnode num: 18343, tedge num: 24486.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.670041s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (102.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 552024
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 53%, beta_incr = 0.679911
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(393): len = 336937, overlap = 75
PHY-3002 : Step(394): len = 236722, overlap = 122
PHY-3002 : Step(395): len = 183102, overlap = 150.5
PHY-3002 : Step(396): len = 147993, overlap = 170.75
PHY-3002 : Step(397): len = 122660, overlap = 187.25
PHY-3002 : Step(398): len = 104028, overlap = 200.25
PHY-3002 : Step(399): len = 88929.3, overlap = 206.75
PHY-3002 : Step(400): len = 80437.2, overlap = 210.75
PHY-3002 : Step(401): len = 72623.6, overlap = 218
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98108e-06
PHY-3002 : Step(402): len = 72006.2, overlap = 217
PHY-3002 : Step(403): len = 72651.6, overlap = 215.25
PHY-3002 : Step(404): len = 72902.9, overlap = 212.5
PHY-3002 : Step(405): len = 73532.9, overlap = 205.75
PHY-3002 : Step(406): len = 75621.3, overlap = 198.5
PHY-3002 : Step(407): len = 78070, overlap = 188.5
PHY-3002 : Step(408): len = 77709.4, overlap = 188
PHY-3002 : Step(409): len = 78348.8, overlap = 190.5
PHY-3002 : Step(410): len = 77731.6, overlap = 188
PHY-3002 : Step(411): len = 77496.1, overlap = 186.5
PHY-3002 : Step(412): len = 77121.4, overlap = 184
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.96217e-06
PHY-3002 : Step(413): len = 78353.3, overlap = 177.75
PHY-3002 : Step(414): len = 80453.7, overlap = 177.75
PHY-3002 : Step(415): len = 82751, overlap = 175.25
PHY-3002 : Step(416): len = 85484.8, overlap = 161.75
PHY-3002 : Step(417): len = 88905.8, overlap = 151.75
PHY-3002 : Step(418): len = 91581.3, overlap = 145.75
PHY-3002 : Step(419): len = 90888.7, overlap = 145.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.92433e-06
PHY-3002 : Step(420): len = 92842.6, overlap = 146.5
PHY-3002 : Step(421): len = 94576.7, overlap = 143.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.17575e-05
PHY-3002 : Step(422): len = 94196, overlap = 137.25
PHY-3002 : Step(423): len = 100555, overlap = 121.5
PHY-3002 : Step(424): len = 105229, overlap = 114.25
PHY-3002 : Step(425): len = 105292, overlap = 112.25
PHY-3002 : Step(426): len = 105554, overlap = 116.75
PHY-3002 : Step(427): len = 106053, overlap = 113.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.17105e-05
PHY-3002 : Step(428): len = 106786, overlap = 111.5
PHY-3002 : Step(429): len = 110623, overlap = 95.25
PHY-3002 : Step(430): len = 119938, overlap = 71.5
PHY-3002 : Step(431): len = 120387, overlap = 77.5
PHY-3002 : Step(432): len = 119985, overlap = 71.5
PHY-3002 : Step(433): len = 119985, overlap = 70.25
PHY-3002 : Step(434): len = 120052, overlap = 69
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.22068e-05
PHY-3002 : Step(435): len = 120847, overlap = 72.75
PHY-3002 : Step(436): len = 122307, overlap = 63.25
PHY-3002 : Step(437): len = 124005, overlap = 60.25
PHY-3002 : Step(438): len = 125576, overlap = 59.75
PHY-3002 : Step(439): len = 126750, overlap = 58
PHY-3002 : Step(440): len = 128506, overlap = 59
PHY-3002 : Step(441): len = 129520, overlap = 58.75
PHY-3002 : Step(442): len = 130050, overlap = 58.75
PHY-3002 : Step(443): len = 130180, overlap = 57
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.50032e-05
PHY-3002 : Step(444): len = 130663, overlap = 57
PHY-3002 : Step(445): len = 132195, overlap = 55.25
PHY-3002 : Step(446): len = 138059, overlap = 47.75
PHY-3002 : Step(447): len = 138606, overlap = 47.5
PHY-3002 : Step(448): len = 138828, overlap = 47.25
PHY-3002 : Step(449): len = 138826, overlap = 46.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000135333
PHY-3002 : Step(450): len = 139147, overlap = 45.25
PHY-3002 : Step(451): len = 140891, overlap = 47
PHY-3002 : Step(452): len = 142378, overlap = 46.75
PHY-3002 : Step(453): len = 142730, overlap = 46.75
PHY-3002 : Step(454): len = 142977, overlap = 47
PHY-3002 : Step(455): len = 144164, overlap = 51
PHY-3002 : Step(456): len = 146086, overlap = 49.5
PHY-3002 : Step(457): len = 146660, overlap = 49.5
PHY-3002 : Step(458): len = 146758, overlap = 48.5
PHY-3002 : Step(459): len = 147131, overlap = 48.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006971s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 60%, beta_incr = 0.679911
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.607598s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.413097s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83192e-05
PHY-3002 : Step(460): len = 139575, overlap = 46
PHY-3002 : Step(461): len = 133438, overlap = 57.75
PHY-3002 : Step(462): len = 128736, overlap = 71.5
PHY-3002 : Step(463): len = 125870, overlap = 77.5
PHY-3002 : Step(464): len = 123363, overlap = 78.75
PHY-3002 : Step(465): len = 120819, overlap = 81.25
PHY-3002 : Step(466): len = 119406, overlap = 81.5
PHY-3002 : Step(467): len = 117643, overlap = 82.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66384e-05
PHY-3002 : Step(468): len = 120981, overlap = 80
PHY-3002 : Step(469): len = 127220, overlap = 69
PHY-3002 : Step(470): len = 127388, overlap = 66.75
PHY-3002 : Step(471): len = 127366, overlap = 67.5
PHY-3002 : Step(472): len = 127689, overlap = 67.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.32768e-05
PHY-3002 : Step(473): len = 133307, overlap = 59
PHY-3002 : Step(474): len = 139192, overlap = 53.5
PHY-3002 : Step(475): len = 139057, overlap = 50.75
PHY-3002 : Step(476): len = 139503, overlap = 44.5
PHY-3002 : Step(477): len = 140858, overlap = 37.5
PHY-3002 : Step(478): len = 141865, overlap = 37
PHY-3002 : Step(479): len = 142014, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000146554
PHY-3002 : Step(480): len = 147303, overlap = 35.75
PHY-3002 : Step(481): len = 149355, overlap = 32.25
PHY-3002 : Step(482): len = 149874, overlap = 31.25
PHY-3002 : Step(483): len = 150195, overlap = 26.75
PHY-3002 : Step(484): len = 150304, overlap = 20.5
PHY-3002 : Step(485): len = 150180, overlap = 20
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000293107
PHY-3002 : Step(486): len = 154005, overlap = 17.75
PHY-3002 : Step(487): len = 155219, overlap = 17.75
PHY-3002 : Step(488): len = 156779, overlap = 18.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 60%, beta_incr = 0.679911
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.574188s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415814s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (112.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000123945
PHY-3002 : Step(489): len = 161426, overlap = 82
PHY-3002 : Step(490): len = 156268, overlap = 78
PHY-3002 : Step(491): len = 151075, overlap = 81.5
PHY-3002 : Step(492): len = 147191, overlap = 85.5
PHY-3002 : Step(493): len = 143664, overlap = 90.75
PHY-3002 : Step(494): len = 140337, overlap = 91.25
PHY-3002 : Step(495): len = 137291, overlap = 92
PHY-3002 : Step(496): len = 134174, overlap = 98.5
PHY-3002 : Step(497): len = 132118, overlap = 101.5
PHY-3002 : Step(498): len = 131150, overlap = 103.5
PHY-3002 : Step(499): len = 130398, overlap = 103.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00024789
PHY-3002 : Step(500): len = 136760, overlap = 95.75
PHY-3002 : Step(501): len = 139406, overlap = 88
PHY-3002 : Step(502): len = 142304, overlap = 92.5
PHY-3002 : Step(503): len = 143660, overlap = 89.5
PHY-3002 : Step(504): len = 143858, overlap = 88
PHY-3002 : Step(505): len = 144244, overlap = 90.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000475874
PHY-3002 : Step(506): len = 149320, overlap = 80.75
PHY-3002 : Step(507): len = 150970, overlap = 77
PHY-3002 : Step(508): len = 153364, overlap = 71.75
PHY-3002 : Step(509): len = 155458, overlap = 68.25
PHY-3002 : Step(510): len = 156364, overlap = 62.25
PHY-3002 : Step(511): len = 157007, overlap = 63.75
PHY-3002 : Step(512): len = 157750, overlap = 62.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000951748
PHY-3002 : Step(513): len = 161326, overlap = 60.75
PHY-3002 : Step(514): len = 162722, overlap = 60.25
PHY-3002 : Step(515): len = 164525, overlap = 56.75
PHY-3002 : Step(516): len = 165247, overlap = 57
PHY-3002 : Step(517): len = 165630, overlap = 56.5
PHY-3002 : Step(518): len = 166016, overlap = 54
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00173896
PHY-3002 : Step(519): len = 167587, overlap = 52.75
PHY-3002 : Step(520): len = 168556, overlap = 52
PHY-3002 : Step(521): len = 170313, overlap = 50.75
PHY-3002 : Step(522): len = 171026, overlap = 50.75
PHY-3002 : Step(523): len = 171445, overlap = 50.5
PHY-3002 : Step(524): len = 171786, overlap = 51.25
PHY-3002 : Step(525): len = 172127, overlap = 51.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.551427s wall, 0.514803s user + 0.280802s system = 0.795605s CPU (144.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 59%, beta_incr = 0.679911
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.496360s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (113.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.422072s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (118.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00037668
PHY-3002 : Step(526): len = 165047, overlap = 36
PHY-3002 : Step(527): len = 164565, overlap = 39.25
PHY-3002 : Step(528): len = 161899, overlap = 52.5
PHY-3002 : Step(529): len = 160768, overlap = 50.75
PHY-3002 : Step(530): len = 159526, overlap = 54.75
PHY-3002 : Step(531): len = 159127, overlap = 58.25
PHY-3002 : Step(532): len = 158834, overlap = 59.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00075336
PHY-3002 : Step(533): len = 162137, overlap = 55.25
PHY-3002 : Step(534): len = 162583, overlap = 52.5
PHY-3002 : Step(535): len = 163170, overlap = 49.25
PHY-3002 : Step(536): len = 163989, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00150672
PHY-3002 : Step(537): len = 166685, overlap = 45.25
PHY-3002 : Step(538): len = 166861, overlap = 41.5
PHY-3002 : Step(539): len = 167990, overlap = 37.75
PHY-3002 : Step(540): len = 168715, overlap = 36.75
PHY-3002 : Step(541): len = 168919, overlap = 36.75
PHY-3002 : Step(542): len = 169476, overlap = 36.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022852s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (204.8%)

PHY-3001 : Legalized: Len = 170509, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 750 tiles.
PHY-3001 : 20 instances has been re-located, deltaX = 19, deltaY = 8.
PHY-3001 : Final: Len = 170782, Over = 0
RUN-1003 : finish command "place" in  15.613902s wall, 22.276943s user + 1.778411s system = 24.055354s CPU (154.1%)

RUN-1004 : used memory is 503 MB, reserved memory is 532 MB, peak memory is 666 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1552 to 1116
PHY-1001 : Pin misalignment score is improved from 1116 to 1104
PHY-1001 : Pin misalignment score is improved from 1104 to 1101
PHY-1001 : Pin misalignment score is improved from 1101 to 1102
PHY-1001 : Pin local connectivity score is improved from 278 to 0
PHY-1001 : Pin misalignment score is improved from 1306 to 1113
PHY-1001 : Pin misalignment score is improved from 1113 to 1112
PHY-1001 : Pin misalignment score is improved from 1112 to 1112
PHY-1001 : Pin local connectivity score is improved from 185 to 0
PHY-1001 : End pin swap;  1.495077s wall, 1.450809s user + 0.031200s system = 1.482009s CPU (99.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1305 instances
RUN-1001 : 598 mslices, 597 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 3641 nets
RUN-1001 : 1951 nets have 2 pins
RUN-1001 : 1352 nets have [3 - 5] pins
RUN-1001 : 187 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 217888, over cnt = 807(10%), over = 1358, worst = 13
PHY-1002 : len = 220752, over cnt = 492(6%), over = 668, worst = 8
PHY-1002 : len = 222192, over cnt = 423(5%), over = 515, worst = 7
PHY-1002 : len = 230552, over cnt = 116(1%), over = 132, worst = 5
PHY-1002 : len = 233360, over cnt = 54(0%), over = 65, worst = 4
PHY-1002 : len = 234848, over cnt = 38(0%), over = 49, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 14773, tnet num: 3639, tinst num: 1303, tnode num: 18343, tedge num: 24486.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 50 out of 3641 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  2.730895s wall, 2.979619s user + 0.046800s system = 3.026419s CPU (110.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.115966s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (94.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.285373s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (147.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 452864, over cnt = 420(0%), over = 436, worst = 2
PHY-1001 : End Routed; 18.876106s wall, 23.696552s user + 0.561604s system = 24.258156s CPU (128.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 440624, over cnt = 168(0%), over = 169, worst = 2
PHY-1001 : End DR Iter 1; 4.933072s wall, 4.929632s user + 0.000000s system = 4.929632s CPU (99.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 435304, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 2; 2.316081s wall, 2.324415s user + 0.000000s system = 2.324415s CPU (100.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 435416, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 435416
PHY-1001 : End DR Iter 3; 0.093053s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (100.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  31.024609s wall, 36.005031s user + 0.733205s system = 36.738236s CPU (118.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  35.375846s wall, 40.607060s user + 0.826805s system = 41.433866s CPU (117.1%)

RUN-1004 : used memory is 546 MB, reserved memory is 568 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 2292   out of   4480   51.16%
#reg                 1760   out of   4480   39.29%
#le                  2365
  #lut only           605   out of   2365   25.58%
  #reg only            73   out of   2365    3.09%
  #lut&reg           1687   out of   2365   71.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 8
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.854423s wall, 1.778411s user + 0.046800s system = 1.825212s CPU (98.4%)

RUN-1004 : used memory is 546 MB, reserved memory is 568 MB, peak memory is 666 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 14773, tnet num: 3639, tinst num: 1303, tnode num: 18343, tedge num: 24486.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.271656s wall, 2.246414s user + 0.046800s system = 2.293215s CPU (100.9%)

RUN-1004 : used memory is 578 MB, reserved memory is 600 MB, peak memory is 666 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000101101101011001100100100 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1305
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3641, pip num: 35064
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 932 valid insts, and 93916 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000101101101011001100100100 -f Quick_Start.btc" in  10.106279s wall, 18.938521s user + 0.109201s system = 19.047722s CPU (188.5%)

RUN-1004 : used memory is 591 MB, reserved memory is 611 MB, peak memory is 666 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.769675s wall, 0.592804s user + 0.405603s system = 0.998406s CPU (14.7%)

RUN-1004 : used memory is 619 MB, reserved memory is 639 MB, peak memory is 666 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.316526s wall, 1.622410s user + 0.561604s system = 2.184014s CPU (26.3%)

RUN-1004 : used memory is 609 MB, reserved memory is 629 MB, peak memory is 666 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000101010000100000000000000001000
KIT-1004 : ChipWatcher: the value of status register = 110000001101101110
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x93_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x93_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x93_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x93_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x93_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x93_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000101010000100000000000000000000
GUI-1001 : Disable net trigger pwm[0] success
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pnumcnt8[23]' does not have a driver in CPLD_SOC_AHB_TOP.v(51)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 25 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5443/180 useful/useless nets, 4971/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 248 distributor mux.
SYN-1016 : Merged 590 instances.
SYN-1015 : Optimize round 1, 2055 better
SYN-1014 : Optimize round 2
SYN-1032 : 4762/1561 useful/useless nets, 4290/272 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 410 better
SYN-1014 : Optimize round 3
SYN-1032 : 4762/0 useful/useless nets, 4290/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.684880s wall, 1.887612s user + 0.093601s system = 1.981213s CPU (117.6%)

RUN-1004 : used memory is 507 MB, reserved memory is 545 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         2306
  #and                417
  #nand                 0
  #or                 296
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 91
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF               1486
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              44
#MACRO_MUX           1432

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |820    |1486   |60     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4893/16 useful/useless nets, 4422/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6125/0 useful/useless nets, 5654/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 634 better
SYN-2501 : Optimize round 2
SYN-1032 : 6123/0 useful/useless nets, 5652/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 6547/0 useful/useless nets, 6076/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 23814, tnet num: 6554, tinst num: 6067, tnode num: 44509, tedge num: 44948.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6554 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1617 (3.97), #lev = 7 (3.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1617 (3.97), #lev = 7 (3.97)
SYN-2581 : Mapping with K=5, #lut = 1617 (3.97), #lev = 7 (3.97)
SYN-3001 : Logic optimization runtime opt =   0.24 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3566 instances into 1617 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4582/0 useful/useless nets, 4111/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1478 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 200 adder to BLE ...
SYN-4008 : Packed 200 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1617 LUT to BLE ...
SYN-4008 : Packed 1617 LUT and 744 SEQ to BLE.
SYN-4003 : Packing 734 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (734 nodes)...
SYN-4004 : #1: Packed 239 SEQ (29713 nodes)...
SYN-4004 : #2: Packed 490 SEQ (320514 nodes)...
SYN-4004 : #3: Packed 714 SEQ (156786 nodes)...
SYN-4004 : #4: Packed 734 SEQ (3317 nodes)...
SYN-4004 : #5: Packed 734 SEQ (0 nodes)...
SYN-4005 : Packed 734 SEQ with LUT/SLICE
SYN-4006 : 159 single LUT's are left
SYN-4006 : 734 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1617/2369 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1992   out of   4480   44.46%
#reg                 1478   out of   4480   32.99%
#le                  1992
  #lut only           514   out of   1992   25.80%
  #reg only             0   out of   1992    0.00%
  #lut&reg           1478   out of   1992   74.20%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 8
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1992  |1992  |1478  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  8.369992s wall, 8.611255s user + 0.156001s system = 8.767256s CPU (104.7%)

RUN-1004 : used memory is 526 MB, reserved memory is 564 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.417786s wall, 1.310408s user + 0.046800s system = 1.357209s CPU (95.7%)

RUN-1004 : used memory is 526 MB, reserved memory is 564 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: pnumcnt4[0] will be renamed with PWM4/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt4[10] will be renamed with PWM4/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt4[11] will be renamed with PWM4/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt4[12] will be renamed with PWM4/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt4[13] will be renamed with PWM4/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt4[14] will be renamed with PWM4/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt4[15] will be renamed with PWM4/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt4[16] will be renamed with PWM4/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt4[17] will be renamed with PWM4/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt4[18] will be renamed with PWM4/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt4[19] will be renamed with PWM4/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt4[1] will be renamed with PWM4/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt4[20] will be renamed with PWM4/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt4[21] will be renamed with PWM4/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt4[22] will be renamed with PWM4/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt4[23] will be renamed with PWM4/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt4[2] will be renamed with PWM4/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt4[3] will be renamed with PWM4/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt4[4] will be renamed with PWM4/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt4[5] will be renamed with PWM4/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt4[6] will be renamed with PWM4/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt4[7] will be renamed with PWM4/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt4[8] will be renamed with PWM4/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt4[9] will be renamed with PWM4/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: pnumcnt5[0] will be renamed with PWM5/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt5[10] will be renamed with PWM5/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt5[11] will be renamed with PWM5/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt5[12] will be renamed with PWM5/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt5[13] will be renamed with PWM5/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt5[14] will be renamed with PWM5/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt5[15] will be renamed with PWM5/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt5[16] will be renamed with PWM5/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt5[17] will be renamed with PWM5/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt5[18] will be renamed with PWM5/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt5[19] will be renamed with PWM5/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt5[1] will be renamed with PWM5/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt5[20] will be renamed with PWM5/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt5[21] will be renamed with PWM5/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt5[22] will be renamed with PWM5/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt5[23] will be renamed with PWM5/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt5[2] will be renamed with PWM5/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt5[3] will be renamed with PWM5/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt5[4] will be renamed with PWM5/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt5[5] will be renamed with PWM5/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt5[6] will be renamed with PWM5/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt5[7] will be renamed with PWM5/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt5[8] will be renamed with PWM5/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt5[9] will be renamed with PWM5/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: pnumcnt6[0] will be renamed with PWM6/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt6[10] will be renamed with PWM6/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt6[11] will be renamed with PWM6/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt6[12] will be renamed with PWM6/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt6[13] will be renamed with PWM6/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt6[14] will be renamed with PWM6/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt6[15] will be renamed with PWM6/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt6[16] will be renamed with PWM6/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt6[17] will be renamed with PWM6/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt6[18] will be renamed with PWM6/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt6[19] will be renamed with PWM6/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt6[1] will be renamed with PWM6/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt6[20] will be renamed with PWM6/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt6[21] will be renamed with PWM6/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt6[22] will be renamed with PWM6/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt6[23] will be renamed with PWM6/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt6[2] will be renamed with PWM6/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt6[3] will be renamed with PWM6/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt6[4] will be renamed with PWM6/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt6[5] will be renamed with PWM6/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt6[6] will be renamed with PWM6/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt6[7] will be renamed with PWM6/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt6[8] will be renamed with PWM6/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt6[9] will be renamed with PWM6/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: pnumcnt7[0] will be renamed with PWM7/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt7[10] will be renamed with PWM7/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt7[11] will be renamed with PWM7/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt7[12] will be renamed with PWM7/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt7[13] will be renamed with PWM7/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt7[14] will be renamed with PWM7/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt7[15] will be renamed with PWM7/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt7[16] will be renamed with PWM7/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt7[17] will be renamed with PWM7/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt7[18] will be renamed with PWM7/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt7[19] will be renamed with PWM7/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt7[1] will be renamed with PWM7/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt7[20] will be renamed with PWM7/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt7[21] will be renamed with PWM7/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt7[22] will be renamed with PWM7/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt7[23] will be renamed with PWM7/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt7[2] will be renamed with PWM7/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt7[3] will be renamed with PWM7/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt7[4] will be renamed with PWM7/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt7[5] will be renamed with PWM7/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt7[6] will be renamed with PWM7/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt7[7] will be renamed with PWM7/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt7[8] will be renamed with PWM7/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt7[9] will be renamed with PWM7/RemaTxNum[9] for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 32 trigger nets, 93 data nets.
KIT-1004 : Chipwatcher code = 1101011011100110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4244/120 useful/useless nets, 2170/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 4041/203 useful/useless nets, 1967/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 4041/0 useful/useless nets, 1967/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.560625s wall, 1.731611s user + 0.046800s system = 1.778411s CPU (114.0%)

RUN-1004 : used memory is 526 MB, reserved memory is 564 MB, peak memory is 666 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4080/0 useful/useless nets, 2011/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4069/0 useful/useless nets, 2000/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4221/0 useful/useless nets, 2152/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 4189/0 useful/useless nets, 2120/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 4396/6 useful/useless nets, 2327/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 16953, tnet num: 4397, tinst num: 2322, tnode num: 24284, tedge num: 29919.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4397 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4254/0 useful/useless nets, 2185/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1097 nodes)...
SYN-4004 : #2: Packed 66 SEQ (11370 nodes)...
SYN-4004 : #3: Packed 98 SEQ (7845 nodes)...
SYN-4004 : #4: Packed 105 SEQ (9907 nodes)...
SYN-4004 : #5: Packed 118 SEQ (23974 nodes)...
SYN-4004 : #6: Packed 131 SEQ (39786 nodes)...
SYN-4004 : #7: Packed 132 SEQ (27891 nodes)...
SYN-4004 : #8: Packed 133 SEQ (18447 nodes)...
SYN-4004 : #9: Packed 134 SEQ (8424 nodes)...
SYN-4004 : #10: Packed 134 SEQ (4598 nodes)...
SYN-4005 : Packed 134 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 189/1872 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  3.651577s wall, 3.728424s user + 0.078001s system = 3.806424s CPU (104.2%)

RUN-1004 : used memory is 526 MB, reserved memory is 564 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.536548s wall, 5.865638s user + 0.218401s system = 6.084039s CPU (109.9%)

RUN-1004 : used memory is 526 MB, reserved memory is 564 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (88 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1294 instances
RUN-1001 : 592 mslices, 592 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 3606 nets
RUN-1001 : 1922 nets have 2 pins
RUN-1001 : 1346 nets have [3 - 5] pins
RUN-1001 : 187 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1292 instances, 1184 slices, 26 macros(241 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 14646, tnet num: 3604, tinst num: 1292, tnode num: 18175, tedge num: 24299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.697893s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (114.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 558130
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 52%, beta_incr = 0.682857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(543): len = 357370, overlap = 64.75
PHY-3002 : Step(544): len = 256895, overlap = 107.5
PHY-3002 : Step(545): len = 214903, overlap = 123.75
PHY-3002 : Step(546): len = 168188, overlap = 163
PHY-3002 : Step(547): len = 139284, overlap = 176.75
PHY-3002 : Step(548): len = 131035, overlap = 180.5
PHY-3002 : Step(549): len = 111731, overlap = 191.75
PHY-3002 : Step(550): len = 94908.2, overlap = 202.5
PHY-3002 : Step(551): len = 86589.1, overlap = 206.25
PHY-3002 : Step(552): len = 80353.4, overlap = 208.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.94164e-06
PHY-3002 : Step(553): len = 79068.1, overlap = 205.25
PHY-3002 : Step(554): len = 80513.4, overlap = 203.75
PHY-3002 : Step(555): len = 79918.7, overlap = 203.25
PHY-3002 : Step(556): len = 80049.4, overlap = 203
PHY-3002 : Step(557): len = 81876.3, overlap = 197.5
PHY-3002 : Step(558): len = 82911.6, overlap = 185.75
PHY-3002 : Step(559): len = 83297.4, overlap = 182.5
PHY-3002 : Step(560): len = 83635.8, overlap = 181
PHY-3002 : Step(561): len = 84985.2, overlap = 172.25
PHY-3002 : Step(562): len = 87035.7, overlap = 157.25
PHY-3002 : Step(563): len = 86691, overlap = 158.25
PHY-3002 : Step(564): len = 86418.9, overlap = 160
PHY-3002 : Step(565): len = 86410.9, overlap = 159.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.88329e-06
PHY-3002 : Step(566): len = 87231.4, overlap = 158.5
PHY-3002 : Step(567): len = 87867.5, overlap = 157
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.01673e-06
PHY-3002 : Step(568): len = 89789.2, overlap = 151.75
PHY-3002 : Step(569): len = 95093.5, overlap = 139.75
PHY-3002 : Step(570): len = 96100.4, overlap = 141.75
PHY-3002 : Step(571): len = 96559.3, overlap = 138.5
PHY-3002 : Step(572): len = 99780.6, overlap = 127.5
PHY-3002 : Step(573): len = 101541, overlap = 119.75
PHY-3002 : Step(574): len = 101259, overlap = 118
PHY-3002 : Step(575): len = 101518, overlap = 117
PHY-3002 : Step(576): len = 101428, overlap = 116.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.78739e-05
PHY-3002 : Step(577): len = 102920, overlap = 114.75
PHY-3002 : Step(578): len = 105240, overlap = 110
PHY-3002 : Step(579): len = 107282, overlap = 105.75
PHY-3002 : Step(580): len = 108039, overlap = 100
PHY-3002 : Step(581): len = 109610, overlap = 99
PHY-3002 : Step(582): len = 113187, overlap = 93.25
PHY-3002 : Step(583): len = 113234, overlap = 93.75
PHY-3002 : Step(584): len = 113373, overlap = 94.75
PHY-3002 : Step(585): len = 113661, overlap = 94.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.3616e-05
PHY-3002 : Step(586): len = 115664, overlap = 86
PHY-3002 : Step(587): len = 116825, overlap = 89.75
PHY-3002 : Step(588): len = 118088, overlap = 83.5
PHY-3002 : Step(589): len = 119028, overlap = 82.5
PHY-3002 : Step(590): len = 120296, overlap = 82
PHY-3002 : Step(591): len = 121100, overlap = 79.75
PHY-3002 : Step(592): len = 122700, overlap = 75.75
PHY-3002 : Step(593): len = 125484, overlap = 60.5
PHY-3002 : Step(594): len = 126301, overlap = 61.75
PHY-3002 : Step(595): len = 126494, overlap = 66
PHY-3002 : Step(596): len = 127404, overlap = 67
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.31061e-05
PHY-3002 : Step(597): len = 128120, overlap = 66.75
PHY-3002 : Step(598): len = 129034, overlap = 67
PHY-3002 : Step(599): len = 129670, overlap = 65.25
PHY-3002 : Step(600): len = 131844, overlap = 64.5
PHY-3002 : Step(601): len = 133467, overlap = 61.75
PHY-3002 : Step(602): len = 134399, overlap = 60.75
PHY-3002 : Step(603): len = 134928, overlap = 60.25
PHY-3002 : Step(604): len = 136644, overlap = 57.5
PHY-3002 : Step(605): len = 139599, overlap = 57.5
PHY-3002 : Step(606): len = 139658, overlap = 53.75
PHY-3002 : Step(607): len = 139713, overlap = 54.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000126212
PHY-3002 : Step(608): len = 140363, overlap = 58.75
PHY-3002 : Step(609): len = 142497, overlap = 55.25
PHY-3002 : Step(610): len = 143764, overlap = 51
PHY-3002 : Step(611): len = 143640, overlap = 50.5
PHY-3002 : Step(612): len = 143641, overlap = 50.25
PHY-3002 : Step(613): len = 144026, overlap = 50.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009407s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 59%, beta_incr = 0.682857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.698407s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.422159s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67138e-05
PHY-3002 : Step(614): len = 145621, overlap = 59.25
PHY-3002 : Step(615): len = 141004, overlap = 68
PHY-3002 : Step(616): len = 136597, overlap = 75.5
PHY-3002 : Step(617): len = 132935, overlap = 80.25
PHY-3002 : Step(618): len = 130097, overlap = 83
PHY-3002 : Step(619): len = 126892, overlap = 79.75
PHY-3002 : Step(620): len = 124143, overlap = 76.75
PHY-3002 : Step(621): len = 122981, overlap = 79.25
PHY-3002 : Step(622): len = 122206, overlap = 80.75
PHY-3002 : Step(623): len = 121688, overlap = 79.5
PHY-3002 : Step(624): len = 121651, overlap = 76.75
PHY-3002 : Step(625): len = 121932, overlap = 72
PHY-3002 : Step(626): len = 121680, overlap = 75.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.34275e-05
PHY-3002 : Step(627): len = 124842, overlap = 64.75
PHY-3002 : Step(628): len = 132726, overlap = 60.25
PHY-3002 : Step(629): len = 132135, overlap = 62.25
PHY-3002 : Step(630): len = 131877, overlap = 63.25
PHY-3002 : Step(631): len = 132051, overlap = 64.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.68551e-05
PHY-3002 : Step(632): len = 138153, overlap = 56.75
PHY-3002 : Step(633): len = 145102, overlap = 47.5
PHY-3002 : Step(634): len = 145169, overlap = 45.5
PHY-3002 : Step(635): len = 145260, overlap = 43.25
PHY-3002 : Step(636): len = 146140, overlap = 43.75
PHY-3002 : Step(637): len = 146280, overlap = 43.75
PHY-3002 : Step(638): len = 147113, overlap = 42.5
PHY-3002 : Step(639): len = 146984, overlap = 43.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00013371
PHY-3002 : Step(640): len = 152047, overlap = 32.5
PHY-3002 : Step(641): len = 155779, overlap = 26.5
PHY-3002 : Step(642): len = 155374, overlap = 26.25
PHY-3002 : Step(643): len = 155428, overlap = 26.5
PHY-3002 : Step(644): len = 156104, overlap = 28
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000252076
PHY-3002 : Step(645): len = 162092, overlap = 26.5
PHY-3002 : Step(646): len = 164039, overlap = 25
PHY-3002 : Step(647): len = 165864, overlap = 20.5
PHY-3002 : Step(648): len = 166440, overlap = 18.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 59%, beta_incr = 0.682857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.703265s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (99.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426778s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000143095
PHY-3002 : Step(649): len = 169040, overlap = 74.5
PHY-3002 : Step(650): len = 163320, overlap = 76.75
PHY-3002 : Step(651): len = 159664, overlap = 71.5
PHY-3002 : Step(652): len = 155538, overlap = 80
PHY-3002 : Step(653): len = 150374, overlap = 81.5
PHY-3002 : Step(654): len = 147129, overlap = 87.5
PHY-3002 : Step(655): len = 143839, overlap = 87
PHY-3002 : Step(656): len = 140712, overlap = 84
PHY-3002 : Step(657): len = 139042, overlap = 88.5
PHY-3002 : Step(658): len = 137577, overlap = 90.75
PHY-3002 : Step(659): len = 136649, overlap = 92.5
PHY-3002 : Step(660): len = 136320, overlap = 90
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000286191
PHY-3002 : Step(661): len = 142426, overlap = 87
PHY-3002 : Step(662): len = 145290, overlap = 82.5
PHY-3002 : Step(663): len = 148871, overlap = 80.5
PHY-3002 : Step(664): len = 149562, overlap = 78.75
PHY-3002 : Step(665): len = 149584, overlap = 78.5
PHY-3002 : Step(666): len = 149798, overlap = 82.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000539247
PHY-3002 : Step(667): len = 154818, overlap = 75.25
PHY-3002 : Step(668): len = 157125, overlap = 72
PHY-3002 : Step(669): len = 160418, overlap = 65.25
PHY-3002 : Step(670): len = 161750, overlap = 64.5
PHY-3002 : Step(671): len = 162284, overlap = 61.5
PHY-3002 : Step(672): len = 162886, overlap = 62.75
PHY-3002 : Step(673): len = 163662, overlap = 60.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00106992
PHY-3002 : Step(674): len = 167155, overlap = 61
PHY-3002 : Step(675): len = 168341, overlap = 59.75
PHY-3002 : Step(676): len = 170258, overlap = 58
PHY-3002 : Step(677): len = 171654, overlap = 59
PHY-3002 : Step(678): len = 172415, overlap = 56.5
PHY-3002 : Step(679): len = 173046, overlap = 57
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0021071
PHY-3002 : Step(680): len = 175364, overlap = 56.75
PHY-3002 : Step(681): len = 176565, overlap = 52.25
PHY-3002 : Step(682): len = 177609, overlap = 51.25
PHY-3002 : Step(683): len = 178413, overlap = 50.25
PHY-3002 : Step(684): len = 178933, overlap = 50
PHY-3002 : Step(685): len = 179457, overlap = 51.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.510685s wall, 0.405603s user + 0.171601s system = 0.577204s CPU (113.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 59%, beta_incr = 0.682857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.598303s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.433696s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (107.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000433966
PHY-3002 : Step(686): len = 172172, overlap = 36.5
PHY-3002 : Step(687): len = 170454, overlap = 44.25
PHY-3002 : Step(688): len = 167706, overlap = 47.75
PHY-3002 : Step(689): len = 166350, overlap = 48.75
PHY-3002 : Step(690): len = 165255, overlap = 55.5
PHY-3002 : Step(691): len = 164619, overlap = 54.25
PHY-3002 : Step(692): len = 164305, overlap = 56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000867932
PHY-3002 : Step(693): len = 167736, overlap = 49.5
PHY-3002 : Step(694): len = 168223, overlap = 45.25
PHY-3002 : Step(695): len = 169357, overlap = 43.25
PHY-3002 : Step(696): len = 170180, overlap = 42.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00173586
PHY-3002 : Step(697): len = 172400, overlap = 43.75
PHY-3002 : Step(698): len = 173265, overlap = 43.75
PHY-3002 : Step(699): len = 174005, overlap = 45.75
PHY-3002 : Step(700): len = 174727, overlap = 43.75
PHY-3002 : Step(701): len = 175446, overlap = 40.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022115s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (70.5%)

PHY-3001 : Legalized: Len = 176887, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 750 tiles.
PHY-3001 : 24 instances has been re-located, deltaX = 24, deltaY = 10.
PHY-3001 : Final: Len = 177267, Over = 0
RUN-1003 : finish command "place" in  16.070259s wall, 22.386143s user + 1.560010s system = 23.946154s CPU (149.0%)

RUN-1004 : used memory is 528 MB, reserved memory is 565 MB, peak memory is 666 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1522 to 1050
PHY-1001 : Pin misalignment score is improved from 1050 to 1036
PHY-1001 : Pin misalignment score is improved from 1036 to 1033
PHY-1001 : Pin misalignment score is improved from 1033 to 1032
PHY-1001 : Pin misalignment score is improved from 1032 to 1032
PHY-1001 : Pin local connectivity score is improved from 272 to 0
PHY-1001 : Pin misalignment score is improved from 1258 to 1061
PHY-1001 : Pin misalignment score is improved from 1061 to 1056
PHY-1001 : Pin misalignment score is improved from 1056 to 1056
PHY-1001 : Pin local connectivity score is improved from 183 to 0
PHY-1001 : End pin swap;  1.659506s wall, 1.653611s user + 0.015600s system = 1.669211s CPU (100.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 1294 instances
RUN-1001 : 592 mslices, 592 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 3606 nets
RUN-1001 : 1922 nets have 2 pins
RUN-1001 : 1346 nets have [3 - 5] pins
RUN-1001 : 187 nets have [6 - 10] pins
RUN-1001 : 70 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 226216, over cnt = 757(9%), over = 1276, worst = 12
PHY-1002 : len = 229008, over cnt = 457(5%), over = 628, worst = 10
PHY-1002 : len = 230584, over cnt = 399(4%), over = 490, worst = 8
PHY-1002 : len = 238168, over cnt = 104(1%), over = 126, worst = 6
PHY-1002 : len = 241136, over cnt = 40(0%), over = 55, worst = 4
PHY-1002 : len = 242000, over cnt = 29(0%), over = 43, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 14646, tnet num: 3604, tinst num: 1292, tnode num: 18175, tedge num: 24299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 5 out of 3606 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  2.738696s wall, 2.808018s user + 0.000000s system = 2.808018s CPU (102.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.119484s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (104.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 39000, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.156549s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 38928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006522s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (478.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 91% nets.
PHY-1002 : len = 465208, over cnt = 329(0%), over = 340, worst = 2
PHY-1001 : End Routed; 19.867450s wall, 22.682545s user + 0.187201s system = 22.869747s CPU (115.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 452552, over cnt = 99(0%), over = 99, worst = 1
PHY-1001 : End DR Iter 1; 3.634886s wall, 3.744024s user + 0.046800s system = 3.790824s CPU (104.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 451120, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 2; 0.819741s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (97.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 451192, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.067344s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (92.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 451304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 451304
PHY-1001 : End DR Iter 4; 0.052103s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (89.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  29.082023s wall, 32.042605s user + 0.265202s system = 32.307807s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  33.604308s wall, 36.644635s user + 0.296402s system = 36.941037s CPU (109.9%)

RUN-1004 : used memory is 557 MB, reserved memory is 589 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 2267   out of   4480   50.60%
#reg                 1746   out of   4480   38.97%
#le                  2347
  #lut only           601   out of   2347   25.61%
  #reg only            80   out of   2347    3.41%
  #lut&reg           1666   out of   2347   70.98%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 8
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.860675s wall, 1.840812s user + 0.015600s system = 1.856412s CPU (99.8%)

RUN-1004 : used memory is 557 MB, reserved memory is 589 MB, peak memory is 666 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 14646, tnet num: 3604, tinst num: 1292, tnode num: 18175, tedge num: 24299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 3604 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.265836s wall, 2.184014s user + 0.031200s system = 2.215214s CPU (97.8%)

RUN-1004 : used memory is 593 MB, reserved memory is 624 MB, peak memory is 666 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000101101101101011011100110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 1294
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 3606, pip num: 35193
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 938 valid insts, and 94103 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000101101101101011011100110 -f Quick_Start.btc" in  10.455607s wall, 19.718526s user + 0.031200s system = 19.749727s CPU (188.9%)

RUN-1004 : used memory is 597 MB, reserved memory is 626 MB, peak memory is 666 MB
GUI-1001 : Disable bus trigger net PWM0/RemaTxNum success
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-8007 ERROR: syntax error near '&&' in OnePWM.v(19)
HDL-8007 ERROR: syntax error near 'else' in OnePWM.v(21)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in OnePWM.v(21)
HDL-8007 ERROR: ignore module module due to previous errors in OnePWM.v(59)
HDL-1007 : Verilog file 'OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pnumcnt8[23]' does not have a driver in CPLD_SOC_AHB_TOP.v(51)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 25 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5459/180 useful/useless nets, 4987/96 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 248 distributor mux.
SYN-1016 : Merged 590 instances.
SYN-1015 : Optimize round 1, 2047 better
SYN-1014 : Optimize round 2
SYN-1032 : 4786/1545 useful/useless nets, 4314/272 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 410 better
SYN-1014 : Optimize round 3
SYN-1032 : 4786/0 useful/useless nets, 4314/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.650440s wall, 2.012413s user + 0.046800s system = 2.059213s CPU (124.8%)

RUN-1004 : used memory is 575 MB, reserved memory is 603 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         2314
  #and                417
  #nand                 0
  #or                 296
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 91
  #bufif1               0
  #MX21                24
  #FADD                 0
  #DFF               1486
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ              44
#MACRO_MUX           1432

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |828    |1486   |60     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4925/16 useful/useless nets, 4454/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6157/0 useful/useless nets, 5686/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 634 better
SYN-2501 : Optimize round 2
SYN-1032 : 6155/0 useful/useless nets, 5684/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 6579/0 useful/useless nets, 6108/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 23910, tnet num: 6586, tinst num: 6099, tnode num: 44717, tedge num: 45140.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1623 (3.95), #lev = 7 (3.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1623 (3.95), #lev = 7 (3.98)
SYN-2581 : Mapping with K=5, #lut = 1623 (3.95), #lev = 7 (3.98)
SYN-3001 : Logic optimization runtime opt =   0.25 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3574 instances into 1623 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 4612/0 useful/useless nets, 4141/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1486 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 200 adder to BLE ...
SYN-4008 : Packed 200 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1623 LUT to BLE ...
SYN-4008 : Packed 1623 LUT and 752 SEQ to BLE.
SYN-4003 : Packing 734 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (734 nodes)...
SYN-4004 : #1: Packed 234 SEQ (29716 nodes)...
SYN-4004 : #2: Packed 491 SEQ (324475 nodes)...
SYN-4004 : #3: Packed 714 SEQ (158803 nodes)...
SYN-4004 : #4: Packed 734 SEQ (3484 nodes)...
SYN-4004 : #5: Packed 734 SEQ (0 nodes)...
SYN-4005 : Packed 734 SEQ with LUT/SLICE
SYN-4006 : 155 single LUT's are left
SYN-4006 : 734 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 1623/2391 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1995   out of   4480   44.53%
#reg                 1486   out of   4480   33.17%
#le                  1995
  #lut only           509   out of   1995   25.51%
  #reg only             0   out of   1995    0.00%
  #lut&reg           1486   out of   1995   74.49%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1995  |1995  |1486  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  7.902049s wall, 8.205653s user + 0.156001s system = 8.361654s CPU (105.8%)

RUN-1004 : used memory is 577 MB, reserved memory is 604 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.325172s wall, 1.357209s user + 0.031200s system = 1.388409s CPU (104.8%)

RUN-1004 : used memory is 577 MB, reserved memory is 604 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt4[0] will be renamed with PWM4/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt4[10] will be renamed with PWM4/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt4[11] will be renamed with PWM4/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt4[12] will be renamed with PWM4/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt4[13] will be renamed with PWM4/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt4[14] will be renamed with PWM4/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt4[15] will be renamed with PWM4/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt4[16] will be renamed with PWM4/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt4[17] will be renamed with PWM4/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt4[18] will be renamed with PWM4/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt4[19] will be renamed with PWM4/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt4[1] will be renamed with PWM4/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt4[20] will be renamed with PWM4/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt4[21] will be renamed with PWM4/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt4[22] will be renamed with PWM4/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt4[23] will be renamed with PWM4/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt4[2] will be renamed with PWM4/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt4[3] will be renamed with PWM4/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt4[4] will be renamed with PWM4/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt4[5] will be renamed with PWM4/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt4[6] will be renamed with PWM4/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt4[7] will be renamed with PWM4/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt4[8] will be renamed with PWM4/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt4[9] will be renamed with PWM4/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[4] will be renamed with PWM4/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[4] will be renamed with PWM4/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt5[0] will be renamed with PWM5/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt5[10] will be renamed with PWM5/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt5[11] will be renamed with PWM5/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt5[12] will be renamed with PWM5/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt5[13] will be renamed with PWM5/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt5[14] will be renamed with PWM5/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt5[15] will be renamed with PWM5/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt5[16] will be renamed with PWM5/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt5[17] will be renamed with PWM5/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt5[18] will be renamed with PWM5/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt5[19] will be renamed with PWM5/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt5[1] will be renamed with PWM5/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt5[20] will be renamed with PWM5/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt5[21] will be renamed with PWM5/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt5[22] will be renamed with PWM5/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt5[23] will be renamed with PWM5/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt5[2] will be renamed with PWM5/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt5[3] will be renamed with PWM5/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt5[4] will be renamed with PWM5/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt5[5] will be renamed with PWM5/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt5[6] will be renamed with PWM5/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt5[7] will be renamed with PWM5/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt5[8] will be renamed with PWM5/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt5[9] will be renamed with PWM5/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[5] will be renamed with PWM5/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[5] will be renamed with PWM5/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt6[0] will be renamed with PWM6/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt6[10] will be renamed with PWM6/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt6[11] will be renamed with PWM6/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt6[12] will be renamed with PWM6/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt6[13] will be renamed with PWM6/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt6[14] will be renamed with PWM6/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt6[15] will be renamed with PWM6/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt6[16] will be renamed with PWM6/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt6[17] will be renamed with PWM6/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt6[18] will be renamed with PWM6/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt6[19] will be renamed with PWM6/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt6[1] will be renamed with PWM6/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt6[20] will be renamed with PWM6/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt6[21] will be renamed with PWM6/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt6[22] will be renamed with PWM6/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt6[23] will be renamed with PWM6/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt6[2] will be renamed with PWM6/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt6[3] will be renamed with PWM6/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt6[4] will be renamed with PWM6/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt6[5] will be renamed with PWM6/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt6[6] will be renamed with PWM6/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt6[7] will be renamed with PWM6/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt6[8] will be renamed with PWM6/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt6[9] will be renamed with PWM6/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[6] will be renamed with PWM6/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[6] will be renamed with PWM6/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt7[0] will be renamed with PWM7/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt7[10] will be renamed with PWM7/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt7[11] will be renamed with PWM7/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt7[12] will be renamed with PWM7/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt7[13] will be renamed with PWM7/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt7[14] will be renamed with PWM7/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt7[15] will be renamed with PWM7/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt7[16] will be renamed with PWM7/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt7[17] will be renamed with PWM7/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt7[18] will be renamed with PWM7/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt7[19] will be renamed with PWM7/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt7[1] will be renamed with PWM7/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt7[20] will be renamed with PWM7/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt7[21] will be renamed with PWM7/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt7[22] will be renamed with PWM7/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt7[23] will be renamed with PWM7/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt7[2] will be renamed with PWM7/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt7[3] will be renamed with PWM7/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt7[4] will be renamed with PWM7/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt7[5] will be renamed with PWM7/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt7[6] will be renamed with PWM7/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt7[7] will be renamed with PWM7/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt7[8] will be renamed with PWM7/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt7[9] will be renamed with PWM7/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[7] will be renamed with PWM7/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[7] will be renamed with PWM7/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 32 trigger nets, 117 data nets.
KIT-1004 : Chipwatcher code = 1100111100010110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: BRAM capacity is not enough.
GUI-8306 ERROR: compile chipwatcher failed!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pnumcnt4[23]' does not have a driver in CPLD_SOC_AHB_TOP.v(51)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt4[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i9[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt5[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i8[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt6[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i7[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt7[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i6[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt8[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcnt9[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntA[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntB[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[10]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[11]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[12]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[13]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[14]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[15]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[16]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[17]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[18]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[19]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[20]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[21]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[22]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[23]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[8]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntC[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i1[9]" in CPLD_SOC_AHB_TOP.v(124)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntD[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i5[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntE[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i4[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[0]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[0]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[10]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[11]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[12]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[13]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[14]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[15]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[16]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[16]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[17]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[17]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[18]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[18]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[19]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[19]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[1]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[1]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[20]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[21]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[22]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[23]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[2]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[2]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[3]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[3]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[4]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[5]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[6]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[7]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[8]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pnumcntF[9]" in CPLD_SOC_AHB_TOP.v(51)
SYN-5014 WARNING: the net's pin: pin "i3[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3003/148 useful/useless nets, 2727/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 124 distributor mux.
SYN-1016 : Merged 632 instances.
SYN-1015 : Optimize round 1, 1397 better
SYN-1014 : Optimize round 2
SYN-1032 : 2682/809 useful/useless nets, 2406/152 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 348 better
SYN-1014 : Optimize round 3
SYN-1032 : 2682/0 useful/useless nets, 2406/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.026077s wall, 1.466409s user + 0.093601s system = 1.560010s CPU (152.0%)

RUN-1004 : used memory is 578 MB, reserved memory is 604 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         1322
  #and                273
  #nand                 0
  #or                 188
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 63
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                782
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              24
#MACRO_MUX            780

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |540    |782    |32     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2801/24 useful/useless nets, 2526/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3421/0 useful/useless nets, 3146/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3419/0 useful/useless nets, 3144/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3631/0 useful/useless nets, 3356/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 13050, tnet num: 3646, tinst num: 3355, tnode num: 23977, tedge num: 24156.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 867 (3.95), #lev = 7 (3.93)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 867 (3.95), #lev = 7 (3.93)
SYN-2581 : Mapping with K=5, #lut = 867 (3.95), #lev = 7 (3.93)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1982 instances into 867 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2508/0 useful/useless nets, 2233/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 782 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 867 LUT to BLE ...
SYN-4008 : Packed 867 LUT and 408 SEQ to BLE.
SYN-4003 : Packing 374 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (374 nodes)...
SYN-4004 : #1: Packed 129 SEQ (12780 nodes)...
SYN-4004 : #2: Packed 230 SEQ (80177 nodes)...
SYN-4004 : #3: Packed 366 SEQ (53287 nodes)...
SYN-4004 : #4: Packed 371 SEQ (1597 nodes)...
SYN-4004 : #5: Packed 374 SEQ (157 nodes)...
SYN-4004 : #6: Packed 374 SEQ (0 nodes)...
SYN-4005 : Packed 374 SEQ with LUT/SLICE
SYN-4006 : 93 single LUT's are left
SYN-4006 : 374 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 867/1319 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1118   out of   4480   24.96%
#reg                  782   out of   4480   17.46%
#le                  1118
  #lut only           336   out of   1118   30.05%
  #reg only             0   out of   1118    0.00%
  #lut&reg            782   out of   1118   69.95%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1118  |1118  |782   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.705713s wall, 3.728424s user + 0.078001s system = 3.806424s CPU (102.7%)

RUN-1004 : used memory is 578 MB, reserved memory is 604 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 32 trigger nets, 117 data nets.
KIT-1004 : Chipwatcher code = 1100111100010110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: BRAM capacity is not enough.
GUI-8306 ERROR: compile chipwatcher failed!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2957/158 useful/useless nets, 2686/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 124 distributor mux.
SYN-1016 : Merged 159 instances.
SYN-1015 : Optimize round 1, 929 better
SYN-1014 : Optimize round 2
SYN-1032 : 2660/797 useful/useless nets, 2389/128 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 161 better
SYN-1014 : Optimize round 3
SYN-1032 : 2660/0 useful/useless nets, 2389/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         1305
  #and                273
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 63
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                777
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              24
#MACRO_MUX            780

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |528    |777    |32     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2779/24 useful/useless nets, 2509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3399/0 useful/useless nets, 3129/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3397/0 useful/useless nets, 3127/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3609/0 useful/useless nets, 3339/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 12984, tnet num: 3624, tinst num: 3338, tnode num: 23846, tedge num: 24033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.95), #lev = 7 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1970 instances into 875 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2506/0 useful/useless nets, 2236/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 777 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 875 LUT to BLE ...
SYN-4008 : Packed 875 LUT and 408 SEQ to BLE.
SYN-4003 : Packing 369 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (369 nodes)...
SYN-4004 : #1: Packed 128 SEQ (12766 nodes)...
SYN-4004 : #2: Packed 227 SEQ (91332 nodes)...
SYN-4004 : #3: Packed 362 SEQ (35673 nodes)...
SYN-4004 : #4: Packed 368 SEQ (631 nodes)...
SYN-4004 : #5: Packed 369 SEQ (32 nodes)...
SYN-4004 : #6: Packed 369 SEQ (0 nodes)...
SYN-4005 : Packed 369 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 369 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 875/1327 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1119   out of   4480   24.98%
#reg                  777   out of   4480   17.34%
#le                  1119
  #lut only           342   out of   1119   30.56%
  #reg only             0   out of   1119    0.00%
  #lut&reg            777   out of   1119   69.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1119  |1119  |777   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.496844s wall, 3.759624s user + 0.124801s system = 3.884425s CPU (111.1%)

RUN-1004 : used memory is 578 MB, reserved memory is 604 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 32 trigger nets, 117 data nets.
KIT-1004 : Chipwatcher code = 1100111100010110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: BRAM capacity is not enough.
GUI-8306 ERROR: compile chipwatcher failed!
GUI-1001 : Delete PWM0/pnumr successfully
GUI-1001 : Disable bus trigger net PWM0/FreCntr success
GUI-1001 : Disable net trigger PWM0/dir success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  1.062332s wall, 1.092007s user + 0.015600s system = 1.107607s CPU (104.3%)

RUN-1004 : used memory is 578 MB, reserved memory is 604 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 32 trigger nets, 113 data nets.
KIT-1004 : Chipwatcher code = 1110101110001010
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
SYN-8001 ERROR: BRAM capacity is not enough.
GUI-8306 ERROR: compile chipwatcher failed!
GUI-1001 : Delete PWM0/FreCntr successfully
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2957/158 useful/useless nets, 2686/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 124 distributor mux.
SYN-1016 : Merged 159 instances.
SYN-1015 : Optimize round 1, 929 better
SYN-1014 : Optimize round 2
SYN-1032 : 2660/797 useful/useless nets, 2389/128 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 161 better
SYN-1014 : Optimize round 3
SYN-1032 : 2660/0 useful/useless nets, 2389/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         1305
  #and                273
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 63
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                777
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              24
#MACRO_MUX            780

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |528    |777    |32     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2779/24 useful/useless nets, 2509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3399/0 useful/useless nets, 3129/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3397/0 useful/useless nets, 3127/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3609/0 useful/useless nets, 3339/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 12984, tnet num: 3624, tinst num: 3338, tnode num: 23846, tedge num: 24033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.95), #lev = 7 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1970 instances into 875 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2506/0 useful/useless nets, 2236/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 777 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 875 LUT to BLE ...
SYN-4008 : Packed 875 LUT and 408 SEQ to BLE.
SYN-4003 : Packing 369 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (369 nodes)...
SYN-4004 : #1: Packed 128 SEQ (12766 nodes)...
SYN-4004 : #2: Packed 227 SEQ (91332 nodes)...
SYN-4004 : #3: Packed 362 SEQ (35673 nodes)...
SYN-4004 : #4: Packed 368 SEQ (631 nodes)...
SYN-4004 : #5: Packed 369 SEQ (32 nodes)...
SYN-4004 : #6: Packed 369 SEQ (0 nodes)...
SYN-4005 : Packed 369 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 369 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 875/1327 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1119   out of   4480   24.98%
#reg                  777   out of   4480   17.34%
#le                  1119
  #lut only           342   out of   1119   30.56%
  #reg only             0   out of   1119    0.00%
  #lut&reg            777   out of   1119   69.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1119  |1119  |777   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.524138s wall, 3.556823s user + 0.093601s system = 3.650423s CPU (103.6%)

RUN-1004 : used memory is 578 MB, reserved memory is 605 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 32 trigger nets, 86 data nets.
KIT-1004 : Chipwatcher code = 1111011010110000
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2636/120 useful/useless nets, 1508/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 2433/203 useful/useless nets, 1305/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 2433/0 useful/useless nets, 1305/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2472/0 useful/useless nets, 1349/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2461/0 useful/useless nets, 1338/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2613/0 useful/useless nets, 1490/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2581/0 useful/useless nets, 1458/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2788/6 useful/useless nets, 1665/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 10925, tnet num: 2789, tinst num: 1660, tnode num: 16409, tedge num: 19706.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2646/0 useful/useless nets, 1523/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1097 nodes)...
SYN-4004 : #2: Packed 69 SEQ (9144 nodes)...
SYN-4004 : #3: Packed 99 SEQ (8076 nodes)...
SYN-4004 : #4: Packed 105 SEQ (7707 nodes)...
SYN-4004 : #5: Packed 130 SEQ (20332 nodes)...
SYN-4004 : #6: Packed 147 SEQ (21975 nodes)...
SYN-4004 : #7: Packed 149 SEQ (12030 nodes)...
SYN-4004 : #8: Packed 149 SEQ (8857 nodes)...
SYN-4004 : #9: Packed 150 SEQ (4137 nodes)...
SYN-4004 : #10: Packed 150 SEQ (2874 nodes)...
SYN-4005 : Packed 150 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 173/1194 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.026968s wall, 2.121614s user + 0.062400s system = 2.184014s CPU (107.7%)

RUN-1004 : used memory is 578 MB, reserved memory is 605 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.060585s wall, 3.229221s user + 0.156001s system = 3.385222s CPU (110.6%)

RUN-1004 : used memory is 578 MB, reserved memory is 605 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (103 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 844 instances
RUN-1001 : 367 mslices, 367 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2223 nets
RUN-1001 : 1111 nets have 2 pins
RUN-1001 : 854 nets have [3 - 5] pins
RUN-1001 : 172 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 842 instances, 734 slices, 18 macros(161 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9115, tnet num: 2221, tinst num: 842, tnode num: 11294, tedge num: 15064.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.398194s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 344425
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.803393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(702): len = 224954, overlap = 28.75
PHY-3002 : Step(703): len = 174691, overlap = 42.5
PHY-3002 : Step(704): len = 152511, overlap = 51
PHY-3002 : Step(705): len = 117659, overlap = 76.25
PHY-3002 : Step(706): len = 101164, overlap = 87.75
PHY-3002 : Step(707): len = 94311.7, overlap = 96
PHY-3002 : Step(708): len = 84067.5, overlap = 108.25
PHY-3002 : Step(709): len = 75501, overlap = 117
PHY-3002 : Step(710): len = 69045.2, overlap = 121.25
PHY-3002 : Step(711): len = 62393.1, overlap = 124
PHY-3002 : Step(712): len = 56785.9, overlap = 127.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.64902e-06
PHY-3002 : Step(713): len = 56515.5, overlap = 127.5
PHY-3002 : Step(714): len = 56719.7, overlap = 127.75
PHY-3002 : Step(715): len = 56704.1, overlap = 127.75
PHY-3002 : Step(716): len = 55971.7, overlap = 127.5
PHY-3002 : Step(717): len = 55920.7, overlap = 127.5
PHY-3002 : Step(718): len = 56111.1, overlap = 124.25
PHY-3002 : Step(719): len = 56412.6, overlap = 121.25
PHY-3002 : Step(720): len = 56350.4, overlap = 120
PHY-3002 : Step(721): len = 56135.3, overlap = 120.25
PHY-3002 : Step(722): len = 56600.3, overlap = 119.5
PHY-3002 : Step(723): len = 57088, overlap = 114.25
PHY-3002 : Step(724): len = 57178.7, overlap = 106.5
PHY-3002 : Step(725): len = 57691, overlap = 101
PHY-3002 : Step(726): len = 57906.8, overlap = 101.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.29804e-06
PHY-3002 : Step(727): len = 58367.4, overlap = 96.25
PHY-3002 : Step(728): len = 58963.7, overlap = 96
PHY-3002 : Step(729): len = 59592.7, overlap = 95.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.25522e-05
PHY-3002 : Step(730): len = 60266.1, overlap = 94.75
PHY-3002 : Step(731): len = 62195, overlap = 87.25
PHY-3002 : Step(732): len = 63065.6, overlap = 80.25
PHY-3002 : Step(733): len = 64403.9, overlap = 76.5
PHY-3002 : Step(734): len = 66217.7, overlap = 73.25
PHY-3002 : Step(735): len = 68741.5, overlap = 64.25
PHY-3002 : Step(736): len = 69622, overlap = 66.75
PHY-3002 : Step(737): len = 70343, overlap = 61.75
PHY-3002 : Step(738): len = 71019.6, overlap = 60.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.51044e-05
PHY-3002 : Step(739): len = 71707.7, overlap = 60.25
PHY-3002 : Step(740): len = 72861.4, overlap = 64.5
PHY-3002 : Step(741): len = 74052.4, overlap = 64.25
PHY-3002 : Step(742): len = 74401.9, overlap = 59.5
PHY-3002 : Step(743): len = 74914.1, overlap = 58.5
PHY-3002 : Step(744): len = 76246.5, overlap = 61
PHY-3002 : Step(745): len = 76855.8, overlap = 57.5
PHY-3002 : Step(746): len = 77652.8, overlap = 55.75
PHY-3002 : Step(747): len = 77880.1, overlap = 55
PHY-3002 : Step(748): len = 78902.2, overlap = 52.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.78737e-05
PHY-3002 : Step(749): len = 79541, overlap = 52.25
PHY-3002 : Step(750): len = 80252.7, overlap = 51.5
PHY-3002 : Step(751): len = 82703.1, overlap = 50.5
PHY-3002 : Step(752): len = 84857.4, overlap = 46.25
PHY-3002 : Step(753): len = 85557.4, overlap = 45.25
PHY-3002 : Step(754): len = 85614.1, overlap = 41
PHY-3002 : Step(755): len = 86112.2, overlap = 41.75
PHY-3002 : Step(756): len = 86437.2, overlap = 41.5
PHY-3002 : Step(757): len = 86682.6, overlap = 35.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.78165e-05
PHY-3002 : Step(758): len = 87128.6, overlap = 40.5
PHY-3002 : Step(759): len = 87673.6, overlap = 39.5
PHY-3002 : Step(760): len = 89952.4, overlap = 42
PHY-3002 : Step(761): len = 90762.5, overlap = 37
PHY-3002 : Step(762): len = 91157.1, overlap = 41.5
PHY-3002 : Step(763): len = 91609.2, overlap = 37.25
PHY-3002 : Step(764): len = 92326, overlap = 37.25
PHY-3002 : Step(765): len = 92563.5, overlap = 37
PHY-3002 : Step(766): len = 92852.9, overlap = 37
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005639s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 39%, beta_incr = 0.803393
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.420757s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (122.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.262201s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (95.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.18493e-05
PHY-3002 : Step(767): len = 95810.2, overlap = 38
PHY-3002 : Step(768): len = 91619.9, overlap = 42.25
PHY-3002 : Step(769): len = 88023.4, overlap = 43.75
PHY-3002 : Step(770): len = 85454.7, overlap = 51.25
PHY-3002 : Step(771): len = 83107.6, overlap = 56.5
PHY-3002 : Step(772): len = 81539.7, overlap = 58.5
PHY-3002 : Step(773): len = 80680.5, overlap = 59
PHY-3002 : Step(774): len = 80143.8, overlap = 57.25
PHY-3002 : Step(775): len = 79639.6, overlap = 63.25
PHY-3002 : Step(776): len = 79184.8, overlap = 64.75
PHY-3002 : Step(777): len = 78645, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.36986e-05
PHY-3002 : Step(778): len = 80236.7, overlap = 63.25
PHY-3002 : Step(779): len = 83061.8, overlap = 57.75
PHY-3002 : Step(780): len = 82648.6, overlap = 56.75
PHY-3002 : Step(781): len = 82518.2, overlap = 56
PHY-3002 : Step(782): len = 82687.2, overlap = 56
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.73972e-05
PHY-3002 : Step(783): len = 86543.2, overlap = 49.75
PHY-3002 : Step(784): len = 93005.6, overlap = 31.5
PHY-3002 : Step(785): len = 93150.2, overlap = 29.5
PHY-3002 : Step(786): len = 93929.1, overlap = 30.25
PHY-3002 : Step(787): len = 94937.8, overlap = 30.5
PHY-3002 : Step(788): len = 95314.2, overlap = 28.5
PHY-3002 : Step(789): len = 95869.2, overlap = 29.75
PHY-3002 : Step(790): len = 96692.6, overlap = 30
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.47944e-05
PHY-3002 : Step(791): len = 103027, overlap = 19.75
PHY-3002 : Step(792): len = 106023, overlap = 16
PHY-3002 : Step(793): len = 106938, overlap = 16
PHY-3002 : Step(794): len = 107877, overlap = 15.75
PHY-3002 : Step(795): len = 107773, overlap = 15.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000189589
PHY-3002 : Step(796): len = 112716, overlap = 13.5
PHY-3002 : Step(797): len = 114914, overlap = 10.75
PHY-3002 : Step(798): len = 117165, overlap = 9.25
PHY-3002 : Step(799): len = 118869, overlap = 9.5
PHY-3002 : Step(800): len = 119780, overlap = 9.75
PHY-3002 : Step(801): len = 120490, overlap = 9.25
PHY-3002 : Step(802): len = 120195, overlap = 9.75
PHY-3002 : Step(803): len = 119850, overlap = 9.75
PHY-3002 : Step(804): len = 119418, overlap = 8.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000379177
PHY-3002 : Step(805): len = 123606, overlap = 9.75
PHY-3002 : Step(806): len = 124946, overlap = 9
PHY-3002 : Step(807): len = 126239, overlap = 9
PHY-3002 : Step(808): len = 127370, overlap = 8
PHY-3002 : Step(809): len = 128039, overlap = 7.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000758355
PHY-3002 : Step(810): len = 131426, overlap = 8
PHY-3002 : Step(811): len = 132172, overlap = 7.25
PHY-3002 : Step(812): len = 132955, overlap = 5.25
PHY-3002 : Step(813): len = 133371, overlap = 5.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00139983
PHY-3002 : Step(814): len = 135181, overlap = 4.75
PHY-3002 : Step(815): len = 136100, overlap = 3.5
PHY-3002 : Step(816): len = 136982, overlap = 3.5
PHY-3002 : Step(817): len = 137449, overlap = 3.25
PHY-3002 : Step(818): len = 138060, overlap = 3.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%, beta_incr = 0.803393
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.317878s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (98.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.273319s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000392875
PHY-3002 : Step(819): len = 132520, overlap = 44.75
PHY-3002 : Step(820): len = 125899, overlap = 45.25
PHY-3002 : Step(821): len = 123762, overlap = 47.25
PHY-3002 : Step(822): len = 121389, overlap = 47.5
PHY-3002 : Step(823): len = 119378, overlap = 47.75
PHY-3002 : Step(824): len = 117899, overlap = 49
PHY-3002 : Step(825): len = 116449, overlap = 50.5
PHY-3002 : Step(826): len = 115066, overlap = 51.75
PHY-3002 : Step(827): len = 113858, overlap = 52.75
PHY-3002 : Step(828): len = 112334, overlap = 52.75
PHY-3002 : Step(829): len = 111216, overlap = 49.75
PHY-3002 : Step(830): len = 110369, overlap = 53
PHY-3002 : Step(831): len = 109577, overlap = 50.25
PHY-3002 : Step(832): len = 109441, overlap = 53
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000779959
PHY-3002 : Step(833): len = 112990, overlap = 51.75
PHY-3002 : Step(834): len = 114219, overlap = 47.5
PHY-3002 : Step(835): len = 115855, overlap = 45.75
PHY-3002 : Step(836): len = 117299, overlap = 41.75
PHY-3002 : Step(837): len = 118280, overlap = 42
PHY-3002 : Step(838): len = 119375, overlap = 39.25
PHY-3002 : Step(839): len = 120111, overlap = 39
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00154944
PHY-3002 : Step(840): len = 122604, overlap = 39
PHY-3002 : Step(841): len = 123201, overlap = 39.25
PHY-3002 : Step(842): len = 123985, overlap = 38.75
PHY-3002 : Step(843): len = 124592, overlap = 39
PHY-3002 : Step(844): len = 125219, overlap = 37.75
PHY-3002 : Step(845): len = 125657, overlap = 40.5
PHY-3002 : Step(846): len = 126207, overlap = 39.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00268429
PHY-3002 : Step(847): len = 127404, overlap = 39.25
PHY-3002 : Step(848): len = 127971, overlap = 38.5
PHY-3002 : Step(849): len = 128571, overlap = 36.25
PHY-3002 : Step(850): len = 129107, overlap = 36.25
PHY-3002 : Step(851): len = 129614, overlap = 36.75
PHY-3002 : Step(852): len = 130007, overlap = 36
PHY-3002 : Step(853): len = 130482, overlap = 34.75
PHY-3002 : Step(854): len = 130862, overlap = 34.25
PHY-3002 : Step(855): len = 131260, overlap = 33.75
PHY-3002 : Step(856): len = 131557, overlap = 34.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0044673
PHY-3002 : Step(857): len = 133030, overlap = 35.75
PHY-3002 : Step(858): len = 133342, overlap = 35
PHY-3002 : Step(859): len = 133518, overlap = 35.5
PHY-3002 : Step(860): len = 133845, overlap = 35.25
PHY-3002 : Step(861): len = 134074, overlap = 35.75
PHY-3002 : Step(862): len = 134394, overlap = 35.25
PHY-3002 : Step(863): len = 134619, overlap = 34.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.415699s wall, 0.234002s user + 0.296402s system = 0.530403s CPU (127.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%, beta_incr = 0.803393
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.286928s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (97.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.276304s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (112.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000548534
PHY-3002 : Step(864): len = 129057, overlap = 28.25
PHY-3002 : Step(865): len = 126849, overlap = 30.5
PHY-3002 : Step(866): len = 124322, overlap = 33.75
PHY-3002 : Step(867): len = 123272, overlap = 31.75
PHY-3002 : Step(868): len = 122151, overlap = 29.75
PHY-3002 : Step(869): len = 121596, overlap = 35.5
PHY-3002 : Step(870): len = 120933, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109707
PHY-3002 : Step(871): len = 123377, overlap = 34
PHY-3002 : Step(872): len = 123896, overlap = 33.5
PHY-3002 : Step(873): len = 124754, overlap = 31.5
PHY-3002 : Step(874): len = 125283, overlap = 29.75
PHY-3002 : Step(875): len = 125730, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00219414
PHY-3002 : Step(876): len = 127646, overlap = 25.5
PHY-3002 : Step(877): len = 128235, overlap = 24.25
PHY-3002 : Step(878): len = 129234, overlap = 24.75
PHY-3002 : Step(879): len = 129764, overlap = 25.75
PHY-3002 : Step(880): len = 130054, overlap = 25
PHY-3002 : Step(881): len = 130925, overlap = 23.75
PHY-3002 : Step(882): len = 131328, overlap = 23.75
PHY-3002 : Step(883): len = 131546, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016393s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.2%)

PHY-3001 : Legalized: Len = 132066, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 750 tiles.
PHY-3001 : 15 instances has been re-located, deltaX = 15, deltaY = 12.
PHY-3001 : Final: Len = 132462, Over = 0
RUN-1003 : finish command "place" in  11.221937s wall, 14.476893s user + 2.386815s system = 16.863708s CPU (150.3%)

RUN-1004 : used memory is 578 MB, reserved memory is 605 MB, peak memory is 666 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 901 to 644
PHY-1001 : Pin misalignment score is improved from 644 to 635
PHY-1001 : Pin misalignment score is improved from 635 to 633
PHY-1001 : Pin misalignment score is improved from 633 to 633
PHY-1001 : Pin local connectivity score is improved from 158 to 0
PHY-1001 : Pin misalignment score is improved from 767 to 688
PHY-1001 : Pin misalignment score is improved from 688 to 685
PHY-1001 : Pin misalignment score is improved from 685 to 686
PHY-1001 : Pin local connectivity score is improved from 95 to 0
PHY-1001 : End pin swap;  0.748094s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (104.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 844 instances
RUN-1001 : 367 mslices, 367 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2223 nets
RUN-1001 : 1111 nets have 2 pins
RUN-1001 : 854 nets have [3 - 5] pins
RUN-1001 : 172 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 162016, over cnt = 361(4%), over = 674, worst = 13
PHY-1002 : len = 163536, over cnt = 183(2%), over = 288, worst = 8
PHY-1002 : len = 164024, over cnt = 152(1%), over = 200, worst = 5
PHY-1002 : len = 166712, over cnt = 38(0%), over = 52, worst = 4
PHY-1002 : len = 167360, over cnt = 23(0%), over = 35, worst = 3
PHY-1002 : len = 168024, over cnt = 16(0%), over = 28, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9115, tnet num: 2221, tinst num: 842, tnode num: 11294, tedge num: 15064.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 28 out of 2223 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.753561s wall, 1.716011s user + 0.031200s system = 1.747211s CPU (99.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 25664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.099921s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (93.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 30160, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.276419s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (107.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 30128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.010722s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 336088, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End Routed; 15.189648s wall, 18.439318s user + 0.592804s system = 19.032122s CPU (125.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 333304, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.699351s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (107.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 333152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 333152
PHY-1001 : End DR Iter 2; 0.063782s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (97.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  19.448704s wall, 22.807346s user + 0.686404s system = 23.493751s CPU (120.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  22.063775s wall, 25.443763s user + 0.733205s system = 26.176968s CPU (118.6%)

RUN-1004 : used memory is 614 MB, reserved memory is 622 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1394   out of   4480   31.12%
#reg                 1045   out of   4480   23.33%
#le                  1457
  #lut only           412   out of   1457   28.28%
  #reg only            63   out of   1457    4.32%
  #lut&reg            982   out of   1457   67.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.251441s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (104.7%)

RUN-1004 : used memory is 614 MB, reserved memory is 622 MB, peak memory is 666 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9115, tnet num: 2221, tinst num: 842, tnode num: 11294, tedge num: 15064.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.569070s wall, 1.513210s user + 0.078001s system = 1.591210s CPU (101.4%)

RUN-1004 : used memory is 644 MB, reserved memory is 652 MB, peak memory is 666 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000101010101111011010110000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 844
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 2223, pip num: 22892
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 921 valid insts, and 60358 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000101010101111011010110000 -f Quick_Start.btc" in  9.797621s wall, 18.408118s user + 0.078001s system = 18.486118s CPU (188.7%)

RUN-1004 : used memory is 645 MB, reserved memory is 653 MB, peak memory is 666 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.671934s wall, 0.764405s user + 0.312002s system = 1.076407s CPU (16.1%)

RUN-1004 : used memory is 657 MB, reserved memory is 665 MB, peak memory is 666 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.230558s wall, 1.778411s user + 0.343202s system = 2.121614s CPU (25.8%)

RUN-1004 : used memory is 647 MB, reserved memory is 654 MB, peak memory is 666 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000001011010101
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x86_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x86_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x86_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x86_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x86_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x86_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000
GUI-1001 : Disable net trigger pwm_state_read[0] success
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2957/158 useful/useless nets, 2686/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 124 distributor mux.
SYN-1016 : Merged 159 instances.
SYN-1015 : Optimize round 1, 929 better
SYN-1014 : Optimize round 2
SYN-1032 : 2660/797 useful/useless nets, 2389/128 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 161 better
SYN-1014 : Optimize round 3
SYN-1032 : 2660/0 useful/useless nets, 2389/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         1305
  #and                273
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 63
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                777
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              24
#MACRO_MUX            780

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |528    |777    |32     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 21 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2779/24 useful/useless nets, 2509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3399/0 useful/useless nets, 3129/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3397/0 useful/useless nets, 3127/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3609/0 useful/useless nets, 3339/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 12984, tnet num: 3624, tinst num: 3338, tnode num: 23846, tedge num: 24033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.95), #lev = 7 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1970 instances into 875 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2506/0 useful/useless nets, 2236/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 777 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 875 LUT to BLE ...
SYN-4008 : Packed 875 LUT and 408 SEQ to BLE.
SYN-4003 : Packing 369 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (369 nodes)...
SYN-4004 : #1: Packed 128 SEQ (12766 nodes)...
SYN-4004 : #2: Packed 227 SEQ (91332 nodes)...
SYN-4004 : #3: Packed 362 SEQ (35673 nodes)...
SYN-4004 : #4: Packed 368 SEQ (631 nodes)...
SYN-4004 : #5: Packed 369 SEQ (32 nodes)...
SYN-4004 : #6: Packed 369 SEQ (0 nodes)...
SYN-4005 : Packed 369 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 369 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 875/1327 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1119   out of   4480   24.98%
#reg                  777   out of   4480   17.34%
#le                  1119
  #lut only           342   out of   1119   30.56%
  #reg only             0   out of   1119    0.00%
  #lut&reg            777   out of   1119   69.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1119  |1119  |777   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.488995s wall, 3.603623s user + 0.078001s system = 3.681624s CPU (105.5%)

RUN-1004 : used memory is 614 MB, reserved memory is 619 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 22 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 32 trigger nets, 87 data nets.
KIT-1004 : Chipwatcher code = 0110111011011011
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2636/120 useful/useless nets, 1508/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 2433/203 useful/useless nets, 1305/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 2433/0 useful/useless nets, 1305/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2472/0 useful/useless nets, 1349/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2461/0 useful/useless nets, 1338/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2613/0 useful/useless nets, 1490/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2581/0 useful/useless nets, 1458/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2788/6 useful/useless nets, 1665/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 10926, tnet num: 2789, tinst num: 1660, tnode num: 16410, tedge num: 19708.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2646/0 useful/useless nets, 1523/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1097 nodes)...
SYN-4004 : #2: Packed 69 SEQ (9148 nodes)...
SYN-4004 : #3: Packed 99 SEQ (8076 nodes)...
SYN-4004 : #4: Packed 105 SEQ (7711 nodes)...
SYN-4004 : #5: Packed 130 SEQ (20358 nodes)...
SYN-4004 : #6: Packed 147 SEQ (22004 nodes)...
SYN-4004 : #7: Packed 149 SEQ (12036 nodes)...
SYN-4004 : #8: Packed 149 SEQ (8837 nodes)...
SYN-4004 : #9: Packed 150 SEQ (4209 nodes)...
SYN-4004 : #10: Packed 150 SEQ (2874 nodes)...
SYN-4005 : Packed 150 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 173/1194 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.060317s wall, 2.168414s user + 0.062400s system = 2.230814s CPU (108.3%)

RUN-1004 : used memory is 614 MB, reserved memory is 619 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.112621s wall, 3.244821s user + 0.093601s system = 3.338421s CPU (107.3%)

RUN-1004 : used memory is 614 MB, reserved memory is 619 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (103 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 844 instances
RUN-1001 : 367 mslices, 367 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2223 nets
RUN-1001 : 1111 nets have 2 pins
RUN-1001 : 853 nets have [3 - 5] pins
RUN-1001 : 173 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 842 instances, 734 slices, 18 macros(161 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9116, tnet num: 2221, tinst num: 842, tnode num: 11295, tedge num: 15066.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.404105s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (100.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 344650
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.803393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(884): len = 225065, overlap = 28.75
PHY-3002 : Step(885): len = 174806, overlap = 42.5
PHY-3002 : Step(886): len = 152599, overlap = 51
PHY-3002 : Step(887): len = 117683, overlap = 76.25
PHY-3002 : Step(888): len = 101146, overlap = 87.5
PHY-3002 : Step(889): len = 94293.9, overlap = 96
PHY-3002 : Step(890): len = 84040.3, overlap = 108
PHY-3002 : Step(891): len = 75448.7, overlap = 117.25
PHY-3002 : Step(892): len = 69009.2, overlap = 121.25
PHY-3002 : Step(893): len = 62321.6, overlap = 124.25
PHY-3002 : Step(894): len = 56753.5, overlap = 127.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65207e-06
PHY-3002 : Step(895): len = 56475.9, overlap = 127.75
PHY-3002 : Step(896): len = 56692.4, overlap = 127.75
PHY-3002 : Step(897): len = 56429.1, overlap = 128
PHY-3002 : Step(898): len = 56051.4, overlap = 127.5
PHY-3002 : Step(899): len = 56728.4, overlap = 127
PHY-3002 : Step(900): len = 56175.7, overlap = 122.25
PHY-3002 : Step(901): len = 55956.3, overlap = 122.25
PHY-3002 : Step(902): len = 56045.6, overlap = 120
PHY-3002 : Step(903): len = 56579.8, overlap = 116
PHY-3002 : Step(904): len = 56876.8, overlap = 119.25
PHY-3002 : Step(905): len = 56451.6, overlap = 117.5
PHY-3002 : Step(906): len = 56831.5, overlap = 112.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.30413e-06
PHY-3002 : Step(907): len = 57461.8, overlap = 107.25
PHY-3002 : Step(908): len = 58121, overlap = 103
PHY-3002 : Step(909): len = 58368.4, overlap = 99.75
PHY-3002 : Step(910): len = 59216.6, overlap = 99.25
PHY-3002 : Step(911): len = 61736.3, overlap = 94.75
PHY-3002 : Step(912): len = 62176.6, overlap = 93.5
PHY-3002 : Step(913): len = 63270.4, overlap = 82.75
PHY-3002 : Step(914): len = 63351.5, overlap = 82
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.46083e-05
PHY-3002 : Step(915): len = 63980.2, overlap = 81.75
PHY-3002 : Step(916): len = 65163.3, overlap = 79.25
PHY-3002 : Step(917): len = 65911, overlap = 77
PHY-3002 : Step(918): len = 66624.7, overlap = 71.5
PHY-3002 : Step(919): len = 70350.8, overlap = 63.25
PHY-3002 : Step(920): len = 72389.4, overlap = 62.75
PHY-3002 : Step(921): len = 72820.3, overlap = 62.25
PHY-3002 : Step(922): len = 72988.1, overlap = 61.25
PHY-3002 : Step(923): len = 73118.3, overlap = 60.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.92165e-05
PHY-3002 : Step(924): len = 73699, overlap = 59.5
PHY-3002 : Step(925): len = 74167.9, overlap = 63.5
PHY-3002 : Step(926): len = 75635.1, overlap = 63
PHY-3002 : Step(927): len = 78020.3, overlap = 54.25
PHY-3002 : Step(928): len = 78218.2, overlap = 51.75
PHY-3002 : Step(929): len = 78678.9, overlap = 55.25
PHY-3002 : Step(930): len = 79741.1, overlap = 51.75
PHY-3002 : Step(931): len = 80864.1, overlap = 45.75
PHY-3002 : Step(932): len = 81371.6, overlap = 44.75
PHY-3002 : Step(933): len = 81538.8, overlap = 49
PHY-3002 : Step(934): len = 81855.6, overlap = 48.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.47511e-05
PHY-3002 : Step(935): len = 82344.7, overlap = 53
PHY-3002 : Step(936): len = 82969.8, overlap = 47
PHY-3002 : Step(937): len = 84536.2, overlap = 45.25
PHY-3002 : Step(938): len = 85392.1, overlap = 43.5
PHY-3002 : Step(939): len = 85821.7, overlap = 43
PHY-3002 : Step(940): len = 87056.7, overlap = 40.5
PHY-3002 : Step(941): len = 89663.3, overlap = 43.25
PHY-3002 : Step(942): len = 89629, overlap = 42.75
PHY-3002 : Step(943): len = 89813.2, overlap = 42.5
PHY-3002 : Step(944): len = 90150.7, overlap = 43
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.53386e-05
PHY-3002 : Step(945): len = 90610.2, overlap = 43.5
PHY-3002 : Step(946): len = 91309.2, overlap = 38.25
PHY-3002 : Step(947): len = 92715.2, overlap = 41.5
PHY-3002 : Step(948): len = 93295.1, overlap = 36.75
PHY-3002 : Step(949): len = 93622.9, overlap = 36.25
PHY-3002 : Step(950): len = 93995.5, overlap = 40
PHY-3002 : Step(951): len = 95933.1, overlap = 38.75
PHY-3002 : Step(952): len = 96739.3, overlap = 39
PHY-3002 : Step(953): len = 96795.8, overlap = 39
PHY-3002 : Step(954): len = 97314.9, overlap = 39.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000157
PHY-3002 : Step(955): len = 97463.3, overlap = 39
PHY-3002 : Step(956): len = 98014.3, overlap = 38.5
PHY-3002 : Step(957): len = 98805.6, overlap = 37.75
PHY-3002 : Step(958): len = 99255.8, overlap = 37.75
PHY-3002 : Step(959): len = 99527, overlap = 37.75
PHY-3002 : Step(960): len = 100299, overlap = 37.75
PHY-3002 : Step(961): len = 100759, overlap = 38
PHY-3002 : Step(962): len = 101016, overlap = 38
PHY-3002 : Step(963): len = 101529, overlap = 37
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005631s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 39%, beta_incr = 0.803393
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.375497s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (91.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.270467s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (92.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.96804e-05
PHY-3002 : Step(964): len = 102920, overlap = 28.25
PHY-3002 : Step(965): len = 98714.2, overlap = 36.5
PHY-3002 : Step(966): len = 95874.5, overlap = 36
PHY-3002 : Step(967): len = 93294.7, overlap = 38.25
PHY-3002 : Step(968): len = 90664, overlap = 38.75
PHY-3002 : Step(969): len = 88861, overlap = 42.75
PHY-3002 : Step(970): len = 88055.6, overlap = 46
PHY-3002 : Step(971): len = 88004.5, overlap = 49.75
PHY-3002 : Step(972): len = 88302.8, overlap = 51.75
PHY-3002 : Step(973): len = 88430.9, overlap = 52.75
PHY-3002 : Step(974): len = 88994.9, overlap = 53.25
PHY-3002 : Step(975): len = 89029.5, overlap = 52.25
PHY-3002 : Step(976): len = 89178.1, overlap = 50.5
PHY-3002 : Step(977): len = 88903.6, overlap = 46.75
PHY-3002 : Step(978): len = 88683.3, overlap = 43.75
PHY-3002 : Step(979): len = 88385.4, overlap = 44.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.93608e-05
PHY-3002 : Step(980): len = 92381.8, overlap = 39
PHY-3002 : Step(981): len = 96891.5, overlap = 31.5
PHY-3002 : Step(982): len = 97026.3, overlap = 31.25
PHY-3002 : Step(983): len = 97478.2, overlap = 29.25
PHY-3002 : Step(984): len = 98064.9, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.60434e-05
PHY-3002 : Step(985): len = 104396, overlap = 25
PHY-3002 : Step(986): len = 108239, overlap = 22
PHY-3002 : Step(987): len = 109372, overlap = 20
PHY-3002 : Step(988): len = 110811, overlap = 19.25
PHY-3002 : Step(989): len = 111170, overlap = 18.75
PHY-3002 : Step(990): len = 111598, overlap = 19.75
PHY-3002 : Step(991): len = 111416, overlap = 19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000152087
PHY-3002 : Step(992): len = 117141, overlap = 15.75
PHY-3002 : Step(993): len = 119430, overlap = 12.5
PHY-3002 : Step(994): len = 120827, overlap = 10
PHY-3002 : Step(995): len = 122298, overlap = 10.25
PHY-3002 : Step(996): len = 122217, overlap = 10
PHY-3002 : Step(997): len = 122116, overlap = 9.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000304174
PHY-3002 : Step(998): len = 127312, overlap = 6.75
PHY-3002 : Step(999): len = 129030, overlap = 6
PHY-3002 : Step(1000): len = 130128, overlap = 6.5
PHY-3002 : Step(1001): len = 130929, overlap = 7.5
PHY-3002 : Step(1002): len = 131020, overlap = 7
PHY-3002 : Step(1003): len = 130528, overlap = 7.25
PHY-3002 : Step(1004): len = 129428, overlap = 8.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000600874
PHY-3002 : Step(1005): len = 133799, overlap = 7.75
PHY-3002 : Step(1006): len = 134615, overlap = 6.5
PHY-3002 : Step(1007): len = 135495, overlap = 5
PHY-3002 : Step(1008): len = 136192, overlap = 4.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00120175
PHY-3002 : Step(1009): len = 139162, overlap = 3.75
PHY-3002 : Step(1010): len = 139587, overlap = 4
PHY-3002 : Step(1011): len = 140363, overlap = 4
PHY-3002 : Step(1012): len = 140787, overlap = 4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%, beta_incr = 0.803393
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.328112s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (95.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.275813s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000397375
PHY-3002 : Step(1013): len = 135108, overlap = 48.25
PHY-3002 : Step(1014): len = 128122, overlap = 46
PHY-3002 : Step(1015): len = 125077, overlap = 47
PHY-3002 : Step(1016): len = 122685, overlap = 46.5
PHY-3002 : Step(1017): len = 120032, overlap = 46
PHY-3002 : Step(1018): len = 118429, overlap = 52
PHY-3002 : Step(1019): len = 116863, overlap = 49.25
PHY-3002 : Step(1020): len = 115614, overlap = 50
PHY-3002 : Step(1021): len = 114332, overlap = 50.25
PHY-3002 : Step(1022): len = 113345, overlap = 49.5
PHY-3002 : Step(1023): len = 112769, overlap = 51
PHY-3002 : Step(1024): len = 112192, overlap = 51.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000788282
PHY-3002 : Step(1025): len = 115054, overlap = 48
PHY-3002 : Step(1026): len = 116312, overlap = 45
PHY-3002 : Step(1027): len = 118163, overlap = 46
PHY-3002 : Step(1028): len = 119567, overlap = 42
PHY-3002 : Step(1029): len = 120814, overlap = 42.5
PHY-3002 : Step(1030): len = 121413, overlap = 42.25
PHY-3002 : Step(1031): len = 122000, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156407
PHY-3002 : Step(1032): len = 124871, overlap = 42.25
PHY-3002 : Step(1033): len = 125451, overlap = 39.5
PHY-3002 : Step(1034): len = 126595, overlap = 37.75
PHY-3002 : Step(1035): len = 127909, overlap = 36.5
PHY-3002 : Step(1036): len = 128606, overlap = 36
PHY-3002 : Step(1037): len = 129184, overlap = 35.5
PHY-3002 : Step(1038): len = 129654, overlap = 35.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00296601
PHY-3002 : Step(1039): len = 131386, overlap = 35
PHY-3002 : Step(1040): len = 131923, overlap = 34.75
PHY-3002 : Step(1041): len = 132473, overlap = 34.75
PHY-3002 : Step(1042): len = 132947, overlap = 33
PHY-3002 : Step(1043): len = 133564, overlap = 34.25
PHY-3002 : Step(1044): len = 134000, overlap = 32
PHY-3002 : Step(1045): len = 134294, overlap = 31.75
PHY-3002 : Step(1046): len = 134557, overlap = 31.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0051646
PHY-3002 : Step(1047): len = 135079, overlap = 30.75
PHY-3002 : Step(1048): len = 135532, overlap = 30.5
PHY-3002 : Step(1049): len = 136151, overlap = 31.25
PHY-3002 : Step(1050): len = 136451, overlap = 32
PHY-3002 : Step(1051): len = 136885, overlap = 31
PHY-3002 : Step(1052): len = 137280, overlap = 32.25
PHY-3002 : Step(1053): len = 137517, overlap = 32.75
PHY-3002 : Step(1054): len = 137785, overlap = 32
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00833598
PHY-3002 : Step(1055): len = 138157, overlap = 31.5
PHY-3002 : Step(1056): len = 138455, overlap = 31.25
PHY-3002 : Step(1057): len = 138984, overlap = 32
PHY-3002 : Step(1058): len = 139211, overlap = 32.75
PHY-3002 : Step(1059): len = 139640, overlap = 32.5
PHY-3002 : Step(1060): len = 139929, overlap = 31
PHY-3002 : Step(1061): len = 140085, overlap = 31.25
PHY-3002 : Step(1062): len = 140274, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.541121s wall, 0.436803s user + 0.234002s system = 0.670804s CPU (124.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%, beta_incr = 0.803393
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.298580s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.277821s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (106.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000640829
PHY-3002 : Step(1063): len = 134041, overlap = 28
PHY-3002 : Step(1064): len = 132070, overlap = 28
PHY-3002 : Step(1065): len = 129687, overlap = 32.5
PHY-3002 : Step(1066): len = 128209, overlap = 32.5
PHY-3002 : Step(1067): len = 126733, overlap = 32
PHY-3002 : Step(1068): len = 126000, overlap = 32.25
PHY-3002 : Step(1069): len = 125113, overlap = 35.5
PHY-3002 : Step(1070): len = 124694, overlap = 36.5
PHY-3002 : Step(1071): len = 124433, overlap = 36.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00128166
PHY-3002 : Step(1072): len = 126407, overlap = 35.75
PHY-3002 : Step(1073): len = 127130, overlap = 33.75
PHY-3002 : Step(1074): len = 127972, overlap = 32
PHY-3002 : Step(1075): len = 128450, overlap = 31
PHY-3002 : Step(1076): len = 128731, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00253276
PHY-3002 : Step(1077): len = 130199, overlap = 33
PHY-3002 : Step(1078): len = 130875, overlap = 34.5
PHY-3002 : Step(1079): len = 131921, overlap = 32
PHY-3002 : Step(1080): len = 132451, overlap = 31.75
PHY-3002 : Step(1081): len = 132928, overlap = 30.5
PHY-3002 : Step(1082): len = 133454, overlap = 29
PHY-3002 : Step(1083): len = 133939, overlap = 28.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017638s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (88.4%)

PHY-3001 : Legalized: Len = 135046, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 16, deltaY = 11.
PHY-3001 : Final: Len = 135064, Over = 0
RUN-1003 : finish command "place" in  13.800578s wall, 18.423718s user + 2.371215s system = 20.794933s CPU (150.7%)

RUN-1004 : used memory is 613 MB, reserved memory is 619 MB, peak memory is 666 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 895 to 628
PHY-1001 : Pin misalignment score is improved from 628 to 618
PHY-1001 : Pin misalignment score is improved from 618 to 616
PHY-1001 : Pin misalignment score is improved from 616 to 616
PHY-1001 : Pin local connectivity score is improved from 161 to 0
PHY-1001 : Pin misalignment score is improved from 752 to 683
PHY-1001 : Pin misalignment score is improved from 683 to 679
PHY-1001 : Pin misalignment score is improved from 679 to 677
PHY-1001 : Pin misalignment score is improved from 677 to 677
PHY-1001 : Pin local connectivity score is improved from 94 to 0
PHY-1001 : End pin swap;  0.834737s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (99.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 844 instances
RUN-1001 : 367 mslices, 367 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2223 nets
RUN-1001 : 1111 nets have 2 pins
RUN-1001 : 853 nets have [3 - 5] pins
RUN-1001 : 173 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 163560, over cnt = 356(4%), over = 644, worst = 16
PHY-1002 : len = 165160, over cnt = 168(2%), over = 256, worst = 8
PHY-1002 : len = 166496, over cnt = 136(1%), over = 178, worst = 6
PHY-1002 : len = 169120, over cnt = 30(0%), over = 41, worst = 4
PHY-1002 : len = 169768, over cnt = 16(0%), over = 25, worst = 3
PHY-1002 : len = 169888, over cnt = 13(0%), over = 21, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9116, tnet num: 2221, tinst num: 842, tnode num: 11295, tedge num: 15066.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 9 out of 2223 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.709696s wall, 1.700411s user + 0.046800s system = 1.747211s CPU (102.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.099189s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 27624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047082s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 343096, over cnt = 68(0%), over = 68, worst = 1
PHY-1001 : End Routed; 14.483817s wall, 17.503312s user + 0.234002s system = 17.737314s CPU (122.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 340104, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.706874s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (99.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 339760, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.077978s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 339760, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 339760
PHY-1001 : End DR Iter 3; 0.029578s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (105.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.579330s wall, 21.871340s user + 0.390002s system = 22.261343s CPU (119.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.237336s wall, 24.507757s user + 0.452403s system = 24.960160s CPU (117.5%)

RUN-1004 : used memory is 616 MB, reserved memory is 621 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1394   out of   4480   31.12%
#reg                 1045   out of   4480   23.33%
#le                  1457
  #lut only           412   out of   1457   28.28%
  #reg only            63   out of   1457    4.32%
  #lut&reg            982   out of   1457   67.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.242815s wall, 1.248008s user + 0.031200s system = 1.279208s CPU (102.9%)

RUN-1004 : used memory is 616 MB, reserved memory is 621 MB, peak memory is 666 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9116, tnet num: 2221, tinst num: 842, tnode num: 11295, tedge num: 15066.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.576281s wall, 1.591210s user + 0.062400s system = 1.653611s CPU (104.9%)

RUN-1004 : used memory is 646 MB, reserved memory is 652 MB, peak memory is 666 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000011011100110111011011011 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 844
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 2223, pip num: 23151
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 922 valid insts, and 60847 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000011011100110111011011011 -f Quick_Start.btc" in  10.797821s wall, 20.124129s user + 0.514803s system = 20.638932s CPU (191.1%)

RUN-1004 : used memory is 647 MB, reserved memory is 653 MB, peak memory is 666 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.682027s wall, 0.577204s user + 0.156001s system = 0.733205s CPU (11.0%)

RUN-1004 : used memory is 658 MB, reserved memory is 664 MB, peak memory is 666 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.175234s wall, 1.560010s user + 0.202801s system = 1.762811s CPU (21.6%)

RUN-1004 : used memory is 647 MB, reserved memory is 653 MB, peak memory is 666 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011101111101
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x87_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x87_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x87_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x87_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x87_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x87_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2957/158 useful/useless nets, 2686/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 124 distributor mux.
SYN-1016 : Merged 159 instances.
SYN-1015 : Optimize round 1, 929 better
SYN-1014 : Optimize round 2
SYN-1032 : 2660/797 useful/useless nets, 2389/128 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 161 better
SYN-1014 : Optimize round 3
SYN-1032 : 2660/0 useful/useless nets, 2389/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         1305
  #and                273
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 63
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                777
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              24
#MACRO_MUX            780

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |528    |777    |32     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 23 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2779/24 useful/useless nets, 2509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3399/0 useful/useless nets, 3129/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3397/0 useful/useless nets, 3127/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3609/0 useful/useless nets, 3339/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 12984, tnet num: 3624, tinst num: 3338, tnode num: 23846, tedge num: 24033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.95), #lev = 7 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1970 instances into 875 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2506/0 useful/useless nets, 2236/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 777 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 875 LUT to BLE ...
SYN-4008 : Packed 875 LUT and 408 SEQ to BLE.
SYN-4003 : Packing 369 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (369 nodes)...
SYN-4004 : #1: Packed 128 SEQ (12766 nodes)...
SYN-4004 : #2: Packed 227 SEQ (91332 nodes)...
SYN-4004 : #3: Packed 362 SEQ (35673 nodes)...
SYN-4004 : #4: Packed 368 SEQ (631 nodes)...
SYN-4004 : #5: Packed 369 SEQ (32 nodes)...
SYN-4004 : #6: Packed 369 SEQ (0 nodes)...
SYN-4005 : Packed 369 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 369 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 875/1327 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1119   out of   4480   24.98%
#reg                  777   out of   4480   17.34%
#le                  1119
  #lut only           342   out of   1119   30.56%
  #reg only             0   out of   1119    0.00%
  #lut&reg            777   out of   1119   69.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1119  |1119  |777   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.571151s wall, 3.728424s user + 0.109201s system = 3.837625s CPU (107.5%)

RUN-1004 : used memory is 618 MB, reserved memory is 622 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 24 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 35 trigger nets, 90 data nets.
KIT-1004 : Chipwatcher code = 0111110010011011
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=101,STOP_LEN=1365,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=101) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=101) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=101,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=101,STOP_LEN=1365,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=101)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=101)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=101,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=101,STOP_LEN=1365,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=101)
SYN-1011 : Flatten model register(CTRL_REG_LEN=101)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=101,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 20 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2752/120 useful/useless nets, 1624/80 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 372 better
SYN-1014 : Optimize round 2
SYN-1032 : 2529/224 useful/useless nets, 1401/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2568/0 useful/useless nets, 1445/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2557/0 useful/useless nets, 1434/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2711/0 useful/useless nets, 1588/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 40 better
SYN-2501 : Optimize round 2
SYN-1032 : 2679/0 useful/useless nets, 1556/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2904/6 useful/useless nets, 1781/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 11398, tnet num: 2905, tinst num: 1776, tnode num: 17350, tedge num: 20686.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 91 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2905 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 127 (3.91), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 127 (3.91), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 127 (3.91), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 326 instances into 127 LUTs, name keeping = 48%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2699/0 useful/useless nets, 1576/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 304 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 127 LUT to BLE ...
SYN-4008 : Packed 127 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 249 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (249 nodes)...
SYN-4004 : #1: Packed 59 SEQ (1237 nodes)...
SYN-4004 : #2: Packed 87 SEQ (9952 nodes)...
SYN-4004 : #3: Packed 122 SEQ (9113 nodes)...
SYN-4004 : #4: Packed 131 SEQ (7958 nodes)...
SYN-4004 : #5: Packed 151 SEQ (22520 nodes)...
SYN-4004 : #6: Packed 165 SEQ (33254 nodes)...
SYN-4004 : #7: Packed 166 SEQ (18119 nodes)...
SYN-4004 : #8: Packed 166 SEQ (11020 nodes)...
SYN-4004 : #9: Packed 167 SEQ (4557 nodes)...
SYN-4004 : #10: Packed 167 SEQ (2925 nodes)...
SYN-4005 : Packed 167 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 249 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 209/1230 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.497508s wall, 2.683217s user + 0.062400s system = 2.745618s CPU (109.9%)

RUN-1004 : used memory is 618 MB, reserved memory is 622 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.623695s wall, 3.900025s user + 0.124801s system = 4.024826s CPU (111.1%)

RUN-1004 : used memory is 618 MB, reserved memory is 622 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (114 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 865 instances
RUN-1001 : 378 mslices, 377 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2276 nets
RUN-1001 : 1126 nets have 2 pins
RUN-1001 : 888 nets have [3 - 5] pins
RUN-1001 : 176 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 863 instances, 755 slices, 18 macros(161 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9359, tnet num: 2274, tinst num: 863, tnode num: 11623, tedge num: 15461.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.441462s wall, 0.468003s user + 0.031200s system = 0.499203s CPU (113.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 347427
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.797768
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1084): len = 228030, overlap = 29.75
PHY-3002 : Step(1085): len = 173285, overlap = 44.5
PHY-3002 : Step(1086): len = 148600, overlap = 55.75
PHY-3002 : Step(1087): len = 132981, overlap = 66.25
PHY-3002 : Step(1088): len = 117726, overlap = 76.5
PHY-3002 : Step(1089): len = 95612.8, overlap = 98.25
PHY-3002 : Step(1090): len = 83516.9, overlap = 109.75
PHY-3002 : Step(1091): len = 79594.1, overlap = 113.75
PHY-3002 : Step(1092): len = 66702.4, overlap = 124.25
PHY-3002 : Step(1093): len = 62750.5, overlap = 128
PHY-3002 : Step(1094): len = 56953.3, overlap = 130.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.70412e-06
PHY-3002 : Step(1095): len = 56660.2, overlap = 129.75
PHY-3002 : Step(1096): len = 57224.3, overlap = 130
PHY-3002 : Step(1097): len = 56856.4, overlap = 129
PHY-3002 : Step(1098): len = 56329.4, overlap = 128.5
PHY-3002 : Step(1099): len = 57001.6, overlap = 128.5
PHY-3002 : Step(1100): len = 58665.7, overlap = 127.5
PHY-3002 : Step(1101): len = 58800.8, overlap = 119.5
PHY-3002 : Step(1102): len = 59242.4, overlap = 117
PHY-3002 : Step(1103): len = 59754.3, overlap = 116.25
PHY-3002 : Step(1104): len = 59636.1, overlap = 115.25
PHY-3002 : Step(1105): len = 59724.9, overlap = 114.75
PHY-3002 : Step(1106): len = 59915.3, overlap = 114.75
PHY-3002 : Step(1107): len = 59485.7, overlap = 114.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.40824e-06
PHY-3002 : Step(1108): len = 60202.4, overlap = 114.5
PHY-3002 : Step(1109): len = 61453.6, overlap = 111
PHY-3002 : Step(1110): len = 62731.4, overlap = 107.75
PHY-3002 : Step(1111): len = 66283.5, overlap = 97.75
PHY-3002 : Step(1112): len = 66994.6, overlap = 97.25
PHY-3002 : Step(1113): len = 66898, overlap = 96.5
PHY-3002 : Step(1114): len = 66785.6, overlap = 96
PHY-3002 : Step(1115): len = 67245.3, overlap = 95.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.37758e-05
PHY-3002 : Step(1116): len = 68330, overlap = 91.25
PHY-3002 : Step(1117): len = 69711, overlap = 90.5
PHY-3002 : Step(1118): len = 72194.5, overlap = 92.5
PHY-3002 : Step(1119): len = 73658.2, overlap = 81.5
PHY-3002 : Step(1120): len = 74754.9, overlap = 74.25
PHY-3002 : Step(1121): len = 75677.7, overlap = 71.25
PHY-3002 : Step(1122): len = 75928.5, overlap = 75.5
PHY-3002 : Step(1123): len = 76749.5, overlap = 69.5
PHY-3002 : Step(1124): len = 77855, overlap = 67.75
PHY-3002 : Step(1125): len = 78196.3, overlap = 67.25
PHY-3002 : Step(1126): len = 79006.2, overlap = 63
PHY-3002 : Step(1127): len = 79882.4, overlap = 57
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.75516e-05
PHY-3002 : Step(1128): len = 80960.2, overlap = 56.5
PHY-3002 : Step(1129): len = 81927.4, overlap = 56
PHY-3002 : Step(1130): len = 82972.6, overlap = 53.25
PHY-3002 : Step(1131): len = 83762.7, overlap = 51.5
PHY-3002 : Step(1132): len = 85409.6, overlap = 53.75
PHY-3002 : Step(1133): len = 85548.4, overlap = 53.5
PHY-3002 : Step(1134): len = 86487.6, overlap = 54.25
PHY-3002 : Step(1135): len = 87243.1, overlap = 51.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.88426e-05
PHY-3002 : Step(1136): len = 87768.8, overlap = 47.75
PHY-3002 : Step(1137): len = 88436.1, overlap = 46.25
PHY-3002 : Step(1138): len = 90798.5, overlap = 42.25
PHY-3002 : Step(1139): len = 92079.3, overlap = 40.25
PHY-3002 : Step(1140): len = 92172.5, overlap = 40.75
PHY-3002 : Step(1141): len = 92839, overlap = 43
PHY-3002 : Step(1142): len = 94090.6, overlap = 44.25
PHY-3002 : Step(1143): len = 94968.6, overlap = 44
PHY-3002 : Step(1144): len = 95305.9, overlap = 45
PHY-3002 : Step(1145): len = 95922.2, overlap = 44.75
PHY-3002 : Step(1146): len = 96274.2, overlap = 42.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.73737e-05
PHY-3002 : Step(1147): len = 96625.4, overlap = 43
PHY-3002 : Step(1148): len = 97611.8, overlap = 41.25
PHY-3002 : Step(1149): len = 99380.4, overlap = 39.25
PHY-3002 : Step(1150): len = 99931.2, overlap = 34
PHY-3002 : Step(1151): len = 100118, overlap = 33.5
PHY-3002 : Step(1152): len = 100532, overlap = 37.5
PHY-3002 : Step(1153): len = 101498, overlap = 37.5
PHY-3002 : Step(1154): len = 101664, overlap = 37.25
PHY-3002 : Step(1155): len = 102125, overlap = 31.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008926s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (349.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 40%, beta_incr = 0.797768
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.402365s wall, 0.468003s user + 0.031200s system = 0.499203s CPU (124.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.278740s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (128.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28201e-05
PHY-3002 : Step(1156): len = 103422, overlap = 44.5
PHY-3002 : Step(1157): len = 99899.3, overlap = 47.75
PHY-3002 : Step(1158): len = 97318.4, overlap = 51
PHY-3002 : Step(1159): len = 95081.1, overlap = 54.75
PHY-3002 : Step(1160): len = 92767.5, overlap = 57.25
PHY-3002 : Step(1161): len = 90393.6, overlap = 58.5
PHY-3002 : Step(1162): len = 88737.5, overlap = 60
PHY-3002 : Step(1163): len = 87744, overlap = 57.5
PHY-3002 : Step(1164): len = 86878.9, overlap = 63.25
PHY-3002 : Step(1165): len = 86237.8, overlap = 68.25
PHY-3002 : Step(1166): len = 85751.6, overlap = 64.75
PHY-3002 : Step(1167): len = 85213.5, overlap = 64.75
PHY-3002 : Step(1168): len = 85238.9, overlap = 64.5
PHY-3002 : Step(1169): len = 85464, overlap = 64.5
PHY-3002 : Step(1170): len = 85444.7, overlap = 66.75
PHY-3002 : Step(1171): len = 85549.8, overlap = 67.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56402e-05
PHY-3002 : Step(1172): len = 88102.7, overlap = 62.75
PHY-3002 : Step(1173): len = 91964.4, overlap = 54
PHY-3002 : Step(1174): len = 92298.7, overlap = 50.75
PHY-3002 : Step(1175): len = 92826.8, overlap = 49.5
PHY-3002 : Step(1176): len = 93424.9, overlap = 48.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.12804e-05
PHY-3002 : Step(1177): len = 98838.7, overlap = 40.75
PHY-3002 : Step(1178): len = 103383, overlap = 37
PHY-3002 : Step(1179): len = 103930, overlap = 32.5
PHY-3002 : Step(1180): len = 104444, overlap = 32.25
PHY-3002 : Step(1181): len = 104904, overlap = 32
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000102561
PHY-3002 : Step(1182): len = 109886, overlap = 26.5
PHY-3002 : Step(1183): len = 114792, overlap = 22.75
PHY-3002 : Step(1184): len = 115378, overlap = 21
PHY-3002 : Step(1185): len = 116445, overlap = 19.5
PHY-3002 : Step(1186): len = 116820, overlap = 20.25
PHY-3002 : Step(1187): len = 117479, overlap = 20.5
PHY-3002 : Step(1188): len = 118152, overlap = 18.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000205121
PHY-3002 : Step(1189): len = 122667, overlap = 16.75
PHY-3002 : Step(1190): len = 124789, overlap = 14
PHY-3002 : Step(1191): len = 126811, overlap = 12
PHY-3002 : Step(1192): len = 128565, overlap = 11.75
PHY-3002 : Step(1193): len = 128645, overlap = 12.25
PHY-3002 : Step(1194): len = 128825, overlap = 13
PHY-3002 : Step(1195): len = 128669, overlap = 13
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000410243
PHY-3002 : Step(1196): len = 133882, overlap = 10.25
PHY-3002 : Step(1197): len = 135780, overlap = 8.75
PHY-3002 : Step(1198): len = 137152, overlap = 7.75
PHY-3002 : Step(1199): len = 138008, overlap = 5.75
PHY-3002 : Step(1200): len = 138416, overlap = 4.5
PHY-3002 : Step(1201): len = 138341, overlap = 6
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000820486
PHY-3002 : Step(1202): len = 142201, overlap = 4.25
PHY-3002 : Step(1203): len = 143028, overlap = 2.75
PHY-3002 : Step(1204): len = 144273, overlap = 1.5
PHY-3002 : Step(1205): len = 144944, overlap = 1
PHY-3002 : Step(1206): len = 144729, overlap = 1
PHY-3002 : Step(1207): len = 144400, overlap = 2.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00152913
PHY-3002 : Step(1208): len = 146500, overlap = 2
PHY-3002 : Step(1209): len = 147259, overlap = 2
PHY-3002 : Step(1210): len = 147841, overlap = 2
PHY-3002 : Step(1211): len = 148807, overlap = 1.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00305825
PHY-3002 : Step(1212): len = 150248, overlap = 1.5
PHY-3002 : Step(1213): len = 150721, overlap = 1.5
PHY-3002 : Step(1214): len = 151066, overlap = 1.5
PHY-3002 : Step(1215): len = 151653, overlap = 1.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 40%, beta_incr = 0.797768
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.322174s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (106.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.278413s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (106.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000498659
PHY-3002 : Step(1216): len = 144481, overlap = 43.25
PHY-3002 : Step(1217): len = 139525, overlap = 40.75
PHY-3002 : Step(1218): len = 134861, overlap = 38.25
PHY-3002 : Step(1219): len = 133288, overlap = 43.5
PHY-3002 : Step(1220): len = 130854, overlap = 41
PHY-3002 : Step(1221): len = 128970, overlap = 40.5
PHY-3002 : Step(1222): len = 127249, overlap = 40.25
PHY-3002 : Step(1223): len = 126051, overlap = 43.25
PHY-3002 : Step(1224): len = 125227, overlap = 43.5
PHY-3002 : Step(1225): len = 124300, overlap = 43.5
PHY-3002 : Step(1226): len = 123488, overlap = 43.25
PHY-3002 : Step(1227): len = 122865, overlap = 43.25
PHY-3002 : Step(1228): len = 122611, overlap = 43.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000997319
PHY-3002 : Step(1229): len = 126179, overlap = 41.75
PHY-3002 : Step(1230): len = 127202, overlap = 38.5
PHY-3002 : Step(1231): len = 128513, overlap = 40.5
PHY-3002 : Step(1232): len = 129769, overlap = 39.5
PHY-3002 : Step(1233): len = 130491, overlap = 37.25
PHY-3002 : Step(1234): len = 130871, overlap = 36.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00191608
PHY-3002 : Step(1235): len = 132681, overlap = 35.5
PHY-3002 : Step(1236): len = 133663, overlap = 35
PHY-3002 : Step(1237): len = 134708, overlap = 34.75
PHY-3002 : Step(1238): len = 135155, overlap = 36
PHY-3002 : Step(1239): len = 135661, overlap = 35.75
PHY-3002 : Step(1240): len = 135869, overlap = 34.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00334074
PHY-3002 : Step(1241): len = 137108, overlap = 35.25
PHY-3002 : Step(1242): len = 137369, overlap = 34.75
PHY-3002 : Step(1243): len = 138008, overlap = 34.75
PHY-3002 : Step(1244): len = 138191, overlap = 34.25
PHY-3002 : Step(1245): len = 138728, overlap = 34.5
PHY-3002 : Step(1246): len = 138842, overlap = 33.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.597938s wall, 0.421203s user + 0.327602s system = 0.748805s CPU (125.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%, beta_incr = 0.797768
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.295020s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.269309s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (104.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000479917
PHY-3002 : Step(1247): len = 133599, overlap = 23
PHY-3002 : Step(1248): len = 131979, overlap = 25.25
PHY-3002 : Step(1249): len = 130288, overlap = 27.75
PHY-3002 : Step(1250): len = 129102, overlap = 33.75
PHY-3002 : Step(1251): len = 128032, overlap = 36.25
PHY-3002 : Step(1252): len = 127327, overlap = 35.75
PHY-3002 : Step(1253): len = 126833, overlap = 37
PHY-3002 : Step(1254): len = 126569, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000959833
PHY-3002 : Step(1255): len = 128745, overlap = 37.75
PHY-3002 : Step(1256): len = 129384, overlap = 35
PHY-3002 : Step(1257): len = 130531, overlap = 32.25
PHY-3002 : Step(1258): len = 130996, overlap = 31.25
PHY-3002 : Step(1259): len = 131266, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190286
PHY-3002 : Step(1260): len = 133312, overlap = 28.5
PHY-3002 : Step(1261): len = 133718, overlap = 29
PHY-3002 : Step(1262): len = 134392, overlap = 29
PHY-3002 : Step(1263): len = 135283, overlap = 27.25
PHY-3002 : Step(1264): len = 136096, overlap = 25.25
PHY-3002 : Step(1265): len = 136288, overlap = 27.25
PHY-3002 : Step(1266): len = 136594, overlap = 25.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018810s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (82.9%)

PHY-3001 : Legalized: Len = 137386, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 14, deltaY = 12.
PHY-3001 : Final: Len = 137602, Over = 0
RUN-1003 : finish command "place" in  13.148474s wall, 17.924515s user + 2.106013s system = 20.030528s CPU (152.3%)

RUN-1004 : used memory is 618 MB, reserved memory is 622 MB, peak memory is 666 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 894 to 647
PHY-1001 : Pin misalignment score is improved from 647 to 639
PHY-1001 : Pin misalignment score is improved from 639 to 636
PHY-1001 : Pin misalignment score is improved from 636 to 636
PHY-1001 : Pin local connectivity score is improved from 162 to 0
PHY-1001 : Pin misalignment score is improved from 760 to 683
PHY-1001 : Pin misalignment score is improved from 683 to 680
PHY-1001 : Pin misalignment score is improved from 680 to 680
PHY-1001 : Pin local connectivity score is improved from 96 to 0
PHY-1001 : End pin swap;  0.757174s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (103.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 865 instances
RUN-1001 : 378 mslices, 377 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2276 nets
RUN-1001 : 1126 nets have 2 pins
RUN-1001 : 888 nets have [3 - 5] pins
RUN-1001 : 176 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 168136, over cnt = 368(4%), over = 695, worst = 14
PHY-1002 : len = 169888, over cnt = 194(2%), over = 305, worst = 7
PHY-1002 : len = 171424, over cnt = 146(1%), over = 201, worst = 6
PHY-1002 : len = 174328, over cnt = 37(0%), over = 53, worst = 4
PHY-1002 : len = 174992, over cnt = 17(0%), over = 30, worst = 4
PHY-1002 : len = 175304, over cnt = 15(0%), over = 28, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9359, tnet num: 2274, tinst num: 863, tnode num: 11623, tedge num: 15461.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 8 out of 2276 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.606575s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.097171s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (96.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 29688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.139256s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (100.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.004725s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (660.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 346080, over cnt = 81(0%), over = 81, worst = 1
PHY-1001 : End Routed; 17.655997s wall, 18.626519s user + 0.249602s system = 18.876121s CPU (106.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 342736, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.827012s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (96.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 342392, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.129088s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (96.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 342408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 342408
PHY-1001 : End DR Iter 3; 0.036138s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (172.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  22.929518s wall, 23.306549s user + 0.358802s system = 23.665352s CPU (103.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  25.406783s wall, 25.833766s user + 0.358802s system = 26.192568s CPU (103.1%)

RUN-1004 : used memory is 515 MB, reserved memory is 623 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1417   out of   4480   31.63%
#reg                 1081   out of   4480   24.13%
#le                  1499
  #lut only           418   out of   1499   27.89%
  #reg only            82   out of   1499    5.47%
  #lut&reg            999   out of   1499   66.64%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.827333s wall, 1.279208s user + 0.140401s system = 1.419609s CPU (77.7%)

RUN-1004 : used memory is 516 MB, reserved memory is 623 MB, peak memory is 666 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9359, tnet num: 2274, tinst num: 863, tnode num: 11623, tedge num: 15461.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  2.353644s wall, 1.653611s user + 0.031200s system = 1.684811s CPU (71.6%)

RUN-1004 : used memory is 544 MB, reserved memory is 655 MB, peak memory is 666 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000100111110010011011 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 865
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 2276, pip num: 23482
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 917 valid insts, and 61742 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000100111110010011011 -f Quick_Start.btc" in  10.766695s wall, 16.629707s user + 0.031200s system = 16.660907s CPU (154.7%)

RUN-1004 : used memory is 548 MB, reserved memory is 657 MB, peak memory is 666 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2957/158 useful/useless nets, 2686/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 124 distributor mux.
SYN-1016 : Merged 159 instances.
SYN-1015 : Optimize round 1, 929 better
SYN-1014 : Optimize round 2
SYN-1032 : 2660/797 useful/useless nets, 2389/128 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 161 better
SYN-1014 : Optimize round 3
SYN-1032 : 2660/0 useful/useless nets, 2389/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         1305
  #and                273
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 63
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                777
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              24
#MACRO_MUX            780

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |528    |777    |32     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 25 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2779/24 useful/useless nets, 2509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3399/0 useful/useless nets, 3129/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3397/0 useful/useless nets, 3127/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3609/0 useful/useless nets, 3339/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 12984, tnet num: 3624, tinst num: 3338, tnode num: 23846, tedge num: 24033.
GUI-1001 : User closes chip watcher ...
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.95), #lev = 7 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1970 instances into 875 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2506/0 useful/useless nets, 2236/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 777 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 875 LUT to BLE ...
SYN-4008 : Packed 875 LUT and 408 SEQ to BLE.
SYN-4003 : Packing 369 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (369 nodes)...
SYN-4004 : #1: Packed 128 SEQ (12766 nodes)...
SYN-4004 : #2: Packed 227 SEQ (91332 nodes)...
SYN-4004 : #3: Packed 362 SEQ (35673 nodes)...
SYN-4004 : #4: Packed 368 SEQ (631 nodes)...
SYN-4004 : #5: Packed 369 SEQ (32 nodes)...
SYN-4004 : #6: Packed 369 SEQ (0 nodes)...
SYN-4005 : Packed 369 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 369 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 875/1327 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1119   out of   4480   24.98%
#reg                  777   out of   4480   17.34%
#le                  1119
  #lut only           342   out of   1119   30.56%
  #reg only             0   out of   1119    0.00%
  #lut&reg            777   out of   1119   69.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1119  |1119  |777   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.919665s wall, 3.728424s user + 0.140401s system = 3.868825s CPU (98.7%)

RUN-1004 : used memory is 492 MB, reserved memory is 616 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 26 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  1.044056s wall, 0.998406s user + 0.015600s system = 1.014007s CPU (97.1%)

RUN-1004 : used memory is 501 MB, reserved memory is 616 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 35 trigger nets, 90 data nets.
KIT-1004 : Chipwatcher code = 0111110010011011
GUI-1001 : Import test.cwc success!
GUI-1001 : User opens chip watcher ...
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2957/158 useful/useless nets, 2686/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 124 distributor mux.
SYN-1016 : Merged 159 instances.
SYN-1015 : Optimize round 1, 929 better
SYN-1014 : Optimize round 2
SYN-1032 : 2660/797 useful/useless nets, 2389/128 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 161 better
SYN-1014 : Optimize round 3
SYN-1032 : 2660/0 useful/useless nets, 2389/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         1305
  #and                273
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 63
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                777
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              24
#MACRO_MUX            780

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |528    |777    |32     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 28 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2779/24 useful/useless nets, 2509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3399/0 useful/useless nets, 3129/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3397/0 useful/useless nets, 3127/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3609/0 useful/useless nets, 3339/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 12984, tnet num: 3624, tinst num: 3338, tnode num: 23846, tedge num: 24033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.95), #lev = 7 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1970 instances into 875 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2506/0 useful/useless nets, 2236/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 777 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 875 LUT to BLE ...
SYN-4008 : Packed 875 LUT and 408 SEQ to BLE.
SYN-4003 : Packing 369 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (369 nodes)...
SYN-4004 : #1: Packed 128 SEQ (12766 nodes)...
SYN-4004 : #2: Packed 227 SEQ (91332 nodes)...
SYN-4004 : #3: Packed 362 SEQ (35673 nodes)...
SYN-4004 : #4: Packed 368 SEQ (631 nodes)...
SYN-4004 : #5: Packed 369 SEQ (32 nodes)...
SYN-4004 : #6: Packed 369 SEQ (0 nodes)...
SYN-4005 : Packed 369 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 369 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 875/1327 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1119   out of   4480   24.98%
#reg                  777   out of   4480   17.34%
#le                  1119
  #lut only           342   out of   1119   30.56%
  #reg only             0   out of   1119    0.00%
  #lut&reg            777   out of   1119   69.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1119  |1119  |777   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.481641s wall, 3.432022s user + 0.093601s system = 3.525623s CPU (101.3%)

RUN-1004 : used memory is 511 MB, reserved memory is 624 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 29 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 35 trigger nets, 90 data nets.
KIT-1004 : Chipwatcher code = 0111110010011011
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=101,STOP_LEN=1365,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=101) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=101) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=101,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=101,STOP_LEN=1365,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=101)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=101)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=101,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=101,STOP_LEN=1365,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=101)
SYN-1011 : Flatten model register(CTRL_REG_LEN=101)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=101,NON_BUS_NODE_NUM=3,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 20 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2752/120 useful/useless nets, 1624/80 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 372 better
SYN-1014 : Optimize round 2
SYN-1032 : 2529/224 useful/useless nets, 1401/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2568/0 useful/useless nets, 1445/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2557/0 useful/useless nets, 1434/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2711/0 useful/useless nets, 1588/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 40 better
SYN-2501 : Optimize round 2
SYN-1032 : 2679/0 useful/useless nets, 1556/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2904/6 useful/useless nets, 1781/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 11398, tnet num: 2905, tinst num: 1776, tnode num: 17350, tedge num: 20686.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 91 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2905 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 127 (3.91), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 127 (3.91), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 127 (3.91), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 326 instances into 127 LUTs, name keeping = 48%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2699/0 useful/useless nets, 1576/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 304 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 127 LUT to BLE ...
SYN-4008 : Packed 127 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 249 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (249 nodes)...
SYN-4004 : #1: Packed 59 SEQ (1237 nodes)...
SYN-4004 : #2: Packed 87 SEQ (9952 nodes)...
SYN-4004 : #3: Packed 122 SEQ (9113 nodes)...
SYN-4004 : #4: Packed 131 SEQ (7958 nodes)...
SYN-4004 : #5: Packed 151 SEQ (22520 nodes)...
SYN-4004 : #6: Packed 165 SEQ (33254 nodes)...
SYN-4004 : #7: Packed 166 SEQ (18119 nodes)...
SYN-4004 : #8: Packed 166 SEQ (11020 nodes)...
SYN-4004 : #9: Packed 167 SEQ (4557 nodes)...
SYN-4004 : #10: Packed 167 SEQ (2925 nodes)...
SYN-4005 : Packed 167 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 249 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 209/1230 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.446815s wall, 2.480416s user + 0.062400s system = 2.542816s CPU (103.9%)

RUN-1004 : used memory is 512 MB, reserved memory is 624 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.552860s wall, 3.556823s user + 0.124801s system = 3.681624s CPU (103.6%)

RUN-1004 : used memory is 512 MB, reserved memory is 624 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (114 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 865 instances
RUN-1001 : 378 mslices, 377 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2276 nets
RUN-1001 : 1126 nets have 2 pins
RUN-1001 : 888 nets have [3 - 5] pins
RUN-1001 : 176 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 863 instances, 755 slices, 18 macros(161 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9359, tnet num: 2274, tinst num: 863, tnode num: 11623, tedge num: 15461.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.408021s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (95.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 347427
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 33%, beta_incr = 0.797768
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1267): len = 228030, overlap = 29.75
PHY-3002 : Step(1268): len = 173285, overlap = 44.5
PHY-3002 : Step(1269): len = 148600, overlap = 55.75
PHY-3002 : Step(1270): len = 132981, overlap = 66.25
PHY-3002 : Step(1271): len = 117726, overlap = 76.5
PHY-3002 : Step(1272): len = 95612.8, overlap = 98.25
PHY-3002 : Step(1273): len = 83516.9, overlap = 109.75
PHY-3002 : Step(1274): len = 79594.1, overlap = 113.75
PHY-3002 : Step(1275): len = 66702.4, overlap = 124.25
PHY-3002 : Step(1276): len = 62750.5, overlap = 128
PHY-3002 : Step(1277): len = 56953.3, overlap = 130.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.70412e-06
PHY-3002 : Step(1278): len = 56660.2, overlap = 129.75
PHY-3002 : Step(1279): len = 57224.3, overlap = 130
PHY-3002 : Step(1280): len = 56856.4, overlap = 129
PHY-3002 : Step(1281): len = 56329.4, overlap = 128.5
PHY-3002 : Step(1282): len = 57001.6, overlap = 128.5
PHY-3002 : Step(1283): len = 58665.7, overlap = 127.5
PHY-3002 : Step(1284): len = 58800.8, overlap = 119.5
PHY-3002 : Step(1285): len = 59242.4, overlap = 117
PHY-3002 : Step(1286): len = 59754.3, overlap = 116.25
PHY-3002 : Step(1287): len = 59636.1, overlap = 115.25
PHY-3002 : Step(1288): len = 59724.9, overlap = 114.75
PHY-3002 : Step(1289): len = 59915.3, overlap = 114.75
PHY-3002 : Step(1290): len = 59485.7, overlap = 114.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.40824e-06
PHY-3002 : Step(1291): len = 60202.4, overlap = 114.5
PHY-3002 : Step(1292): len = 61453.6, overlap = 111
PHY-3002 : Step(1293): len = 62731.4, overlap = 107.75
PHY-3002 : Step(1294): len = 66283.5, overlap = 97.75
PHY-3002 : Step(1295): len = 66994.6, overlap = 97.25
PHY-3002 : Step(1296): len = 66898, overlap = 96.5
PHY-3002 : Step(1297): len = 66785.6, overlap = 96
PHY-3002 : Step(1298): len = 67245.3, overlap = 95.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.37758e-05
PHY-3002 : Step(1299): len = 68330, overlap = 91.25
PHY-3002 : Step(1300): len = 69711, overlap = 90.5
PHY-3002 : Step(1301): len = 72194.5, overlap = 92.5
PHY-3002 : Step(1302): len = 73658.2, overlap = 81.5
PHY-3002 : Step(1303): len = 74754.9, overlap = 74.25
PHY-3002 : Step(1304): len = 75677.7, overlap = 71.25
PHY-3002 : Step(1305): len = 75928.5, overlap = 75.5
PHY-3002 : Step(1306): len = 76749.5, overlap = 69.5
PHY-3002 : Step(1307): len = 77855, overlap = 67.75
PHY-3002 : Step(1308): len = 78196.3, overlap = 67.25
PHY-3002 : Step(1309): len = 79006.2, overlap = 63
PHY-3002 : Step(1310): len = 79882.4, overlap = 57
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.75516e-05
PHY-3002 : Step(1311): len = 80960.2, overlap = 56.5
PHY-3002 : Step(1312): len = 81927.4, overlap = 56
PHY-3002 : Step(1313): len = 82972.6, overlap = 53.25
PHY-3002 : Step(1314): len = 83762.7, overlap = 51.5
PHY-3002 : Step(1315): len = 85409.6, overlap = 53.75
PHY-3002 : Step(1316): len = 85548.4, overlap = 53.5
PHY-3002 : Step(1317): len = 86487.6, overlap = 54.25
PHY-3002 : Step(1318): len = 87243.1, overlap = 51.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.88426e-05
PHY-3002 : Step(1319): len = 87768.8, overlap = 47.75
PHY-3002 : Step(1320): len = 88436.1, overlap = 46.25
PHY-3002 : Step(1321): len = 90798.5, overlap = 42.25
PHY-3002 : Step(1322): len = 92079.3, overlap = 40.25
PHY-3002 : Step(1323): len = 92172.5, overlap = 40.75
PHY-3002 : Step(1324): len = 92839, overlap = 43
PHY-3002 : Step(1325): len = 94090.6, overlap = 44.25
PHY-3002 : Step(1326): len = 94968.6, overlap = 44
PHY-3002 : Step(1327): len = 95305.9, overlap = 45
PHY-3002 : Step(1328): len = 95922.2, overlap = 44.75
PHY-3002 : Step(1329): len = 96274.2, overlap = 42.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.73737e-05
PHY-3002 : Step(1330): len = 96625.4, overlap = 43
PHY-3002 : Step(1331): len = 97611.8, overlap = 41.25
PHY-3002 : Step(1332): len = 99380.4, overlap = 39.25
PHY-3002 : Step(1333): len = 99931.2, overlap = 34
PHY-3002 : Step(1334): len = 100118, overlap = 33.5
PHY-3002 : Step(1335): len = 100532, overlap = 37.5
PHY-3002 : Step(1336): len = 101498, overlap = 37.5
PHY-3002 : Step(1337): len = 101664, overlap = 37.25
PHY-3002 : Step(1338): len = 102125, overlap = 31.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009427s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (331.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 40%, beta_incr = 0.797768
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.400798s wall, 0.405603s user + 0.015600s system = 0.421203s CPU (105.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.271448s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (114.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28201e-05
PHY-3002 : Step(1339): len = 103422, overlap = 44.5
PHY-3002 : Step(1340): len = 99899.3, overlap = 47.75
PHY-3002 : Step(1341): len = 97318.4, overlap = 51
PHY-3002 : Step(1342): len = 95081.1, overlap = 54.75
PHY-3002 : Step(1343): len = 92767.5, overlap = 57.25
PHY-3002 : Step(1344): len = 90393.6, overlap = 58.5
PHY-3002 : Step(1345): len = 88737.5, overlap = 60
PHY-3002 : Step(1346): len = 87744, overlap = 57.5
PHY-3002 : Step(1347): len = 86878.9, overlap = 63.25
PHY-3002 : Step(1348): len = 86237.8, overlap = 68.25
PHY-3002 : Step(1349): len = 85751.6, overlap = 64.75
PHY-3002 : Step(1350): len = 85213.5, overlap = 64.75
PHY-3002 : Step(1351): len = 85238.9, overlap = 64.5
PHY-3002 : Step(1352): len = 85464, overlap = 64.5
PHY-3002 : Step(1353): len = 85444.7, overlap = 66.75
PHY-3002 : Step(1354): len = 85549.8, overlap = 67.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56402e-05
PHY-3002 : Step(1355): len = 88102.7, overlap = 62.75
PHY-3002 : Step(1356): len = 91964.4, overlap = 54
PHY-3002 : Step(1357): len = 92298.7, overlap = 50.75
PHY-3002 : Step(1358): len = 92826.8, overlap = 49.5
PHY-3002 : Step(1359): len = 93424.9, overlap = 48.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.12804e-05
PHY-3002 : Step(1360): len = 98838.7, overlap = 40.75
PHY-3002 : Step(1361): len = 103383, overlap = 37
PHY-3002 : Step(1362): len = 103930, overlap = 32.5
PHY-3002 : Step(1363): len = 104444, overlap = 32.25
PHY-3002 : Step(1364): len = 104904, overlap = 32
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000102561
PHY-3002 : Step(1365): len = 109886, overlap = 26.5
PHY-3002 : Step(1366): len = 114792, overlap = 22.75
PHY-3002 : Step(1367): len = 115378, overlap = 21
PHY-3002 : Step(1368): len = 116445, overlap = 19.5
PHY-3002 : Step(1369): len = 116820, overlap = 20.25
PHY-3002 : Step(1370): len = 117479, overlap = 20.5
PHY-3002 : Step(1371): len = 118152, overlap = 18.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000205121
PHY-3002 : Step(1372): len = 122667, overlap = 16.75
PHY-3002 : Step(1373): len = 124789, overlap = 14
PHY-3002 : Step(1374): len = 126811, overlap = 12
PHY-3002 : Step(1375): len = 128565, overlap = 11.75
PHY-3002 : Step(1376): len = 128645, overlap = 12.25
PHY-3002 : Step(1377): len = 128825, overlap = 13
PHY-3002 : Step(1378): len = 128669, overlap = 13
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000410243
PHY-3002 : Step(1379): len = 133882, overlap = 10.25
PHY-3002 : Step(1380): len = 135780, overlap = 8.75
PHY-3002 : Step(1381): len = 137152, overlap = 7.75
PHY-3002 : Step(1382): len = 138008, overlap = 5.75
PHY-3002 : Step(1383): len = 138416, overlap = 4.5
PHY-3002 : Step(1384): len = 138341, overlap = 6
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000820486
PHY-3002 : Step(1385): len = 142201, overlap = 4.25
PHY-3002 : Step(1386): len = 143028, overlap = 2.75
PHY-3002 : Step(1387): len = 144273, overlap = 1.5
PHY-3002 : Step(1388): len = 144944, overlap = 1
PHY-3002 : Step(1389): len = 144729, overlap = 1
PHY-3002 : Step(1390): len = 144400, overlap = 2.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00152913
PHY-3002 : Step(1391): len = 146500, overlap = 2
PHY-3002 : Step(1392): len = 147259, overlap = 2
PHY-3002 : Step(1393): len = 147841, overlap = 2
PHY-3002 : Step(1394): len = 148807, overlap = 1.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00305825
PHY-3002 : Step(1395): len = 150248, overlap = 1.5
PHY-3002 : Step(1396): len = 150721, overlap = 1.5
PHY-3002 : Step(1397): len = 151066, overlap = 1.5
PHY-3002 : Step(1398): len = 151653, overlap = 1.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 40%, beta_incr = 0.797768
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.356907s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.285245s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000498659
PHY-3002 : Step(1399): len = 144481, overlap = 43.25
PHY-3002 : Step(1400): len = 139525, overlap = 40.75
PHY-3002 : Step(1401): len = 134861, overlap = 38.25
PHY-3002 : Step(1402): len = 133288, overlap = 43.5
PHY-3002 : Step(1403): len = 130854, overlap = 41
PHY-3002 : Step(1404): len = 128970, overlap = 40.5
PHY-3002 : Step(1405): len = 127249, overlap = 40.25
PHY-3002 : Step(1406): len = 126051, overlap = 43.25
PHY-3002 : Step(1407): len = 125227, overlap = 43.5
PHY-3002 : Step(1408): len = 124300, overlap = 43.5
PHY-3002 : Step(1409): len = 123488, overlap = 43.25
PHY-3002 : Step(1410): len = 122865, overlap = 43.25
PHY-3002 : Step(1411): len = 122611, overlap = 43.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000997319
PHY-3002 : Step(1412): len = 126179, overlap = 41.75
PHY-3002 : Step(1413): len = 127202, overlap = 38.5
PHY-3002 : Step(1414): len = 128513, overlap = 40.5
PHY-3002 : Step(1415): len = 129769, overlap = 39.5
PHY-3002 : Step(1416): len = 130491, overlap = 37.25
PHY-3002 : Step(1417): len = 130871, overlap = 36.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00191608
PHY-3002 : Step(1418): len = 132681, overlap = 35.5
PHY-3002 : Step(1419): len = 133663, overlap = 35
PHY-3002 : Step(1420): len = 134708, overlap = 34.75
PHY-3002 : Step(1421): len = 135155, overlap = 36
PHY-3002 : Step(1422): len = 135661, overlap = 35.75
PHY-3002 : Step(1423): len = 135869, overlap = 34.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00334074
PHY-3002 : Step(1424): len = 137108, overlap = 35.25
PHY-3002 : Step(1425): len = 137369, overlap = 34.75
PHY-3002 : Step(1426): len = 138008, overlap = 34.75
PHY-3002 : Step(1427): len = 138191, overlap = 34.25
PHY-3002 : Step(1428): len = 138728, overlap = 34.5
PHY-3002 : Step(1429): len = 138842, overlap = 33.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.555346s wall, 0.436803s user + 0.234002s system = 0.670804s CPU (120.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%, beta_incr = 0.797768
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.320056s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (97.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.287542s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (108.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000479917
PHY-3002 : Step(1430): len = 133599, overlap = 23
PHY-3002 : Step(1431): len = 131979, overlap = 25.25
PHY-3002 : Step(1432): len = 130288, overlap = 27.75
PHY-3002 : Step(1433): len = 129102, overlap = 33.75
PHY-3002 : Step(1434): len = 128032, overlap = 36.25
PHY-3002 : Step(1435): len = 127327, overlap = 35.75
PHY-3002 : Step(1436): len = 126833, overlap = 37
PHY-3002 : Step(1437): len = 126569, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000959833
PHY-3002 : Step(1438): len = 128745, overlap = 37.75
PHY-3002 : Step(1439): len = 129384, overlap = 35
PHY-3002 : Step(1440): len = 130531, overlap = 32.25
PHY-3002 : Step(1441): len = 130996, overlap = 31.25
PHY-3002 : Step(1442): len = 131266, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00190286
PHY-3002 : Step(1443): len = 133312, overlap = 28.5
PHY-3002 : Step(1444): len = 133718, overlap = 29
PHY-3002 : Step(1445): len = 134392, overlap = 29
PHY-3002 : Step(1446): len = 135283, overlap = 27.25
PHY-3002 : Step(1447): len = 136096, overlap = 25.25
PHY-3002 : Step(1448): len = 136288, overlap = 27.25
PHY-3002 : Step(1449): len = 136594, overlap = 25.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018952s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (82.3%)

PHY-3001 : Legalized: Len = 137386, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 14, deltaY = 12.
PHY-3001 : Final: Len = 137602, Over = 0
RUN-1003 : finish command "place" in  12.436672s wall, 16.582906s user + 1.856412s system = 18.439318s CPU (148.3%)

RUN-1004 : used memory is 512 MB, reserved memory is 624 MB, peak memory is 666 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 894 to 647
PHY-1001 : Pin misalignment score is improved from 647 to 639
PHY-1001 : Pin misalignment score is improved from 639 to 636
PHY-1001 : Pin misalignment score is improved from 636 to 636
PHY-1001 : Pin local connectivity score is improved from 162 to 0
PHY-1001 : Pin misalignment score is improved from 760 to 683
PHY-1001 : Pin misalignment score is improved from 683 to 680
PHY-1001 : Pin misalignment score is improved from 680 to 680
PHY-1001 : Pin local connectivity score is improved from 96 to 0
PHY-1001 : End pin swap;  0.772304s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (99.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 865 instances
RUN-1001 : 378 mslices, 377 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2276 nets
RUN-1001 : 1126 nets have 2 pins
RUN-1001 : 888 nets have [3 - 5] pins
RUN-1001 : 176 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 168136, over cnt = 368(4%), over = 695, worst = 14
PHY-1002 : len = 169888, over cnt = 194(2%), over = 305, worst = 7
PHY-1002 : len = 171424, over cnt = 146(1%), over = 201, worst = 6
PHY-1002 : len = 174328, over cnt = 37(0%), over = 53, worst = 4
PHY-1002 : len = 174992, over cnt = 17(0%), over = 30, worst = 4
PHY-1002 : len = 175304, over cnt = 15(0%), over = 28, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9359, tnet num: 2274, tinst num: 863, tnode num: 11623, tedge num: 15461.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 8 out of 2276 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.770453s wall, 1.747211s user + 0.031200s system = 1.778411s CPU (100.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.098682s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (94.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 29688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.134046s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (93.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 29624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.004766s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 346080, over cnt = 81(0%), over = 81, worst = 1
PHY-1001 : End Routed; 15.071970s wall, 17.893315s user + 0.062400s system = 17.955715s CPU (119.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 342736, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.712971s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (100.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 342392, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.101034s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (108.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 342408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 342408
PHY-1001 : End DR Iter 3; 0.031829s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (98.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  19.279310s wall, 22.074141s user + 0.156001s system = 22.230142s CPU (115.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.936429s wall, 24.694958s user + 0.202801s system = 24.897760s CPU (113.5%)

RUN-1004 : used memory is 516 MB, reserved memory is 627 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1417   out of   4480   31.63%
#reg                 1081   out of   4480   24.13%
#le                  1499
  #lut only           418   out of   1499   27.89%
  #reg only            82   out of   1499    5.47%
  #lut&reg            999   out of   1499   66.64%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.297903s wall, 1.232408s user + 0.046800s system = 1.279208s CPU (98.6%)

RUN-1004 : used memory is 516 MB, reserved memory is 627 MB, peak memory is 666 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9359, tnet num: 2274, tinst num: 863, tnode num: 11623, tedge num: 15461.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.593324s wall, 1.544410s user + 0.062400s system = 1.606810s CPU (100.8%)

RUN-1004 : used memory is 546 MB, reserved memory is 658 MB, peak memory is 666 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000100111110010011011 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 865
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 2276, pip num: 23482
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 917 valid insts, and 61742 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000100111110010011011 -f Quick_Start.btc" in  9.006817s wall, 17.019709s user + 0.000000s system = 17.019709s CPU (189.0%)

RUN-1004 : used memory is 548 MB, reserved memory is 660 MB, peak memory is 666 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.045079s wall, 0.967206s user + 0.015600s system = 0.982806s CPU (94.0%)

RUN-1004 : used memory is 562 MB, reserved memory is 666 MB, peak memory is 666 MB
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.657437s wall, 0.748805s user + 0.296402s system = 1.045207s CPU (15.7%)

RUN-1004 : used memory is 567 MB, reserved memory is 671 MB, peak memory is 666 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.273047s wall, 1.903212s user + 0.358802s system = 2.262014s CPU (27.3%)

RUN-1004 : used memory is 557 MB, reserved memory is 661 MB, peak memory is 666 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 10100000000000000000000000000000000000000000000000000000000000000010101010101010000100000000000000001000
KIT-1004 : ChipWatcher: the value of status register = 110000010111000110
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x90_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x90_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x90_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x90_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x90_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x90_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 10100000000000000000000000000000000000000000000000000000000000000010101010101010000100000000000000000000
GUI-1001 : Disable net trigger pwm[1] success
GUI-1001 : Disable net trigger pwm[2] success
GUI-1001 : Disable net trigger pwm[3] success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  1.331508s wall, 1.326008s user + 0.078001s system = 1.404009s CPU (105.4%)

RUN-1004 : used memory is 528 MB, reserved memory is 631 MB, peak memory is 666 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 32 trigger nets, 90 data nets.
KIT-1004 : Chipwatcher code = 1110001101011011
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2636/120 useful/useless nets, 1508/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 2433/203 useful/useless nets, 1305/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 2433/0 useful/useless nets, 1305/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2472/0 useful/useless nets, 1349/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2461/0 useful/useless nets, 1338/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2613/0 useful/useless nets, 1490/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2581/0 useful/useless nets, 1458/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2788/6 useful/useless nets, 1665/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 10929, tnet num: 2789, tinst num: 1660, tnode num: 16413, tedge num: 19714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2646/0 useful/useless nets, 1523/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1097 nodes)...
SYN-4005 : Packed 45 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 278/1299 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.344053s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (105.6%)

RUN-1004 : used memory is 528 MB, reserved memory is 631 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.366421s wall, 2.433616s user + 0.062400s system = 2.496016s CPU (105.5%)

RUN-1004 : used memory is 528 MB, reserved memory is 631 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (88 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 895 instances
RUN-1001 : 392 mslices, 393 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2223 nets
RUN-1001 : 1106 nets have 2 pins
RUN-1001 : 857 nets have [3 - 5] pins
RUN-1001 : 174 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 42 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 893 instances, 785 slices, 18 macros(161 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9067, tnet num: 2221, tinst num: 893, tnode num: 11190, tedge num: 14988.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.410870s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (113.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 341591
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.789732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1450): len = 224032, overlap = 26.5
PHY-3002 : Step(1451): len = 162511, overlap = 54.25
PHY-3002 : Step(1452): len = 135831, overlap = 67.25
PHY-3002 : Step(1453): len = 121088, overlap = 78.5
PHY-3002 : Step(1454): len = 108489, overlap = 86.75
PHY-3002 : Step(1455): len = 89916.8, overlap = 102.75
PHY-3002 : Step(1456): len = 77369.3, overlap = 117
PHY-3002 : Step(1457): len = 73205.6, overlap = 120.75
PHY-3002 : Step(1458): len = 64144.9, overlap = 127
PHY-3002 : Step(1459): len = 60231.7, overlap = 131.25
PHY-3002 : Step(1460): len = 55837.4, overlap = 136.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.20279e-06
PHY-3002 : Step(1461): len = 55870.1, overlap = 136.75
PHY-3002 : Step(1462): len = 56056, overlap = 136.5
PHY-3002 : Step(1463): len = 55297.5, overlap = 133.75
PHY-3002 : Step(1464): len = 55449.3, overlap = 127
PHY-3002 : Step(1465): len = 57540.3, overlap = 119
PHY-3002 : Step(1466): len = 57848.3, overlap = 111.5
PHY-3002 : Step(1467): len = 57498.8, overlap = 108.75
PHY-3002 : Step(1468): len = 57522.3, overlap = 108
PHY-3002 : Step(1469): len = 57602.6, overlap = 106.75
PHY-3002 : Step(1470): len = 58173.1, overlap = 100.75
PHY-3002 : Step(1471): len = 58349.2, overlap = 104.75
PHY-3002 : Step(1472): len = 58957.3, overlap = 104
PHY-3002 : Step(1473): len = 59665.8, overlap = 103.25
PHY-3002 : Step(1474): len = 60523, overlap = 103
PHY-3002 : Step(1475): len = 61977.9, overlap = 101
PHY-3002 : Step(1476): len = 62301.4, overlap = 95.75
PHY-3002 : Step(1477): len = 62044.6, overlap = 100.25
PHY-3002 : Step(1478): len = 62061.8, overlap = 101
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.40558e-06
PHY-3002 : Step(1479): len = 62420.5, overlap = 101
PHY-3002 : Step(1480): len = 62996.8, overlap = 96.25
PHY-3002 : Step(1481): len = 63359.6, overlap = 95.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43596e-05
PHY-3002 : Step(1482): len = 64310.8, overlap = 97
PHY-3002 : Step(1483): len = 66599, overlap = 91.25
PHY-3002 : Step(1484): len = 66661.4, overlap = 81.25
PHY-3002 : Step(1485): len = 67451.2, overlap = 87.25
PHY-3002 : Step(1486): len = 68551.5, overlap = 84.5
PHY-3002 : Step(1487): len = 70726.1, overlap = 80.5
PHY-3002 : Step(1488): len = 71771.3, overlap = 77.25
PHY-3002 : Step(1489): len = 72064.6, overlap = 66.75
PHY-3002 : Step(1490): len = 72401.8, overlap = 70.25
PHY-3002 : Step(1491): len = 73234, overlap = 70.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.87192e-05
PHY-3002 : Step(1492): len = 73603.7, overlap = 69.25
PHY-3002 : Step(1493): len = 74324.7, overlap = 68.25
PHY-3002 : Step(1494): len = 75934, overlap = 60.25
PHY-3002 : Step(1495): len = 76831.2, overlap = 50.25
PHY-3002 : Step(1496): len = 77492.3, overlap = 53
PHY-3002 : Step(1497): len = 77696.1, overlap = 52.25
PHY-3002 : Step(1498): len = 78991.6, overlap = 50
PHY-3002 : Step(1499): len = 80506.8, overlap = 45.5
PHY-3002 : Step(1500): len = 80828.7, overlap = 44.75
PHY-3002 : Step(1501): len = 80803.8, overlap = 40
PHY-3002 : Step(1502): len = 80918.7, overlap = 42
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.23517e-05
PHY-3002 : Step(1503): len = 81459.4, overlap = 41.25
PHY-3002 : Step(1504): len = 81753.3, overlap = 41.25
PHY-3002 : Step(1505): len = 82230.9, overlap = 40.75
PHY-3002 : Step(1506): len = 84947.9, overlap = 34.75
PHY-3002 : Step(1507): len = 85123.7, overlap = 30.25
PHY-3002 : Step(1508): len = 85361, overlap = 36
PHY-3002 : Step(1509): len = 85350.5, overlap = 36
PHY-3002 : Step(1510): len = 85288.1, overlap = 36.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008443s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (184.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.789732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.272671s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (103.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.254884s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (97.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.28771e-06
PHY-3002 : Step(1511): len = 85859.7, overlap = 34.5
PHY-3002 : Step(1512): len = 83673.5, overlap = 42.5
PHY-3002 : Step(1513): len = 81269.3, overlap = 49.25
PHY-3002 : Step(1514): len = 78706.8, overlap = 54.75
PHY-3002 : Step(1515): len = 76194.2, overlap = 67
PHY-3002 : Step(1516): len = 74103.2, overlap = 75.25
PHY-3002 : Step(1517): len = 72040.7, overlap = 72
PHY-3002 : Step(1518): len = 70045.5, overlap = 76.25
PHY-3002 : Step(1519): len = 68988.3, overlap = 74
PHY-3002 : Step(1520): len = 68352.7, overlap = 68.75
PHY-3002 : Step(1521): len = 67875.3, overlap = 67.25
PHY-3002 : Step(1522): len = 67951.3, overlap = 68.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45754e-05
PHY-3002 : Step(1523): len = 69168.1, overlap = 64.75
PHY-3002 : Step(1524): len = 71750, overlap = 60
PHY-3002 : Step(1525): len = 72683, overlap = 56
PHY-3002 : Step(1526): len = 73040.3, overlap = 55.75
PHY-3002 : Step(1527): len = 73730.5, overlap = 58.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.91508e-05
PHY-3002 : Step(1528): len = 75145.3, overlap = 55.5
PHY-3002 : Step(1529): len = 79041.9, overlap = 56.5
PHY-3002 : Step(1530): len = 79877.2, overlap = 57.5
PHY-3002 : Step(1531): len = 80150.5, overlap = 56.75
PHY-3002 : Step(1532): len = 80810, overlap = 57.25
PHY-3002 : Step(1533): len = 81571.8, overlap = 56
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.789732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.299761s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.254831s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (122.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.35255e-05
PHY-3002 : Step(1534): len = 82794.6, overlap = 87.5
PHY-3002 : Step(1535): len = 83266.7, overlap = 77
PHY-3002 : Step(1536): len = 82063.9, overlap = 78
PHY-3002 : Step(1537): len = 80359.2, overlap = 78.75
PHY-3002 : Step(1538): len = 78204.8, overlap = 83.75
PHY-3002 : Step(1539): len = 76268.2, overlap = 85.5
PHY-3002 : Step(1540): len = 74696.7, overlap = 88.75
PHY-3002 : Step(1541): len = 73770.4, overlap = 91.5
PHY-3002 : Step(1542): len = 73238.1, overlap = 95.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.7051e-05
PHY-3002 : Step(1543): len = 76288.4, overlap = 88.5
PHY-3002 : Step(1544): len = 78789.5, overlap = 81.25
PHY-3002 : Step(1545): len = 79390.7, overlap = 82.5
PHY-3002 : Step(1546): len = 79618.7, overlap = 81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000172198
PHY-3002 : Step(1547): len = 82402.2, overlap = 76.5
PHY-3002 : Step(1548): len = 84641.7, overlap = 71.5
PHY-3002 : Step(1549): len = 86886.4, overlap = 70.25
PHY-3002 : Step(1550): len = 87163.7, overlap = 68.5
PHY-3002 : Step(1551): len = 87179, overlap = 65
PHY-3002 : Step(1552): len = 87435.5, overlap = 64.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000322283
PHY-3002 : Step(1553): len = 89866.6, overlap = 62.5
PHY-3002 : Step(1554): len = 91646.4, overlap = 61.25
PHY-3002 : Step(1555): len = 93617.5, overlap = 55.5
PHY-3002 : Step(1556): len = 94889.2, overlap = 51.25
PHY-3002 : Step(1557): len = 95075, overlap = 52.25
PHY-3002 : Step(1558): len = 95457.3, overlap = 51.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.298581s wall, 0.218401s user + 0.171601s system = 0.390002s CPU (130.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.789732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.239703s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (104.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.259763s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000197454
PHY-3002 : Step(1559): len = 94531.8, overlap = 35.75
PHY-3002 : Step(1560): len = 93253.9, overlap = 40.5
PHY-3002 : Step(1561): len = 92268.4, overlap = 43.25
PHY-3002 : Step(1562): len = 91793.1, overlap = 47.5
PHY-3002 : Step(1563): len = 91707.6, overlap = 50
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000394908
PHY-3002 : Step(1564): len = 94158.8, overlap = 46.75
PHY-3002 : Step(1565): len = 94993.6, overlap = 43.5
PHY-3002 : Step(1566): len = 95942.1, overlap = 45.5
PHY-3002 : Step(1567): len = 96808.6, overlap = 44
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000789815
PHY-3002 : Step(1568): len = 99141.2, overlap = 40.25
PHY-3002 : Step(1569): len = 100171, overlap = 37
PHY-3002 : Step(1570): len = 102355, overlap = 35.75
PHY-3002 : Step(1571): len = 102886, overlap = 37.75
PHY-3002 : Step(1572): len = 103493, overlap = 36.5
PHY-3002 : Step(1573): len = 104504, overlap = 36
PHY-3002 : Step(1574): len = 105298, overlap = 35
PHY-3002 : Step(1575): len = 105532, overlap = 32.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00152448
PHY-3002 : Step(1576): len = 107546, overlap = 32.75
PHY-3002 : Step(1577): len = 108527, overlap = 33.25
PHY-3002 : Step(1578): len = 110063, overlap = 32.75
PHY-3002 : Step(1579): len = 110958, overlap = 32.25
PHY-3002 : Step(1580): len = 111710, overlap = 30
PHY-3002 : Step(1581): len = 112556, overlap = 26.75
PHY-3002 : Step(1582): len = 113168, overlap = 26.25
PHY-3002 : Step(1583): len = 113438, overlap = 27
PHY-3002 : Step(1584): len = 113748, overlap = 27
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00294882
PHY-3002 : Step(1585): len = 115379, overlap = 25.75
PHY-3002 : Step(1586): len = 115954, overlap = 25.25
PHY-3002 : Step(1587): len = 117096, overlap = 25
PHY-3002 : Step(1588): len = 117783, overlap = 24.25
PHY-3002 : Step(1589): len = 118522, overlap = 25.75
PHY-3002 : Step(1590): len = 118914, overlap = 24.75
PHY-3002 : Step(1591): len = 119203, overlap = 24.5
PHY-3002 : Step(1592): len = 119537, overlap = 25.25
PHY-3002 : Step(1593): len = 120055, overlap = 23.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00527817
PHY-3002 : Step(1594): len = 120939, overlap = 24
PHY-3002 : Step(1595): len = 121442, overlap = 24.25
PHY-3002 : Step(1596): len = 121878, overlap = 23.5
PHY-3002 : Step(1597): len = 122443, overlap = 23.25
PHY-3002 : Step(1598): len = 123148, overlap = 22
PHY-3002 : Step(1599): len = 123516, overlap = 22.75
PHY-3002 : Step(1600): len = 123832, overlap = 24.25
PHY-3002 : Step(1601): len = 124091, overlap = 23.75
PHY-3002 : Step(1602): len = 124456, overlap = 25
PHY-3002 : Step(1603): len = 124666, overlap = 23.75
PHY-3002 : Step(1604): len = 124924, overlap = 24
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0090349
PHY-3002 : Step(1605): len = 125389, overlap = 24.25
PHY-3002 : Step(1606): len = 125829, overlap = 23.75
PHY-3002 : Step(1607): len = 126178, overlap = 24.5
PHY-3002 : Step(1608): len = 126479, overlap = 23.5
PHY-3002 : Step(1609): len = 126847, overlap = 22
PHY-3002 : Step(1610): len = 127087, overlap = 22
PHY-3002 : Step(1611): len = 127255, overlap = 22.25
PHY-3002 : Step(1612): len = 127596, overlap = 22.5
PHY-3002 : Step(1613): len = 127808, overlap = 21.5
PHY-3002 : Step(1614): len = 127976, overlap = 21.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0145996
PHY-3002 : Step(1615): len = 128190, overlap = 21.5
PHY-3002 : Step(1616): len = 128591, overlap = 22.25
PHY-3002 : Step(1617): len = 128824, overlap = 22.5
PHY-3002 : Step(1618): len = 129032, overlap = 23
PHY-3002 : Step(1619): len = 129223, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018566s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (84.0%)

PHY-3001 : Legalized: Len = 129583, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 7.
PHY-3001 : Final: Len = 129635, Over = 0
RUN-1003 : finish command "place" in  10.169745s wall, 13.306885s user + 1.762811s system = 15.069697s CPU (148.2%)

RUN-1004 : used memory is 528 MB, reserved memory is 631 MB, peak memory is 666 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 906 to 633
PHY-1001 : Pin misalignment score is improved from 633 to 628
PHY-1001 : Pin misalignment score is improved from 628 to 625
PHY-1001 : Pin misalignment score is improved from 625 to 625
PHY-1001 : Pin local connectivity score is improved from 167 to 0
PHY-1001 : Pin misalignment score is improved from 757 to 679
PHY-1001 : Pin misalignment score is improved from 679 to 676
PHY-1001 : Pin misalignment score is improved from 676 to 676
PHY-1001 : Pin local connectivity score is improved from 97 to 0
PHY-1001 : End pin swap;  0.757980s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (98.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 895 instances
RUN-1001 : 392 mslices, 393 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2223 nets
RUN-1001 : 1106 nets have 2 pins
RUN-1001 : 857 nets have [3 - 5] pins
RUN-1001 : 174 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 42 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 158856, over cnt = 336(4%), over = 636, worst = 13
PHY-1002 : len = 160392, over cnt = 184(2%), over = 266, worst = 9
PHY-1002 : len = 161272, over cnt = 140(1%), over = 177, worst = 6
PHY-1002 : len = 163680, over cnt = 29(0%), over = 43, worst = 4
PHY-1002 : len = 164944, over cnt = 17(0%), over = 29, worst = 3
PHY-1002 : len = 165112, over cnt = 14(0%), over = 24, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9067, tnet num: 2221, tinst num: 893, tnode num: 11190, tedge num: 14988.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 21 out of 2223 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.616737s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (96.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.097709s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (127.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.016324s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 333432, over cnt = 58(0%), over = 58, worst = 1
PHY-1001 : End Routed; 13.426117s wall, 16.333305s user + 0.093601s system = 16.426905s CPU (122.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 331536, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.481643s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (100.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 331344, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 331344
PHY-1001 : End DR Iter 2; 0.036570s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (170.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.063165s wall, 20.014928s user + 0.140401s system = 20.155329s CPU (118.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.548761s wall, 22.432944s user + 0.171601s system = 22.604545s CPU (115.6%)

RUN-1004 : used memory is 532 MB, reserved memory is 636 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1395   out of   4480   31.14%
#reg                 1045   out of   4480   23.33%
#le                  1561
  #lut only           516   out of   1561   33.06%
  #reg only           166   out of   1561   10.63%
  #lut&reg            879   out of   1561   56.31%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.244012s wall, 1.201208s user + 0.078001s system = 1.279208s CPU (102.8%)

RUN-1004 : used memory is 533 MB, reserved memory is 636 MB, peak memory is 666 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9067, tnet num: 2221, tinst num: 893, tnode num: 11190, tedge num: 14988.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.520485s wall, 1.482009s user + 0.046800s system = 1.528810s CPU (100.5%)

RUN-1004 : used memory is 566 MB, reserved memory is 668 MB, peak memory is 666 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000101110001101011011 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 895
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 2223, pip num: 22831
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 929 valid insts, and 60300 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000101110001101011011 -f Quick_Start.btc" in  9.128713s wall, 17.222510s user + 0.031200s system = 17.253711s CPU (189.0%)

RUN-1004 : used memory is 571 MB, reserved memory is 673 MB, peak memory is 666 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.667213s wall, 0.296402s user + 0.171601s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 592 MB, reserved memory is 694 MB, peak memory is 666 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.177496s wall, 1.341609s user + 0.218401s system = 1.560010s CPU (19.1%)

RUN-1004 : used memory is 581 MB, reserved memory is 684 MB, peak memory is 666 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000000010011001
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x90_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x90_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x90_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x90_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x90_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x90_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000
GUI-1001 : User closes chip watcher ...
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(53)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(3)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(53)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(135)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2957/158 useful/useless nets, 2686/64 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 124 distributor mux.
SYN-1016 : Merged 159 instances.
SYN-1015 : Optimize round 1, 929 better
SYN-1014 : Optimize round 2
SYN-1032 : 2660/797 useful/useless nets, 2389/128 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 161 better
SYN-1014 : Optimize round 3
SYN-1032 : 2660/0 useful/useless nets, 2389/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         1305
  #and                273
  #nand                 0
  #or                 176
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 63
  #bufif1               0
  #MX21                16
  #FADD                 0
  #DFF                777
  #LATCH                0
#MACRO_ADD              8
#MACRO_EQ              24
#MACRO_MUX            780

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |528    |777    |32     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 31 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2779/24 useful/useless nets, 2509/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3399/0 useful/useless nets, 3129/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3397/0 useful/useless nets, 3127/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 3609/0 useful/useless nets, 3339/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 12984, tnet num: 3624, tinst num: 3338, tnode num: 23846, tedge num: 24033.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.95), #lev = 7 (3.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-2581 : Mapping with K=5, #lut = 875 (3.94), #lev = 7 (3.85)
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1970 instances into 875 LUTs, name keeping = 52%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2506/0 useful/useless nets, 2236/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 777 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 100 adder to BLE ...
SYN-4008 : Packed 100 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 875 LUT to BLE ...
SYN-4008 : Packed 875 LUT and 408 SEQ to BLE.
SYN-4003 : Packing 369 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (369 nodes)...
SYN-4004 : #1: Packed 128 SEQ (12766 nodes)...
SYN-4004 : #2: Packed 227 SEQ (91332 nodes)...
SYN-4004 : #3: Packed 362 SEQ (35673 nodes)...
SYN-4004 : #4: Packed 368 SEQ (631 nodes)...
SYN-4004 : #5: Packed 369 SEQ (32 nodes)...
SYN-4004 : #6: Packed 369 SEQ (0 nodes)...
SYN-4005 : Packed 369 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 369 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 875/1327 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1119   out of   4480   24.98%
#reg                  777   out of   4480   17.34%
#le                  1119
  #lut only           342   out of   1119   30.56%
  #reg only             0   out of   1119    0.00%
  #lut&reg            777   out of   1119   69.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1119  |1119  |777   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.413992s wall, 3.369622s user + 0.124801s system = 3.494422s CPU (102.4%)

RUN-1004 : used memory is 549 MB, reserved memory is 641 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 32 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
SYN-1047 : Net: pnumcnt0[0] will be renamed with PWM0/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt0[10] will be renamed with PWM0/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt0[11] will be renamed with PWM0/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt0[12] will be renamed with PWM0/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt0[13] will be renamed with PWM0/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt0[14] will be renamed with PWM0/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt0[15] will be renamed with PWM0/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt0[16] will be renamed with PWM0/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt0[17] will be renamed with PWM0/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt0[18] will be renamed with PWM0/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt0[19] will be renamed with PWM0/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt0[1] will be renamed with PWM0/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt0[20] will be renamed with PWM0/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt0[21] will be renamed with PWM0/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt0[22] will be renamed with PWM0/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt0[23] will be renamed with PWM0/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt0[2] will be renamed with PWM0/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt0[3] will be renamed with PWM0/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt0[4] will be renamed with PWM0/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt0[5] will be renamed with PWM0/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt0[6] will be renamed with PWM0/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt0[7] will be renamed with PWM0/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt0[8] will be renamed with PWM0/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt0[9] will be renamed with PWM0/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt1[0] will be renamed with PWM1/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt1[10] will be renamed with PWM1/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt1[11] will be renamed with PWM1/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt1[12] will be renamed with PWM1/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt1[13] will be renamed with PWM1/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt1[14] will be renamed with PWM1/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt1[15] will be renamed with PWM1/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt1[16] will be renamed with PWM1/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt1[17] will be renamed with PWM1/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt1[18] will be renamed with PWM1/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt1[19] will be renamed with PWM1/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt1[1] will be renamed with PWM1/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt1[20] will be renamed with PWM1/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt1[21] will be renamed with PWM1/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt1[22] will be renamed with PWM1/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt1[23] will be renamed with PWM1/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt1[2] will be renamed with PWM1/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt1[3] will be renamed with PWM1/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt1[4] will be renamed with PWM1/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt1[5] will be renamed with PWM1/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt1[6] will be renamed with PWM1/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt1[7] will be renamed with PWM1/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt1[8] will be renamed with PWM1/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt1[9] will be renamed with PWM1/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt2[0] will be renamed with PWM2/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt2[10] will be renamed with PWM2/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt2[11] will be renamed with PWM2/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt2[12] will be renamed with PWM2/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt2[13] will be renamed with PWM2/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt2[14] will be renamed with PWM2/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt2[15] will be renamed with PWM2/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt2[16] will be renamed with PWM2/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt2[17] will be renamed with PWM2/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt2[18] will be renamed with PWM2/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt2[19] will be renamed with PWM2/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt2[1] will be renamed with PWM2/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt2[20] will be renamed with PWM2/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt2[21] will be renamed with PWM2/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt2[22] will be renamed with PWM2/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt2[23] will be renamed with PWM2/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt2[2] will be renamed with PWM2/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt2[3] will be renamed with PWM2/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt2[4] will be renamed with PWM2/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt2[5] will be renamed with PWM2/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt2[6] will be renamed with PWM2/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt2[7] will be renamed with PWM2/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt2[8] will be renamed with PWM2/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt2[9] will be renamed with PWM2/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[2] will be renamed with PWM2/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[2] will be renamed with PWM2/pwm for synthesis keep.
SYN-1047 : Net: pnumcnt3[0] will be renamed with PWM3/RemaTxNum[0] for synthesis keep.
SYN-1047 : Net: pnumcnt3[10] will be renamed with PWM3/RemaTxNum[10] for synthesis keep.
SYN-1047 : Net: pnumcnt3[11] will be renamed with PWM3/RemaTxNum[11] for synthesis keep.
SYN-1047 : Net: pnumcnt3[12] will be renamed with PWM3/RemaTxNum[12] for synthesis keep.
SYN-1047 : Net: pnumcnt3[13] will be renamed with PWM3/RemaTxNum[13] for synthesis keep.
SYN-1047 : Net: pnumcnt3[14] will be renamed with PWM3/RemaTxNum[14] for synthesis keep.
SYN-1047 : Net: pnumcnt3[15] will be renamed with PWM3/RemaTxNum[15] for synthesis keep.
SYN-1047 : Net: pnumcnt3[16] will be renamed with PWM3/RemaTxNum[16] for synthesis keep.
SYN-1047 : Net: pnumcnt3[17] will be renamed with PWM3/RemaTxNum[17] for synthesis keep.
SYN-1047 : Net: pnumcnt3[18] will be renamed with PWM3/RemaTxNum[18] for synthesis keep.
SYN-1047 : Net: pnumcnt3[19] will be renamed with PWM3/RemaTxNum[19] for synthesis keep.
SYN-1047 : Net: pnumcnt3[1] will be renamed with PWM3/RemaTxNum[1] for synthesis keep.
SYN-1047 : Net: pnumcnt3[20] will be renamed with PWM3/RemaTxNum[20] for synthesis keep.
SYN-1047 : Net: pnumcnt3[21] will be renamed with PWM3/RemaTxNum[21] for synthesis keep.
SYN-1047 : Net: pnumcnt3[22] will be renamed with PWM3/RemaTxNum[22] for synthesis keep.
SYN-1047 : Net: pnumcnt3[23] will be renamed with PWM3/RemaTxNum[23] for synthesis keep.
SYN-1047 : Net: pnumcnt3[2] will be renamed with PWM3/RemaTxNum[2] for synthesis keep.
SYN-1047 : Net: pnumcnt3[3] will be renamed with PWM3/RemaTxNum[3] for synthesis keep.
SYN-1047 : Net: pnumcnt3[4] will be renamed with PWM3/RemaTxNum[4] for synthesis keep.
SYN-1047 : Net: pnumcnt3[5] will be renamed with PWM3/RemaTxNum[5] for synthesis keep.
SYN-1047 : Net: pnumcnt3[6] will be renamed with PWM3/RemaTxNum[6] for synthesis keep.
SYN-1047 : Net: pnumcnt3[7] will be renamed with PWM3/RemaTxNum[7] for synthesis keep.
SYN-1047 : Net: pnumcnt3[8] will be renamed with PWM3/RemaTxNum[8] for synthesis keep.
SYN-1047 : Net: pnumcnt3[9] will be renamed with PWM3/RemaTxNum[9] for synthesis keep.
SYN-1047 : Net: dir_pad[3] will be renamed with PWM3/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[3] will be renamed with PWM3/pwm for synthesis keep.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 32 trigger nets, 90 data nets.
KIT-1004 : Chipwatcher code = 1110001101011011
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=89) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_bus(BUS_WIDTH=32) in C:/Anlogic/TD4.5.12562/cw\detect_bus.v(18)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=89)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_bus(BUS_WIDTH=32)"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=89,STOP_LEN=1365,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=89)
SYN-1011 : Flatten model register(CTRL_REG_LEN=89)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=89,NON_BUS_NODE_NUM=0,BUS_NODE_NUM=32,BUS1_WIDTH=32,STOP_LEN=1365)
SYN-1011 : Flatten model detect_bus(BUS_WIDTH=32)
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2636/120 useful/useless nets, 1508/80 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 349 better
SYN-1014 : Optimize round 2
SYN-1032 : 2433/203 useful/useless nets, 1305/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 2433/0 useful/useless nets, 1305/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2472/0 useful/useless nets, 1349/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2461/0 useful/useless nets, 1338/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2613/0 useful/useless nets, 1490/0 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-1032 : 2581/0 useful/useless nets, 1458/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1032 : 2788/6 useful/useless nets, 1665/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 10929, tnet num: 2789, tinst num: 1660, tnode num: 16413, tedge num: 19714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 87 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-2581 : Mapping with K=5, #lut = 110 (3.81), #lev = 6 (2.56)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 246 instances into 110 LUTs, name keeping = 55%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2646/0 useful/useless nets, 1523/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 268 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 110 LUT to BLE ...
SYN-4008 : Packed 110 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 213 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (213 nodes)...
SYN-4004 : #1: Packed 45 SEQ (1097 nodes)...
SYN-4004 : #2: Packed 69 SEQ (9193 nodes)...
SYN-4004 : #3: Packed 99 SEQ (8137 nodes)...
SYN-4004 : #4: Packed 105 SEQ (7747 nodes)...
SYN-4004 : #5: Packed 130 SEQ (20675 nodes)...
SYN-4004 : #6: Packed 147 SEQ (22210 nodes)...
SYN-4004 : #7: Packed 149 SEQ (11981 nodes)...
SYN-4004 : #8: Packed 149 SEQ (8755 nodes)...
SYN-4004 : #9: Packed 150 SEQ (4172 nodes)...
SYN-4004 : #10: Packed 150 SEQ (2870 nodes)...
SYN-4005 : Packed 150 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 213 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 173/1194 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.990633s wall, 2.028013s user + 0.031200s system = 2.059213s CPU (103.4%)

RUN-1004 : used memory is 549 MB, reserved memory is 641 MB, peak memory is 666 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.068099s wall, 3.088820s user + 0.109201s system = 3.198021s CPU (104.2%)

RUN-1004 : used memory is 549 MB, reserved memory is 641 MB, peak memory is 666 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (103 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 844 instances
RUN-1001 : 367 mslices, 367 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2223 nets
RUN-1001 : 1111 nets have 2 pins
RUN-1001 : 853 nets have [3 - 5] pins
RUN-1001 : 173 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 842 instances, 734 slices, 18 macros(161 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9119, tnet num: 2221, tinst num: 842, tnode num: 11298, tedge num: 15072.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.398887s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (105.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 345179
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 32%, beta_incr = 0.803393
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1620): len = 225248, overlap = 28.75
PHY-3002 : Step(1621): len = 174946, overlap = 42.5
PHY-3002 : Step(1622): len = 152715, overlap = 51
PHY-3002 : Step(1623): len = 117801, overlap = 76.5
PHY-3002 : Step(1624): len = 101148, overlap = 87.25
PHY-3002 : Step(1625): len = 94328, overlap = 96.5
PHY-3002 : Step(1626): len = 84033.3, overlap = 108.25
PHY-3002 : Step(1627): len = 75987.6, overlap = 116.5
PHY-3002 : Step(1628): len = 69619.7, overlap = 121
PHY-3002 : Step(1629): len = 61517.3, overlap = 124.75
PHY-3002 : Step(1630): len = 57608, overlap = 127
PHY-3002 : Step(1631): len = 52263.4, overlap = 130
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.17843e-06
PHY-3002 : Step(1632): len = 52077, overlap = 130.25
PHY-3002 : Step(1633): len = 52523.4, overlap = 130.25
PHY-3002 : Step(1634): len = 52446.3, overlap = 130.25
PHY-3002 : Step(1635): len = 52623, overlap = 130.75
PHY-3002 : Step(1636): len = 52626.5, overlap = 130.5
PHY-3002 : Step(1637): len = 53083.4, overlap = 128
PHY-3002 : Step(1638): len = 53466.8, overlap = 125.25
PHY-3002 : Step(1639): len = 53914.5, overlap = 123
PHY-3002 : Step(1640): len = 54304.1, overlap = 121.25
PHY-3002 : Step(1641): len = 54408.7, overlap = 121.25
PHY-3002 : Step(1642): len = 54597.3, overlap = 120.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.35685e-06
PHY-3002 : Step(1643): len = 54970.6, overlap = 120.5
PHY-3002 : Step(1644): len = 55779.2, overlap = 115.25
PHY-3002 : Step(1645): len = 56986.6, overlap = 112
PHY-3002 : Step(1646): len = 57933, overlap = 109
PHY-3002 : Step(1647): len = 59320.7, overlap = 106.5
PHY-3002 : Step(1648): len = 60616.5, overlap = 101.5
PHY-3002 : Step(1649): len = 61814.3, overlap = 95.25
PHY-3002 : Step(1650): len = 62230.9, overlap = 88.75
PHY-3002 : Step(1651): len = 62811, overlap = 84.25
PHY-3002 : Step(1652): len = 63063.6, overlap = 86.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.27137e-05
PHY-3002 : Step(1653): len = 63593.5, overlap = 81.5
PHY-3002 : Step(1654): len = 64079.2, overlap = 81
PHY-3002 : Step(1655): len = 64778.9, overlap = 77.75
PHY-3002 : Step(1656): len = 66663.8, overlap = 72.5
PHY-3002 : Step(1657): len = 67839.6, overlap = 71.5
PHY-3002 : Step(1658): len = 68109.3, overlap = 66.5
PHY-3002 : Step(1659): len = 68107.9, overlap = 66.75
PHY-3002 : Step(1660): len = 68317.2, overlap = 66.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.13068e-05
PHY-3002 : Step(1661): len = 68839.4, overlap = 67
PHY-3002 : Step(1662): len = 69849.6, overlap = 65
PHY-3002 : Step(1663): len = 71693.7, overlap = 72.75
PHY-3002 : Step(1664): len = 74275.7, overlap = 70
PHY-3002 : Step(1665): len = 74704.9, overlap = 64
PHY-3002 : Step(1666): len = 75118.4, overlap = 58.5
PHY-3002 : Step(1667): len = 75783.9, overlap = 57
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.84569e-05
PHY-3002 : Step(1668): len = 76500.8, overlap = 61
PHY-3002 : Step(1669): len = 78768.3, overlap = 57.25
PHY-3002 : Step(1670): len = 79848.7, overlap = 51.5
PHY-3002 : Step(1671): len = 80816.8, overlap = 55.25
PHY-3002 : Step(1672): len = 80775, overlap = 49.5
PHY-3002 : Step(1673): len = 81314, overlap = 48.75
PHY-3002 : Step(1674): len = 83376.2, overlap = 49
PHY-3002 : Step(1675): len = 85243.3, overlap = 47.25
PHY-3002 : Step(1676): len = 85394.3, overlap = 47.75
PHY-3002 : Step(1677): len = 85691.4, overlap = 46.5
PHY-3002 : Step(1678): len = 85881.6, overlap = 47.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.38174e-05
PHY-3002 : Step(1679): len = 86510.5, overlap = 48.25
PHY-3002 : Step(1680): len = 87044.7, overlap = 48.25
PHY-3002 : Step(1681): len = 90297, overlap = 43.75
PHY-3002 : Step(1682): len = 91793.2, overlap = 45.5
PHY-3002 : Step(1683): len = 91736.5, overlap = 45
PHY-3002 : Step(1684): len = 92164, overlap = 41
PHY-3002 : Step(1685): len = 92336.4, overlap = 40.75
PHY-3002 : Step(1686): len = 92538.1, overlap = 40.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 39%, beta_incr = 0.803393
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.313824s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (109.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.249512s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (106.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13076e-05
PHY-3002 : Step(1687): len = 95288.8, overlap = 37.25
PHY-3002 : Step(1688): len = 92218.8, overlap = 38
PHY-3002 : Step(1689): len = 89096.3, overlap = 39.25
PHY-3002 : Step(1690): len = 86438, overlap = 45.5
PHY-3002 : Step(1691): len = 83602.7, overlap = 55
PHY-3002 : Step(1692): len = 81315.3, overlap = 66.5
PHY-3002 : Step(1693): len = 79848, overlap = 67
PHY-3002 : Step(1694): len = 79280.7, overlap = 68.25
PHY-3002 : Step(1695): len = 79114.4, overlap = 63.5
PHY-3002 : Step(1696): len = 78503.8, overlap = 66.25
PHY-3002 : Step(1697): len = 78392.1, overlap = 67
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.26153e-05
PHY-3002 : Step(1698): len = 79186.1, overlap = 66.5
PHY-3002 : Step(1699): len = 81406.3, overlap = 63.25
PHY-3002 : Step(1700): len = 81935.6, overlap = 62.75
PHY-3002 : Step(1701): len = 82287.7, overlap = 62.25
PHY-3002 : Step(1702): len = 83191.2, overlap = 60.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.52305e-05
PHY-3002 : Step(1703): len = 86613.7, overlap = 52
PHY-3002 : Step(1704): len = 93182.4, overlap = 31
PHY-3002 : Step(1705): len = 93437.5, overlap = 30
PHY-3002 : Step(1706): len = 94474.5, overlap = 29.5
PHY-3002 : Step(1707): len = 95834.8, overlap = 28.5
PHY-3002 : Step(1708): len = 95793.7, overlap = 29
PHY-3002 : Step(1709): len = 96071.2, overlap = 28.25
PHY-3002 : Step(1710): len = 96064.6, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.04611e-05
PHY-3002 : Step(1711): len = 101891, overlap = 19.25
PHY-3002 : Step(1712): len = 104065, overlap = 17.25
PHY-3002 : Step(1713): len = 105046, overlap = 15.25
PHY-3002 : Step(1714): len = 106047, overlap = 14.25
PHY-3002 : Step(1715): len = 105844, overlap = 14.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000179376
PHY-3002 : Step(1716): len = 111091, overlap = 10.75
PHY-3002 : Step(1717): len = 114540, overlap = 12.75
PHY-3002 : Step(1718): len = 116301, overlap = 12.25
PHY-3002 : Step(1719): len = 116968, overlap = 11.75
PHY-3002 : Step(1720): len = 116851, overlap = 12.25
PHY-3002 : Step(1721): len = 116298, overlap = 13.25
PHY-3002 : Step(1722): len = 115655, overlap = 12.5
PHY-3002 : Step(1723): len = 115248, overlap = 11.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000358753
PHY-3002 : Step(1724): len = 119851, overlap = 9.75
PHY-3002 : Step(1725): len = 121592, overlap = 6.75
PHY-3002 : Step(1726): len = 122684, overlap = 5.25
PHY-3002 : Step(1727): len = 124083, overlap = 4
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000717506
PHY-3002 : Step(1728): len = 126870, overlap = 3.75
PHY-3002 : Step(1729): len = 128375, overlap = 3
PHY-3002 : Step(1730): len = 130804, overlap = 2.5
PHY-3002 : Step(1731): len = 130822, overlap = 0.75
PHY-3002 : Step(1732): len = 130887, overlap = 0.25
PHY-3002 : Step(1733): len = 131181, overlap = 0.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00143501
PHY-3002 : Step(1734): len = 133745, overlap = 0.75
PHY-3002 : Step(1735): len = 134477, overlap = 0.25
PHY-3002 : Step(1736): len = 135358, overlap = 0.25
PHY-3002 : Step(1737): len = 135658, overlap = 0.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00269739
PHY-3002 : Step(1738): len = 137172, overlap = 0.25
PHY-3002 : Step(1739): len = 137802, overlap = 0.25
PHY-3002 : Step(1740): len = 138665, overlap = 0.25
PHY-3002 : Step(1741): len = 138946, overlap = 0.25
PHY-3002 : Step(1742): len = 139497, overlap = 0.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%, beta_incr = 0.803393
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.284940s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.256165s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000492815
PHY-3002 : Step(1743): len = 132104, overlap = 45
PHY-3002 : Step(1744): len = 127489, overlap = 44.25
PHY-3002 : Step(1745): len = 125438, overlap = 42.5
PHY-3002 : Step(1746): len = 123338, overlap = 44.75
PHY-3002 : Step(1747): len = 121332, overlap = 41.5
PHY-3002 : Step(1748): len = 119553, overlap = 44.75
PHY-3002 : Step(1749): len = 118623, overlap = 44
PHY-3002 : Step(1750): len = 117387, overlap = 44.75
PHY-3002 : Step(1751): len = 116172, overlap = 44.25
PHY-3002 : Step(1752): len = 115160, overlap = 43.5
PHY-3002 : Step(1753): len = 114237, overlap = 44.75
PHY-3002 : Step(1754): len = 113722, overlap = 47.25
PHY-3002 : Step(1755): len = 113280, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00098563
PHY-3002 : Step(1756): len = 116195, overlap = 42.5
PHY-3002 : Step(1757): len = 117049, overlap = 40.5
PHY-3002 : Step(1758): len = 118002, overlap = 40.75
PHY-3002 : Step(1759): len = 118488, overlap = 42.5
PHY-3002 : Step(1760): len = 118986, overlap = 41.75
PHY-3002 : Step(1761): len = 119093, overlap = 42.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00181232
PHY-3002 : Step(1762): len = 120611, overlap = 42.25
PHY-3002 : Step(1763): len = 121059, overlap = 40.25
PHY-3002 : Step(1764): len = 122306, overlap = 41
PHY-3002 : Step(1765): len = 122747, overlap = 41.5
PHY-3002 : Step(1766): len = 124147, overlap = 40
PHY-3002 : Step(1767): len = 124635, overlap = 40.75
PHY-3002 : Step(1768): len = 125359, overlap = 38.75
PHY-3002 : Step(1769): len = 125940, overlap = 37.75
PHY-3002 : Step(1770): len = 126419, overlap = 36.75
PHY-3002 : Step(1771): len = 126923, overlap = 36.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00335804
PHY-3002 : Step(1772): len = 128205, overlap = 36.75
PHY-3002 : Step(1773): len = 128673, overlap = 36.25
PHY-3002 : Step(1774): len = 129311, overlap = 35.75
PHY-3002 : Step(1775): len = 130143, overlap = 36
PHY-3002 : Step(1776): len = 130715, overlap = 36.25
PHY-3002 : Step(1777): len = 130849, overlap = 35.75
PHY-3002 : Step(1778): len = 130940, overlap = 36
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00587948
PHY-3002 : Step(1779): len = 131453, overlap = 37.5
PHY-3002 : Step(1780): len = 131769, overlap = 36
PHY-3002 : Step(1781): len = 132278, overlap = 35.25
PHY-3002 : Step(1782): len = 132587, overlap = 35
PHY-3002 : Step(1783): len = 132875, overlap = 35.5
PHY-3002 : Step(1784): len = 133109, overlap = 34.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.549187s wall, 0.390002s user + 0.249602s system = 0.639604s CPU (116.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%, beta_incr = 0.803393
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.243817s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (102.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.261589s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (95.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000603936
PHY-3002 : Step(1785): len = 128085, overlap = 24.5
PHY-3002 : Step(1786): len = 126670, overlap = 26.5
PHY-3002 : Step(1787): len = 124706, overlap = 33.75
PHY-3002 : Step(1788): len = 123699, overlap = 35
PHY-3002 : Step(1789): len = 122615, overlap = 35
PHY-3002 : Step(1790): len = 122125, overlap = 36.25
PHY-3002 : Step(1791): len = 121795, overlap = 39
PHY-3002 : Step(1792): len = 121430, overlap = 39.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00119033
PHY-3002 : Step(1793): len = 123205, overlap = 36
PHY-3002 : Step(1794): len = 123612, overlap = 35.75
PHY-3002 : Step(1795): len = 124431, overlap = 35.25
PHY-3002 : Step(1796): len = 124603, overlap = 34.75
PHY-3002 : Step(1797): len = 124742, overlap = 35.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0023077
PHY-3002 : Step(1798): len = 126197, overlap = 32.5
PHY-3002 : Step(1799): len = 126455, overlap = 31.25
PHY-3002 : Step(1800): len = 127415, overlap = 28.25
PHY-3002 : Step(1801): len = 127953, overlap = 26.75
PHY-3002 : Step(1802): len = 128299, overlap = 26.75
PHY-3002 : Step(1803): len = 128445, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019182s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (244.0%)

PHY-3001 : Legalized: Len = 129431, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 11, deltaY = 8.
PHY-3001 : Final: Len = 129517, Over = 0
RUN-1003 : finish command "place" in  11.191685s wall, 14.414492s user + 1.794012s system = 16.208504s CPU (144.8%)

RUN-1004 : used memory is 549 MB, reserved memory is 641 MB, peak memory is 666 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 891 to 651
PHY-1001 : Pin misalignment score is improved from 651 to 646
PHY-1001 : Pin misalignment score is improved from 646 to 642
PHY-1001 : Pin misalignment score is improved from 642 to 641
PHY-1001 : Pin misalignment score is improved from 641 to 641
PHY-1001 : Pin local connectivity score is improved from 152 to 0
PHY-1001 : Pin misalignment score is improved from 770 to 694
PHY-1001 : Pin misalignment score is improved from 694 to 689
PHY-1001 : Pin misalignment score is improved from 689 to 689
PHY-1001 : Pin local connectivity score is improved from 100 to 0
PHY-1001 : End pin swap;  0.815832s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (103.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 844 instances
RUN-1001 : 367 mslices, 367 lslices, 98 pads, 6 brams, 0 dsps
RUN-1001 : There are total 2223 nets
RUN-1001 : 1111 nets have 2 pins
RUN-1001 : 853 nets have [3 - 5] pins
RUN-1001 : 173 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 156560, over cnt = 340(4%), over = 597, worst = 16
PHY-1002 : len = 159520, over cnt = 160(1%), over = 242, worst = 8
PHY-1002 : len = 159312, over cnt = 133(1%), over = 165, worst = 6
PHY-1002 : len = 161640, over cnt = 27(0%), over = 38, worst = 3
PHY-1002 : len = 162120, over cnt = 15(0%), over = 24, worst = 4
PHY-1002 : len = 162472, over cnt = 14(0%), over = 23, worst = 3
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9119, tnet num: 2221, tinst num: 842, tnode num: 11298, tedge num: 15072.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 8 out of 2223 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.493331s wall, 1.513210s user + 0.015600s system = 1.528810s CPU (102.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 26304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.097299s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (96.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 27184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.037718s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (165.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 89% nets.
PHY-1002 : len = 337792, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End Routed; 13.412409s wall, 15.849702s user + 0.078001s system = 15.927702s CPU (118.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 335504, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.436283s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (103.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 335440, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 335440
PHY-1001 : End DR Iter 2; 0.077424s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (100.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.142215s wall, 19.593726s user + 0.140401s system = 19.734126s CPU (115.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  19.562151s wall, 22.074141s user + 0.156001s system = 22.230142s CPU (113.6%)

RUN-1004 : used memory is 554 MB, reserved memory is 646 MB, peak memory is 666 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 1394   out of   4480   31.12%
#reg                 1045   out of   4480   23.33%
#le                  1457
  #lut only           412   out of   1457   28.28%
  #reg only            63   out of   1457    4.32%
  #lut&reg            982   out of   1457   67.40%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                6   out of      6  100.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.280087s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (97.5%)

RUN-1004 : used memory is 554 MB, reserved memory is 646 MB, peak memory is 666 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 9119, tnet num: 2221, tinst num: 842, tnode num: 11298, tedge num: 15072.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.539958s wall, 1.497610s user + 0.031200s system = 1.528810s CPU (99.3%)

RUN-1004 : used memory is 587 MB, reserved memory is 680 MB, peak memory is 666 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000101110001101011011 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 844
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 2223, pip num: 23011
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 927 valid insts, and 60592 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000101110001101011011 -f Quick_Start.btc" in  9.221798s wall, 17.503312s user + 0.031200s system = 17.534512s CPU (190.1%)

RUN-1004 : used memory is 589 MB, reserved memory is 682 MB, peak memory is 666 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.366501s wall, 1.357209s user + 0.015600s system = 1.372809s CPU (100.5%)

RUN-1004 : used memory is 684 MB, reserved memory is 776 MB, peak memory is 687 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  28.073094s wall, 3.026419s user + 0.405603s system = 3.432022s CPU (12.2%)

RUN-1004 : used memory is 679 MB, reserved memory is 774 MB, peak memory is 688 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.698849s wall, 0.436803s user + 0.109201s system = 0.546003s CPU (8.2%)

RUN-1004 : used memory is 667 MB, reserved memory is 762 MB, peak memory is 688 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.913938s wall, 5.319634s user + 0.577204s system = 5.896838s CPU (16.0%)

RUN-1004 : used memory is 656 MB, reserved memory is 751 MB, peak memory is 688 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.677758s wall, 0.421203s user + 0.124801s system = 0.546003s CPU (8.2%)

RUN-1004 : used memory is 656 MB, reserved memory is 751 MB, peak memory is 688 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.203112s wall, 1.450809s user + 0.234002s system = 1.684811s CPU (20.5%)

RUN-1004 : used memory is 646 MB, reserved memory is 741 MB, peak memory is 688 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000010000000
KIT-1004 : ChipWatcher: the value of status register = 110000011001110001
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0010 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0010 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0014 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0014 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0018 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0018 successfully.
SYN-2541 : Attrs-to-init for 6 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_2048x90_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_2048x90_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_2048x90_sub_000000_032
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_2048x90_sub_000000_048
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_2048x90_sub_000000_064
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_2048x90_sub_000000_080
KIT-1004 : ChipWatcher: write ctrl reg value: 101000000000000000000000000000000000000000000000000000000000000000100001000000000000000000000000
GUI-1001 : User closes chip watcher ...
