<def f='tvm/src/tir/ir/buffer.cc' l='637' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/data_layout.cc' l='439' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/function.cc' l='142' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/ir/index_map.cc' l='395' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/analysis/analysis.cc' l='2063' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/block_scope.cc' l='148' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/schedule.cc' l='51' macro='1' type='::tvm::runtime::Registry &amp;'/>
<def f='tvm/src/tir/schedule/trace.cc' l='543' macro='1' type='::tvm::runtime::Registry &amp;'/>
