// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/17/2020 11:33:30"

// 
// Device: Altera EP3C16Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	pin_name1,
	pin_name2,
	clk_sec_ge_01,
	clk_hour_shi_01);
output 	pin_name1;
input 	pin_name2;
input 	clk_sec_ge_01;
input 	clk_hour_shi_01;

// Design Ports Information
// pin_name1	=>  Location: PIN_174,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_sec_ge_01	=>  Location: PIN_147,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_hour_shi_01	=>  Location: PIN_159,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name2	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \clk_sec_ge_01~input_o ;
wire \clk_hour_shi_01~input_o ;
wire \pin_name1~output_o ;
wire \pin_name2~input_o ;


// Location: IOOBUF_X41_Y25_N23
cycloneiii_io_obuf \pin_name1~output (
	.i(\pin_name2~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pin_name1~output_o ),
	.obar());
// synopsys translate_off
defparam \pin_name1~output .bus_hold = "false";
defparam \pin_name1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \pin_name2~input (
	.i(pin_name2),
	.ibar(gnd),
	.o(\pin_name2~input_o ));
// synopsys translate_off
defparam \pin_name2~input .bus_hold = "false";
defparam \pin_name2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N8
cycloneiii_io_ibuf \clk_sec_ge_01~input (
	.i(clk_sec_ge_01),
	.ibar(gnd),
	.o(\clk_sec_ge_01~input_o ));
// synopsys translate_off
defparam \clk_sec_ge_01~input .bus_hold = "false";
defparam \clk_sec_ge_01~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N22
cycloneiii_io_ibuf \clk_hour_shi_01~input (
	.i(clk_hour_shi_01),
	.ibar(gnd),
	.o(\clk_hour_shi_01~input_o ));
// synopsys translate_off
defparam \clk_hour_shi_01~input .bus_hold = "false";
defparam \clk_hour_shi_01~input .simulate_z_as = "z";
// synopsys translate_on

assign pin_name1 = \pin_name1~output_o ;

endmodule
