{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 00:46:27 2013 " "Info: Processing started: Sun Dec 15 00:46:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "output\[0\]\$latch " "Warning: Node \"output\[0\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[1\]\$latch " "Warning: Node \"output\[1\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[2\]\$latch " "Warning: Node \"output\[2\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[3\]\$latch " "Warning: Node \"output\[3\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[4\]\$latch " "Warning: Node \"output\[4\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[5\]\$latch " "Warning: Node \"output\[5\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[6\]\$latch " "Warning: Node \"output\[6\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[7\]\$latch " "Warning: Node \"output\[7\]\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[1\] " "Info: Assuming node \"aluCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[2\] " "Info: Assuming node \"aluCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[0\] " "Info: Assuming node \"aluCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "output\[6\]\$latch inputOne\[6\] aluCode\[1\] 13.500 ns register " "Info: tsu for register \"output\[6\]\$latch\" (data pin = \"inputOne\[6\]\", clock pin = \"aluCode\[1\]\") is 13.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.700 ns + Longest pin register " "Info: + Longest pin to register delay is 22.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns inputOne\[6\] 1 PIN PIN_226 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_226; Fanout = 1; PIN Node = 'inputOne\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputOne[6] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 19.500 ns output~6 2 COMB LC4_F42 1 " "Info: 2: + IC(6.500 ns) + CELL(2.700 ns) = 19.500 ns; Loc. = LC4_F42; Fanout = 1; COMB Node = 'output~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { inputOne[6] output~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 22.700 ns output\[6\]\$latch 3 REG LC8_F42 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 22.700 ns; Loc. = LC8_F42; Fanout = 1; REG Node = 'output\[6\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { output~6 output[6]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 69.16 % ) " "Info: Total cell delay = 15.700 ns ( 69.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 30.84 % ) " "Info: Total interconnect delay = 7.000 ns ( 30.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.700 ns" { inputOne[6] output~6 output[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.700 ns" { inputOne[6] {} inputOne[6]~out {} output~6 {} output[6]$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.600 ns + " "Info: + Micro setup delay of destination is 5.600 ns" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[1\] destination 14.800 ns - Shortest register " "Info: - Shortest clock path from clock \"aluCode\[1\]\" to destination register is 14.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_211 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 1; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.400 ns) 11.900 ns Equal0~0 2 COMB LC2_F42 8 " "Info: 2: + IC(6.600 ns) + CELL(2.400 ns) = 11.900 ns; Loc. = LC2_F42; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { aluCode[1] Equal0~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.800 ns output\[6\]\$latch 3 REG LC8_F42 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 14.800 ns; Loc. = LC8_F42; Fanout = 1; REG Node = 'output\[6\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Equal0~0 output[6]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 52.03 % ) " "Info: Total cell delay = 7.700 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 47.97 % ) " "Info: Total interconnect delay = 7.100 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { aluCode[1] Equal0~0 output[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.800 ns" { aluCode[1] {} aluCode[1]~out {} Equal0~0 {} output[6]$latch {} } { 0.000ns 0.000ns 6.600ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.700 ns" { inputOne[6] output~6 output[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.700 ns" { inputOne[6] {} inputOne[6]~out {} output~6 {} output[6]$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { aluCode[1] Equal0~0 output[6]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.800 ns" { aluCode[1] {} aluCode[1]~out {} Equal0~0 {} output[6]$latch {} } { 0.000ns 0.000ns 6.600ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.400ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "aluCode\[2\] output\[2\] output\[2\]\$latch 29.400 ns register " "Info: tco from clock \"aluCode\[2\]\" to destination pin \"output\[2\]\" through register \"output\[2\]\$latch\" is 29.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[2\] source 22.000 ns + Longest register " "Info: + Longest clock path from clock \"aluCode\[2\]\" to source register is 22.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[2\] 1 CLK PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 1; CLK Node = 'aluCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.700 ns) 12.200 ns Equal0~0 2 COMB LC2_F42 8 " "Info: 2: + IC(6.600 ns) + CELL(2.700 ns) = 12.200 ns; Loc. = LC2_F42; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { aluCode[2] Equal0~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.400 ns) 22.000 ns output\[2\]\$latch 3 REG LC6_B1 1 " "Info: 3: + IC(7.400 ns) + CELL(2.400 ns) = 22.000 ns; Loc. = LC6_B1; Fanout = 1; REG Node = 'output\[2\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { Equal0~0 output[2]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 36.36 % ) " "Info: Total cell delay = 8.000 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.000 ns ( 63.64 % ) " "Info: Total interconnect delay = 14.000 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { aluCode[2] Equal0~0 output[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { aluCode[2] {} aluCode[2]~out {} Equal0~0 {} output[2]$latch {} } { 0.000ns 0.000ns 6.600ns 7.400ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.400 ns + Longest register pin " "Info: + Longest register to pin delay is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[2\]\$latch 1 REG LC6_B1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_B1; Fanout = 1; REG Node = 'output\[2\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.000 ns) 7.400 ns output\[2\] 2 PIN PIN_166 0 " "Info: 2: + IC(2.400 ns) + CELL(5.000 ns) = 7.400 ns; Loc. = PIN_166; Fanout = 0; PIN Node = 'output\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { output[2]$latch output[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 67.57 % ) " "Info: Total cell delay = 5.000 ns ( 67.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 32.43 % ) " "Info: Total interconnect delay = 2.400 ns ( 32.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { output[2]$latch output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { output[2]$latch {} output[2] {} } { 0.000ns 2.400ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { aluCode[2] Equal0~0 output[2]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { aluCode[2] {} aluCode[2]~out {} Equal0~0 {} output[2]$latch {} } { 0.000ns 0.000ns 6.600ns 7.400ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { output[2]$latch output[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { output[2]$latch {} output[2] {} } { 0.000ns 2.400ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "output\[1\]\$latch inputOne\[1\] aluCode\[2\] 7.100 ns register " "Info: th for register \"output\[1\]\$latch\" (data pin = \"inputOne\[1\]\", clock pin = \"aluCode\[2\]\") is 7.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[2\] destination 22.000 ns + Longest register " "Info: + Longest clock path from clock \"aluCode\[2\]\" to destination register is 22.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[2\] 1 CLK PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 1; CLK Node = 'aluCode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(2.700 ns) 12.200 ns Equal0~0 2 COMB LC2_F42 8 " "Info: 2: + IC(6.600 ns) + CELL(2.700 ns) = 12.200 ns; Loc. = LC2_F42; Fanout = 8; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.300 ns" { aluCode[2] Equal0~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.400 ns) 22.000 ns output\[1\]\$latch 3 REG LC4_B1 1 " "Info: 3: + IC(7.400 ns) + CELL(2.400 ns) = 22.000 ns; Loc. = LC4_B1; Fanout = 1; REG Node = 'output\[1\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { Equal0~0 output[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 36.36 % ) " "Info: Total cell delay = 8.000 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.000 ns ( 63.64 % ) " "Info: Total interconnect delay = 14.000 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { aluCode[2] Equal0~0 output[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { aluCode[2] {} aluCode[2]~out {} Equal0~0 {} output[1]$latch {} } { 0.000ns 0.000ns 6.600ns 7.400ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns inputOne\[1\] 1 PIN PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 1; PIN Node = 'inputOne\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputOne[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(2.700 ns) 11.700 ns output~1 2 COMB LC1_B1 1 " "Info: 2: + IC(6.100 ns) + CELL(2.700 ns) = 11.700 ns; Loc. = LC1_B1; Fanout = 1; COMB Node = 'output~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { inputOne[1] output~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 14.900 ns output\[1\]\$latch 3 REG LC4_B1 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 14.900 ns; Loc. = LC4_B1; Fanout = 1; REG Node = 'output\[1\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { output~1 output[1]$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.300 ns ( 55.70 % ) " "Info: Total cell delay = 8.300 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 44.30 % ) " "Info: Total interconnect delay = 6.600 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { inputOne[1] output~1 output[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { inputOne[1] {} inputOne[1]~out {} output~1 {} output[1]$latch {} } { 0.000ns 0.000ns 6.100ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.000 ns" { aluCode[2] Equal0~0 output[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.000 ns" { aluCode[2] {} aluCode[2]~out {} Equal0~0 {} output[1]$latch {} } { 0.000ns 0.000ns 6.600ns 7.400ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { inputOne[1] output~1 output[1]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { inputOne[1] {} inputOne[1]~out {} output~1 {} output[1]$latch {} } { 0.000ns 0.000ns 6.100ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 00:46:27 2013 " "Info: Processing ended: Sun Dec 15 00:46:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
