#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul  3 14:28:04 2019
# Process ID: 16203
# Current directory: /home/andrea/SE_workspace/Uart2/Uart2.runs/design_1_UART_0_0_synth_1
# Command line: vivado -log design_1_UART_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_UART_0_0.tcl
# Log file: /home/andrea/SE_workspace/Uart2/Uart2.runs/design_1_UART_0_0_synth_1/design_1_UART_0_0.vds
# Journal file: /home/andrea/SE_workspace/Uart2/Uart2.runs/design_1_UART_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_UART_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andrea/SE_workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/andrea/VIvado/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_UART_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16246 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.988 ; gain = 1.906 ; free physical = 8577 ; free virtual = 14791
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_UART_0_0' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ip/design_1_UART_0_0/synth/design_1_UART_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_v1_0' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0.vhd:12' bound to instance 'U0' of component 'UART_v1_0' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ip/design_1_UART_0_0/synth/design_1_UART_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'UART_v1_0' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0.vhd:60]
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'UART_v1_0_S00_AXI' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0_S00_AXI.vhd:15' bound to instance 'UART_v1_0_S00_AXI_inst' of component 'UART_v1_0_S00_AXI' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'UART_v1_0_S00_AXI' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0_S00_AXI.vhd:99]
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0_S00_AXI.vhd:293]
INFO: [Synth 8-226] default block is never used [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0_S00_AXI.vhd:459]
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/UART.vhd:32' bound to instance 'inst_uart' of component 'UART' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0_S00_AXI.vhd:503]
INFO: [Synth 8-638] synthesizing module 'UART' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/UART.vhd:49]
	Parameter baudrate bound to: 9600 - type: integer 
	Parameter clock_freq bound to: 50000000 - type: integer 
	Parameter N bound to: 162 - type: integer 
INFO: [Synth 8-3491] module 'clock_mod' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/clock_mod.vhd:34' bound to instance 'BAUDGENERATOR' of component 'clock_mod' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/UART.vhd:116]
INFO: [Synth 8-638] synthesizing module 'clock_mod' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/clock_mod.vhd:40]
	Parameter N bound to: 162 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_mod' (1#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/clock_mod.vhd:40]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'clock_mod' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/clock_mod.vhd:34' bound to instance 'tx_clock_mod' of component 'clock_mod' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/UART.vhd:121]
INFO: [Synth 8-638] synthesizing module 'clock_mod__parameterized1' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/clock_mod.vhd:40]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_mod__parameterized1' (1#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/clock_mod.vhd:40]
INFO: [Synth 8-3491] module 'tx_cu' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/tx_fsm.vhd:32' bound to instance 'TX_UART' of component 'tx_cu' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/UART.vhd:127]
INFO: [Synth 8-638] synthesizing module 'tx_cu' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/tx_fsm.vhd:41]
	Parameter n_bits bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/shift_register.vhd:32' bound to instance 'TX_shift_register' of component 'shift_register' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/tx_fsm.vhd:86]
INFO: [Synth 8-638] synthesizing module 'shift_register' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/shift_register.vhd:45]
	Parameter n_bits bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register' (2#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/shift_register.vhd:45]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'counter_modN' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:33' bound to instance 'TX_counter' of component 'counter_modN' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/tx_fsm.vhd:96]
INFO: [Synth 8-638] synthesizing module 'counter_modN' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:43]
	Parameter N bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_modN' (3#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'tx_cu' (4#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/tx_fsm.vhd:41]
INFO: [Synth 8-3491] module 'rx_cu' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/rx_cu.vhd:32' bound to instance 'RX_UART' of component 'rx_cu' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/UART.vhd:136]
INFO: [Synth 8-638] synthesizing module 'rx_cu' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/rx_cu.vhd:46]
	Parameter n_bits bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'shift_register_SIPO' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/shift_register_SIPO.vhd:33' bound to instance 'RX_shift_register_SIPO' of component 'shift_register_SIPO' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/rx_cu.vhd:91]
INFO: [Synth 8-638] synthesizing module 'shift_register_SIPO' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/shift_register_SIPO.vhd:44]
	Parameter n_bits bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register_SIPO' (5#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/shift_register_SIPO.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'counter_modN' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:33' bound to instance 'counter_mod8' of component 'counter_modN' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/rx_cu.vhd:101]
INFO: [Synth 8-638] synthesizing module 'counter_modN__parameterized1' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:43]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_modN__parameterized1' (5#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'counter_modN' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:33' bound to instance 'counter_mod16' of component 'counter_modN' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/rx_cu.vhd:109]
INFO: [Synth 8-638] synthesizing module 'counter_modN__parameterized3' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_modN__parameterized3' (5#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:43]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'counter_modN' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:33' bound to instance 'bit_counter' of component 'counter_modN' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/rx_cu.vhd:117]
INFO: [Synth 8-638] synthesizing module 'counter_modN__parameterized5' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:43]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_modN__parameterized5' (5#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/counter_modN.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rx_cu' (6#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/rx_cu.vhd:46]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'd_ff_register' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/d_ff_register.vhd:32' bound to instance 'Holding_register' of component 'd_ff_register' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/UART.vhd:148]
INFO: [Synth 8-638] synthesizing module 'd_ff_register' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/d_ff_register.vhd:41]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'd_ff_register' (7#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/d_ff_register.vhd:41]
INFO: [Synth 8-3491] module 'edge_detector' declared at '/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/edge_detector.vhd:3' bound to instance 'inst_edge_detector' of component 'edge_detector' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/UART.vhd:156]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/edge_detector.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (8#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/edge_detector.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'UART' (9#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/src/UART.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0_S00_AXI.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0_S00_AXI.vhd:285]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0_S00_AXI.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'UART_v1_0_S00_AXI' (10#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0_S00_AXI.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'UART_v1_0' (11#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ipshared/499f/hdl/UART_v1_0.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_UART_0_0' (12#1) [/home/andrea/SE_workspace/Uart2/Uart2.srcs/sources_1/bd/design_1/ip/design_1_UART_0_0/synth/design_1_UART_0_0.vhd:85]
WARNING: [Synth 8-3331] design UART_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design UART_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design UART_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design UART_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design UART_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design UART_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.738 ; gain = 47.656 ; free physical = 8588 ; free virtual = 14802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.738 ; gain = 47.656 ; free physical = 8588 ; free virtual = 14803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.738 ; gain = 47.656 ; free physical = 8588 ; free virtual = 14803
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.371 ; gain = 0.000 ; free physical = 8357 ; free virtual = 14565
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.371 ; gain = 0.000 ; free physical = 8357 ; free virtual = 14565
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1758.371 ; gain = 2.000 ; free physical = 8356 ; free virtual = 14564
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8402 ; free virtual = 14614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8402 ; free virtual = 14614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8404 ; free virtual = 14616
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clock_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clock_tmp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'tx_cu'
INFO: [Synth 8-5544] ROM "reset_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_hit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'rx_cu'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                transmit |                               10 |                               10
             reset_state |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'tx_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             eight_delay |                           000010 |                              001
         wait_for_centre |                           000100 |                              010
                 get_bit |                           001000 |                              011
              check_stop |                           010000 |                              100
               rda_state |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'rx_cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8391 ; free virtual = 14604
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clock_mod__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_modN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tx_cu 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module shift_register_SIPO 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module counter_modN__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_modN__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_modN__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rx_cu 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module d_ff_register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module UART_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "U0/UART_v1_0_S00_AXI_inst/inst_uart/tx_clock_mod/clock_tmp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/UART_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_counter/counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/UART_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod8/counter_hit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/UART_v1_0_S00_AXI_inst/inst_uart/RX_UART/counter_mod16/counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/UART_v1_0_S00_AXI_inst/inst_uart/RX_UART/bit_counter/counter_hit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U0/UART_v1_0_S00_AXI_inst/inst_uart/BAUDGENERATOR/clock_tmp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_UART_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_UART_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_UART_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_UART_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_UART_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_UART_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/UART_v1_0_S00_AXI_inst/inst_uart/TX_UART/TX_shift_register/tmp_sig_reg[10] )
INFO: [Synth 8-3886] merging instance 'U0/UART_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/UART_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/UART_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/UART_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/UART_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/UART_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8402 ; free virtual = 14603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8230 ; free virtual = 14466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8232 ; free virtual = 14468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8239 ; free virtual = 14467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8234 ; free virtual = 14463
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8234 ; free virtual = 14463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8234 ; free virtual = 14463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8234 ; free virtual = 14463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8234 ; free virtual = 14463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8234 ; free virtual = 14463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     6|
|2     |LUT2  |    18|
|3     |LUT3  |    17|
|4     |LUT4  |    30|
|5     |LUT5  |    62|
|6     |LUT6  |    42|
|7     |MUXF7 |     7|
|8     |FDCE  |    29|
|9     |FDRE  |   239|
|10    |FDSE  |    15|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------+-----------------------------+------+
|      |Instance                         |Module                       |Cells |
+------+---------------------------------+-----------------------------+------+
|1     |top                              |                             |   465|
|2     |  U0                             |UART_v1_0                    |   465|
|3     |    UART_v1_0_S00_AXI_inst       |UART_v1_0_S00_AXI            |   465|
|4     |      inst_uart                  |UART                         |   153|
|5     |        BAUDGENERATOR            |clock_mod                    |    22|
|6     |        Holding_register         |d_ff_register                |    20|
|7     |        RX_UART                  |rx_cu                        |    60|
|8     |          RX_shift_register_SIPO |shift_register_SIPO          |    17|
|9     |          bit_counter            |counter_modN__parameterized5 |    12|
|10    |          counter_mod16          |counter_modN__parameterized3 |    13|
|11    |          counter_mod8           |counter_modN__parameterized1 |     9|
|12    |        TX_UART                  |tx_cu                        |    41|
|13    |          TX_counter             |counter_modN                 |    13|
|14    |          TX_shift_register      |shift_register               |    23|
|15    |        inst_edge_detector       |edge_detector                |     2|
|16    |        tx_clock_mod             |clock_mod__parameterized1    |     8|
+------+---------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8234 ; free virtual = 14463
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1758.371 ; gain = 47.656 ; free physical = 8291 ; free virtual = 14521
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1758.371 ; gain = 369.289 ; free physical = 8291 ; free virtual = 14521
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.402 ; gain = 0.000 ; free physical = 8215 ; free virtual = 14455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1783.402 ; gain = 394.414 ; free physical = 8270 ; free virtual = 14510
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.402 ; gain = 0.000 ; free physical = 8270 ; free virtual = 14510
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrea/SE_workspace/Uart2/Uart2.runs/design_1_UART_0_0_synth_1/design_1_UART_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_UART_0_0, cache-ID = 45bbe053f848f732
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1807.414 ; gain = 0.000 ; free physical = 8272 ; free virtual = 14505
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrea/SE_workspace/Uart2/Uart2.runs/design_1_UART_0_0_synth_1/design_1_UART_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_UART_0_0_utilization_synth.rpt -pb design_1_UART_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 14:28:31 2019...
