WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 250076 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 03 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 250076 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 03 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 1864795 cumulative IPC: 0.5363 (Simulation time: 00 hr 00 min 20 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 1864795 cumulative IPC: 0.5363 (Simulation time: 00 hr 00 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_17B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5363 instructions: 1000002 cycles: 1864795
CPU 0 Branch Prediction Accuracy: 97.77% MPKI: 7.59 Average ROB Occupancy at Mispredict: 42.14
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.036
BRANCH_CONDITIONAL: 7.52
BRANCH_DIRECT_CALL: 0.005
BRANCH_INDIRECT_CALL: 0.003
BRANCH_RETURN: 0.025

LLC TOTAL        ACCESS:      34146 HIT:       8570 MISS:      25576
LLC LOAD         ACCESS:      30600 HIT:       8243 MISS:      22357
LLC RFO          ACCESS:         26 HIT:          1 MISS:         25
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        234 HIT:        234 MISS:          0
LLC TRANSLATION  ACCESS:       3286 HIT:         92 MISS:       3194
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 877.5 cycles
cpu0_DTLB TOTAL        ACCESS:     109820 HIT:      84346 MISS:      25474
cpu0_DTLB LOAD         ACCESS:     109820 HIT:      84346 MISS:      25474
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 242.3 cycles
cpu0_ITLB TOTAL        ACCESS:       4775 HIT:       4771 MISS:          4
cpu0_ITLB LOAD         ACCESS:       4775 HIT:       4771 MISS:          4
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 76.5 cycles
cpu0_L1D TOTAL        ACCESS:     137742 HIT:      93892 MISS:      43850
cpu0_L1D LOAD         ACCESS:      94058 HIT:      54031 MISS:      40027
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      24759 HIT:      24654 MISS:        105
cpu0_L1D TRANSLATION  ACCESS:      18925 HIT:      15207 MISS:       3718
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 516.9 cycles
cpu0_L1I TOTAL        ACCESS:       5286 HIT:       5283 MISS:          3
cpu0_L1I LOAD         ACCESS:       5286 HIT:       5283 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 126 cycles
cpu0_L2C TOTAL        ACCESS:      34332 HIT:        420 MISS:      33912
cpu0_L2C LOAD         ACCESS:      30612 HIT:         12 MISS:      30600
cpu0_L2C RFO          ACCESS:         32 HIT:          6 MISS:         26
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        226 HIT:        226 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       3462 HIT:        176 MISS:       3286
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 682.5 cycles
cpu0_STLB TOTAL        ACCESS:      18823 HIT:         72 MISS:      18751
cpu0_STLB LOAD         ACCESS:      18823 HIT:         72 MISS:      18751
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 335 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10166
  ROW_BUFFER_MISS:      15397
 AVG DBUS CONGESTED CYCLE: 3.847
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          7
  FULL:         85
