mkdir -p /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../verif/sim
mkdir -p /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../verif/sim/test_main
cd /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../verif/sim/test_main && xsc /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../software/verif_rtl/src/test_main.c --additional_option "-I/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../software/verif_rtl/include -I/usr/include/insider" --additional_option "-DVIVADO_SIM"
Multi-threading is on. Using 6 slave threads.
Running compilation flow
Waiting for 1 sub-compilation(s) to finish...
Done compilation
Running command : /opt/Xilinx/Vivado/2017.4.op/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/g++ -Wa,-W  -O -fPIC  -m64  -shared  -o "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/sim/test_main/dpi.so" "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/sim/test_main/xsim.dir/work/xsc/test_main.lnx64.o"  "/opt/Xilinx/Vivado/2017.4.op/lib/lnx64.o/librdi_simulator_kernel.so"  -I/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../software/verif_rtl/include -I/usr/include/insider -DVIVADO_SIM   -B/opt/Xilinx/Vivado/2017.4.op/lib/lnx64.o/../../tps/lnx64/gcc-6.2.0/bin/../../binutils-2.26/bin/  > /dev/null 2>&1
Done linking: "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/sim/test_main/dpi.so"
cd /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../verif/sim/test_main && xvlog --sv -m64 --initfile /opt/Xilinx/Vivado/2017.4.op/data/xsim/ip/xsim_ip.ini --work xil_defaultlib --relax -f /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/top.vivado.f
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2017.4.op/data/xsim/ip/xsim_ip.ini".
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_common_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_main_defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/sim/ila_vio_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_vio_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/sim/bd_a493.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a493
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/sim/bd_a493_xsdbm_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a493_xsdbm_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_icon2xsdb
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bscan
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bscan_switch_vec
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bscan_switch
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bscan_bufg_src
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_cmd_decode
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_icon
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_ctl_reg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_ctl_out
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_rdreg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_wrreg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_drck
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_if
INFO: [VRFC 10-2458] undeclared symbol rddata_rst_i, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:2137]
INFO: [VRFC 10-2458] undeclared symbol datard_overflow, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:2184]
INFO: [VRFC 10-2458] undeclared symbol datard_underflow, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:2185]
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_if_sel_mask
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_if_static_status
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_stat_reg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_stat
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_sync
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_xsdbm_id
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6268]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6270]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6300]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6302]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6334]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6336]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:29]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:31]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:67]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:106]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:108]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:146]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:148]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:187]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:189]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:229]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:231]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:272]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:274]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:316]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:318]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:361]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:363]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:407]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:409]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:454]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:456]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:502]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:504]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:551]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:553]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:601]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:603]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6416]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6418]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6450]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:6452]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:29]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:31]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:67]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:106]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:108]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:146]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:148]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:187]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:189]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:229]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:231]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:272]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:274]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:316]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:318]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:361]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:363]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:407]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:409]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:454]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:456]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:502]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:504]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:551]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:553]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:601]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:603]
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_xsdbm_id_vec
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10180]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10182]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10213]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10215]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10246]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/xsdbm_v3_0_vl_rfs.v:10248]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [VRFC 10-2458] undeclared symbol runtest_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [VRFC 10-2458] undeclared symbol tms_int, assumed default net type wire [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:450]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_xsdbm
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_addr_ctl
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_burst_wdlen_ctl
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl_cnt
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_ctl_flg
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_bus_mstr2sl_if
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_rdfifo
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_rdfifo_netlist
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_wrfifo
INFO: [VRFC 10-311] analyzing module xsdbm_v3_0_0_wrfifo_netlist
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/hdl/ltlib_v1_0_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_bscan
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_buf
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_cfglut8
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_generic_mux
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_startup
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_0_async_xfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/sim/bd_a493_lut_buffer_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a493_lut_buffer_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/hdl/lut_buffer_v2_0_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lut_buffer_v2_0_0_lut_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/hdl/bd_a493_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a493_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/sim/cl_debug_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_debug_bridge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/sim/axi_register_slice_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_light
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/sim/axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_register_slice_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_tdm_sample
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_srl_rtl
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_multi_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_middle_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_source_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_dest_region_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_single_slr
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_15_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/hdl/axi_infrastructure_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axic_sync_clock_converter
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axic_sample_cycle_ratio
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_lite_async
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_14_axi_clock_converter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/opt/Xilinx/Vivado/2017.4.op/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_wtr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_wtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_rd_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_periodic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_periodic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_fi_xor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_cmd_mux_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_cmd_mux_ap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_mux_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_arb_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_act_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc_act_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_mc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_wr_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_rd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_ui
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ar_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_aw_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_b_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_b_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_cmd_translator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_incr_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_r_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_r_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_w_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_w_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_wrap_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_a_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_a_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axi_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_axic_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axic_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_latch_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_latch_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_latch_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_carry_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_carry_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_command_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_command_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_r_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_r_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi/ddr4_v2_2_w_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_w_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_cal_riu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_3_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_ddr4_mem_intfc
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:938]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:939]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_v2_2_3_ddr4_assert.vh:940]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_core_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/xilinx_axi_pc/axi_protocol_checker_v1_1_vl_rfs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4litepc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_axi4pc_asr_inline
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_core
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_syn_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_reporter
INFO: [VRFC 10-311] analyzing module axi_protocol_checker_v1_1_12_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/axi_bfm_defines.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/tb/sv/tb_type_defines_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sh_bfm
WARNING: [VRFC 10-2167] variable awready_cnt must explicitly be declared as automatic or static [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1079]
WARNING: [VRFC 10-2167] variable wready_cnt must explicitly be declared as automatic or static [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1118]
WARNING: [VRFC 10-2167] variable wready_nonzero_wait must explicitly be declared as automatic or static [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1119]
WARNING: [VRFC 10-2167] variable arready_cnt must explicitly be declared as automatic or static [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1182]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/axil_bfm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_bfm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/fpga/card.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/tb/sv/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/tests/test_null.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_null
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/interconnects.v" into library library 2
INFO: [VRFC 10-311] analyzing module interconnects
INFO: [VRFC 10-1]       Resolving module interconnects
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/poke_handler.v" into library library 2
INFO: [VRFC 10-311] analyzing module poke_handler
INFO: [VRFC 10-1]       Resolving module poke_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/peek_handler.v" into library library 2
INFO: [VRFC 10-311] analyzing module peek_handler
INFO: [VRFC 10-1]       Resolving module peek_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pcie_read_resp_passer.v" into library library 2
INFO: [VRFC 10-311] analyzing module pcie_read_resp_passer
INFO: [VRFC 10-1]       Resolving module pcie_read_resp_passer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pcie_read_throttle_unit.v" into library library 2
INFO: [VRFC 10-311] analyzing module pcie_read_throttle_unit
INFO: [VRFC 10-1]       Resolving module pcie_read_throttle_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pipe0_data_handler.v" into library library 2
INFO: [VRFC 10-311] analyzing module pipe0_data_handler
INFO: [VRFC 10-1]       Resolving module pipe0_data_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pipe1_data_handler.v" into library library 2
INFO: [VRFC 10-311] analyzing module pipe1_data_handler
INFO: [VRFC 10-1]       Resolving module pipe1_data_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pipe2_data_handler.v" into library library 2
INFO: [VRFC 10-311] analyzing module pipe2_data_handler
INFO: [VRFC 10-1]       Resolving module pipe2_data_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pipeline_data_passer.v" into library library 2
INFO: [VRFC 10-311] analyzing module pipeline_data_passer
INFO: [VRFC 10-1]       Resolving module pipeline_data_passer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pcie_write_multiplexer.v" into library library 2
INFO: [VRFC 10-311] analyzing module pcie_write_multiplexer
INFO: [VRFC 10-1]       Resolving module pcie_write_multiplexer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pcie_write_throttle_unit.v" into library library 2
INFO: [VRFC 10-311] analyzing module pcie_write_throttle_unit
INFO: [VRFC 10-1]       Resolving module pcie_write_throttle_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_read_req_multiplexer.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_read_req_multiplexer
INFO: [VRFC 10-1]       Resolving module dram_read_req_multiplexer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_read_resp_multiplexer.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_read_resp_multiplexer
INFO: [VRFC 10-1]       Resolving module dram_read_resp_multiplexer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_read_throttle_unit.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_read_throttle_unit
INFO: [VRFC 10-1]       Resolving module dram_read_throttle_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_write_req_time_marker.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_write_req_time_marker
INFO: [VRFC 10-1]       Resolving module dram_write_req_time_marker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_write_delay_unit.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_write_delay_unit
INFO: [VRFC 10-1]       Resolving module dram_write_delay_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_write_throttle_unit.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_write_throttle_unit
INFO: [VRFC 10-1]       Resolving module dram_write_throttle_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_read_req_time_marker.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_read_req_time_marker
INFO: [VRFC 10-1]       Resolving module dram_read_req_time_marker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_read_delay_unit.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_read_delay_unit
INFO: [VRFC 10-1]       Resolving module dram_read_delay_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pipe0_dram_dispatcher.v" into library library 2
INFO: [VRFC 10-311] analyzing module pipe0_dram_dispatcher
INFO: [VRFC 10-1]       Resolving module pipe0_dram_dispatcher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pipe1_dram_dispatcher.v" into library library 2
INFO: [VRFC 10-311] analyzing module pipe1_dram_dispatcher
INFO: [VRFC 10-1]       Resolving module pipe1_dram_dispatcher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/read_mode_dram_helper_app.v" into library library 2
INFO: [VRFC 10-311] analyzing module read_mode_dram_helper_app
INFO: [VRFC 10-1]       Resolving module read_mode_dram_helper_app
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/read_mode_pcie_helper_app.v" into library library 2
INFO: [VRFC 10-311] analyzing module read_mode_pcie_helper_app
INFO: [VRFC 10-1]       Resolving module read_mode_pcie_helper_app
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pcie_data_splitter_app.v" into library library 2
INFO: [VRFC 10-311] analyzing module pcie_data_splitter_app
INFO: [VRFC 10-1]       Resolving module pcie_data_splitter_app
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pcie_read_req_multiplexer.v" into library library 2
INFO: [VRFC 10-311] analyzing module pcie_read_req_multiplexer
INFO: [VRFC 10-1]       Resolving module pcie_read_req_multiplexer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pcie_read_resp_multiplexer.v" into library library 2
INFO: [VRFC 10-311] analyzing module pcie_read_resp_multiplexer
INFO: [VRFC 10-1]       Resolving module pcie_read_resp_multiplexer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/app_input_data_merger.v" into library library 2
INFO: [VRFC 10-311] analyzing module app_input_data_merger
INFO: [VRFC 10-1]       Resolving module app_input_data_merger
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_write_mux.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_write_mux
INFO: [VRFC 10-1]       Resolving module dram_write_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/app_input_data_mux.v" into library library 2
INFO: [VRFC 10-311] analyzing module app_input_data_mux
INFO: [VRFC 10-1]       Resolving module app_input_data_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/app_output_data_demux.v" into library library 2
INFO: [VRFC 10-311] analyzing module app_output_data_demux
INFO: [VRFC 10-1]       Resolving module app_output_data_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/write_mode_pcie_helper_app.v" into library library 2
INFO: [VRFC 10-311] analyzing module write_mode_pcie_helper_app
INFO: [VRFC 10-1]       Resolving module write_mode_pcie_helper_app
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/write_mode_pre_merged_app_input_data_forwarder.v" into library library 2
INFO: [VRFC 10-311] analyzing module write_mode_pre_merged_app_input_data_forwarder
INFO: [VRFC 10-1]       Resolving module write_mode_pre_merged_app_input_data_forwarder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/write_mode_app_output_data_caching.v" into library library 2
INFO: [VRFC 10-311] analyzing module write_mode_app_output_data_caching
INFO: [VRFC 10-1]       Resolving module write_mode_app_output_data_caching
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/write_mode_dram_helper_app.v" into library library 2
INFO: [VRFC 10-311] analyzing module write_mode_dram_helper_app
INFO: [VRFC 10-1]       Resolving module write_mode_dram_helper_app
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/dram_data_caching.v" into library library 2
INFO: [VRFC 10-311] analyzing module dram_data_caching
INFO: [VRFC 10-1]       Resolving module dram_data_caching
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/reset_propaganda.v" into library library 2
INFO: [VRFC 10-311] analyzing module reset_propaganda
INFO: [VRFC 10-1]       Resolving module reset_propaganda
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/app_rle_prefix_sum.v" into library library 2
INFO: [VRFC 10-311] analyzing module app_rle_prefix_sum
INFO: [VRFC 10-1]       Resolving module app_rle_prefix_sum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/app_rle_expand.v" into library library 2
INFO: [VRFC 10-311] analyzing module app_rle_expand
INFO: [VRFC 10-1]       Resolving module app_rle_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/app_rle_combine.v" into library library 2
INFO: [VRFC 10-311] analyzing module app_rle_combine
INFO: [VRFC 10-1]       Resolving module app_rle_combine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w32_d64_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w32_d64_A
INFO: [VRFC 10-1]       Resolving module fifo_w32_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w1_d64_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w1_d64_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w1_d64_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d64_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d64_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w32_d16_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w32_d16_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d16_A
INFO: [VRFC 10-1]       Resolving module fifo_w32_d16_A
INFO: [VRFC 10-1]       Resolving module fifo_w32_d16_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w32_d4_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w32_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w32_d4_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w1_d4_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w1_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w1_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d4_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w64_d4_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w64_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w64_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w64_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w64_d4_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w512_d4_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w512_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w512_d4_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w8_d64_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w8_d64_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d64_A
INFO: [VRFC 10-1]       Resolving module fifo_w8_d64_A
INFO: [VRFC 10-1]       Resolving module fifo_w8_d64_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w64_d64_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w64_d64_A
INFO: [VRFC 10-1]       Resolving module fifo_w64_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w512_d64_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w512_d64_A
INFO: [VRFC 10-1]       Resolving module fifo_w512_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w1_d128_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w1_d128_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w1_d128_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d128_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d128_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w512_d128_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w512_d128_A
INFO: [VRFC 10-1]       Resolving module fifo_w512_d128_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w8_d4_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w8_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w8_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w8_d4_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w8_d128_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w8_d128_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d128_A
INFO: [VRFC 10-1]       Resolving module fifo_w8_d128_A
INFO: [VRFC 10-1]       Resolving module fifo_w8_d128_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w64_d128_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w64_d128_A
INFO: [VRFC 10-1]       Resolving module fifo_w64_d128_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w1_d4096_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w1_d4096_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d4096_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w512_d4096_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w512_d4096_A
INFO: [VRFC 10-1]       Resolving module fifo_w512_d4096_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w16_d4_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w16_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w16_d4_A
INFO: [VRFC 10-1]       Resolving module fifo_w16_d4_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w512_d1_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w512_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w512_d1_A
INFO: [VRFC 10-1]       Resolving module fifo_w512_d1_A
INFO: [VRFC 10-1]       Resolving module fifo_w512_d1_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w16_d1_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-1]       Resolving module fifo_w16_d1_A
INFO: [VRFC 10-1]       Resolving module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w1_d1_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w1_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w1_d1_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d1_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d1_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w16_d128_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w16_d128_A
INFO: [VRFC 10-1]       Resolving module fifo_w16_d128_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w1_d512_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w1_d512_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w1_d512_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d512_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d512_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w512_d512_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w512_d512_A
INFO: [VRFC 10-1]       Resolving module fifo_w512_d512_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w16_d8_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w16_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d8_A
INFO: [VRFC 10-1]       Resolving module fifo_w16_d8_A
INFO: [VRFC 10-1]       Resolving module fifo_w16_d8_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w8_d8_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w8_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d8_A
INFO: [VRFC 10-1]       Resolving module fifo_w8_d8_A
INFO: [VRFC 10-1]       Resolving module fifo_w8_d8_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w1_d8_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w1_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w1_d8_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d8_A
INFO: [VRFC 10-1]       Resolving module fifo_w1_d8_A_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/fifo_w512_d8_A.v" into library library 2
INFO: [VRFC 10-311] analyzing module fifo_w512_d8_A
INFO: [VRFC 10-1]       Resolving module fifo_w512_d8_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_pcie_read_throttle_unit_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_pcie_read_throttle_unit_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pcie_read_throttle_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_pcie_read_throttle_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_pcie_read_throttle_unit_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_pipe0_data_handler_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_pipe0_data_handler_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pipe0_data_handler_U0
INFO: [VRFC 10-1]       Resolving module start_for_pipe0_data_handler_U0
INFO: [VRFC 10-1]       Resolving module start_for_pipe0_data_handler_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_pcie_write_throttle_unit_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_pcie_write_throttle_unit_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pcie_write_throttle_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_pcie_write_throttle_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_pcie_write_throttle_unit_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_dram_read_throttle_unit_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_dram_read_throttle_unit_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dram_read_throttle_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_read_throttle_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_read_throttle_unit_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_dram_write_delay_unit_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_dram_write_delay_unit_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dram_write_delay_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_write_delay_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_write_delay_unit_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_dram_write_throttle_unit_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_dram_write_throttle_unit_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dram_write_throttle_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_write_throttle_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_write_throttle_unit_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_dram_read_delay_unit_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_dram_read_delay_unit_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dram_read_delay_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_read_delay_unit_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_read_delay_unit_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_read_mode_dram_helper_app_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_read_mode_dram_helper_app_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_read_mode_dram_helper_app_U0
INFO: [VRFC 10-1]       Resolving module start_for_read_mode_dram_helper_app_U0
INFO: [VRFC 10-1]       Resolving module start_for_read_mode_dram_helper_app_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_read_mode_pcie_helper_app_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_read_mode_pcie_helper_app_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_read_mode_pcie_helper_app_U0
INFO: [VRFC 10-1]       Resolving module start_for_read_mode_pcie_helper_app_U0
INFO: [VRFC 10-1]       Resolving module start_for_read_mode_pcie_helper_app_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_app_output_data_demux_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_app_output_data_demux_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_app_output_data_demux_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_output_data_demux_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_output_data_demux_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_write_mode_pcie_helper_app_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_write_mode_pcie_helper_app_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_write_mode_pcie_helper_app_U0
INFO: [VRFC 10-1]       Resolving module start_for_write_mode_pcie_helper_app_U0
INFO: [VRFC 10-1]       Resolving module start_for_write_mode_pcie_helper_app_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_write_mode_pre_merged_app_input_data_forwarder_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_write_mode_pre_merged_app_input_data_forwarder_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_write_mode_pre_merged_app_input_data_forwarder_U0
INFO: [VRFC 10-1]       Resolving module start_for_write_mode_pre_merged_app_input_data_forwarder_U0
INFO: [VRFC 10-1]       Resolving module start_for_write_mode_pre_merged_app_input_data_forwarder_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_write_mode_dram_helper_app_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_write_mode_dram_helper_app_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_write_mode_dram_helper_app_U0
INFO: [VRFC 10-1]       Resolving module start_for_write_mode_dram_helper_app_U0
INFO: [VRFC 10-1]       Resolving module start_for_write_mode_dram_helper_app_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_reset_propaganda_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_reset_propaganda_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_reset_propaganda_U0
INFO: [VRFC 10-1]       Resolving module start_for_reset_propaganda_U0
INFO: [VRFC 10-1]       Resolving module start_for_reset_propaganda_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_app_rle_prefix_sum_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_app_rle_prefix_sum_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_app_rle_prefix_sum_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_rle_prefix_sum_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_rle_prefix_sum_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_app_input_data_mux_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_app_input_data_mux_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_app_input_data_mux_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_input_data_mux_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_input_data_mux_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_pcie_read_resp_multiplexer_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_pcie_read_resp_multiplexer_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pcie_read_resp_multiplexer_U0
INFO: [VRFC 10-1]       Resolving module start_for_pcie_read_resp_multiplexer_U0
INFO: [VRFC 10-1]       Resolving module start_for_pcie_read_resp_multiplexer_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_pipeline_data_passer_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_pipeline_data_passer_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pipeline_data_passer_U0
INFO: [VRFC 10-1]       Resolving module start_for_pipeline_data_passer_U0
INFO: [VRFC 10-1]       Resolving module start_for_pipeline_data_passer_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_dram_read_req_time_marker_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_dram_read_req_time_marker_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dram_read_req_time_marker_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_read_req_time_marker_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_read_req_time_marker_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_pcie_read_req_multiplexer_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_pcie_read_req_multiplexer_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pcie_read_req_multiplexer_U0
INFO: [VRFC 10-1]       Resolving module start_for_pcie_read_req_multiplexer_U0
INFO: [VRFC 10-1]       Resolving module start_for_pcie_read_req_multiplexer_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_pipe0_dram_dispatcher_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_pipe0_dram_dispatcher_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pipe0_dram_dispatcher_U0
INFO: [VRFC 10-1]       Resolving module start_for_pipe0_dram_dispatcher_U0
INFO: [VRFC 10-1]       Resolving module start_for_pipe0_dram_dispatcher_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_pipe1_dram_dispatcher_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_pipe1_dram_dispatcher_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pipe1_dram_dispatcher_U0
INFO: [VRFC 10-1]       Resolving module start_for_pipe1_dram_dispatcher_U0
INFO: [VRFC 10-1]       Resolving module start_for_pipe1_dram_dispatcher_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_dram_data_caching_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_dram_data_caching_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dram_data_caching_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_data_caching_U0
INFO: [VRFC 10-1]       Resolving module start_for_dram_data_caching_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_write_mode_app_output_data_caching_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_write_mode_app_output_data_caching_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_write_mode_app_output_data_caching_U0
INFO: [VRFC 10-1]       Resolving module start_for_write_mode_app_output_data_caching_U0
INFO: [VRFC 10-1]       Resolving module start_for_write_mode_app_output_data_caching_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_app_rle_expand_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_app_rle_expand_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_app_rle_expand_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_rle_expand_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_rle_expand_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/start_for_app_rle_combine_U0.v" into library library 2
INFO: [VRFC 10-311] analyzing module start_for_app_rle_combine_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_app_rle_combine_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_rle_combine_U0
INFO: [VRFC 10-1]       Resolving module start_for_app_rle_combine_U0_shiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/pipe0_data_handler_kbuf_addr_arr.v" into library library 2
INFO: [VRFC 10-311] analyzing module pipe0_data_handler_kbuf_addr_arr_ram
INFO: [VRFC 10-311] analyzing module pipe0_data_handler_kbuf_addr_arr
INFO: [VRFC 10-1]       Resolving module pipe0_data_handler_kbuf_addr_arr
INFO: [VRFC 10-1]       Resolving module pipe0_data_handler_kbuf_addr_arr_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/read_mode_dram_helper_app_mux_164_64_1_1.v" into library library 2
INFO: [VRFC 10-311] analyzing module read_mode_dram_helper_app_mux_164_64_1_1
INFO: [VRFC 10-1]       Resolving module read_mode_dram_helper_app_mux_164_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/read_mode_pcie_helper_app_app_buf_addrs.v" into library library 2
INFO: [VRFC 10-311] analyzing module read_mode_pcie_helper_app_app_buf_addrs_ram
INFO: [VRFC 10-311] analyzing module read_mode_pcie_helper_app_app_buf_addrs
INFO: [VRFC 10-1]       Resolving module read_mode_pcie_helper_app_app_buf_addrs
INFO: [VRFC 10-1]       Resolving module read_mode_pcie_helper_app_app_buf_addrs_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/write_mode_pcie_helper_app_mux_83_40_1_1.v" into library library 2
INFO: [VRFC 10-311] analyzing module write_mode_pcie_helper_app_mux_83_40_1_1
INFO: [VRFC 10-1]       Resolving module write_mode_pcie_helper_app_mux_83_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/write_mode_dram_helper_app_mux_164_32_1_1.v" into library library 2
INFO: [VRFC 10-311] analyzing module write_mode_dram_helper_app_mux_164_32_1_1
INFO: [VRFC 10-1]       Resolving module write_mode_dram_helper_app_mux_164_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/reg_unsigned_short_s.v" into library library 2
INFO: [VRFC 10-311] analyzing module reg_unsigned_short_s
INFO: [VRFC 10-1]       Resolving module reg_unsigned_short_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/reg_ap_int_base_513_false_false_s.v" into library library 2
INFO: [VRFC 10-311] analyzing module reg_ap_int_base_513_false_false_s
INFO: [VRFC 10-1]       Resolving module reg_ap_int_base_513_false_false_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/app_rle_expand_mux_325_8_1_1.v" into library library 2
INFO: [VRFC 10-311] analyzing module app_rle_expand_mux_325_8_1_1
INFO: [VRFC 10-1]       Resolving module app_rle_expand_mux_325_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/app_rle_combine_mux_646_8_1_1.v" into library library 2
INFO: [VRFC 10-311] analyzing module app_rle_combine_mux_646_8_1_1
INFO: [VRFC 10-1]       Resolving module app_rle_combine_mux_646_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv" into library library 2
INFO: [VRFC 10-311] analyzing module lib_pipe
INFO: [VRFC 10-1]       Resolving module lib_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sh_ddr.sv" into library library 2
INFO: [VRFC 10-311] analyzing module sh_ddr
INFO: [VRFC 10-1]       Resolving module sh_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/flop_ccf.sv" into library library 2
INFO: [VRFC 10-311] analyzing module flop_ccf
INFO: [VRFC 10-1]       Resolving module flop_ccf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/sync.v" into library library 2
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-1]       Resolving module sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_acc_axl.sv" into library library 2
INFO: [VRFC 10-311] analyzing module mgt_acc_axl
INFO: [VRFC 10-1]       Resolving module mgt_acc_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/ccf_ctl.v" into library library 2
INFO: [VRFC 10-311] analyzing module ccf_ctl
INFO: [VRFC 10-1]       Resolving module ccf_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/sim/mgt_gen_axl.sv" into library library 2
INFO: [VRFC 10-311] analyzing module mgt_gen_axl
INFO: [VRFC 10-1]       Resolving module mgt_gen_axl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rdimm_wrapper.sv" into library library 2
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-1]       Resolving module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rcd_model.sv" into library library 2
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-1]       Resolving module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_db_delay_model.sv" into library library 2
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-1]       Resolving module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_dimm.sv" into library library 2
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-1]       Resolving module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/centos/aws-fpga/hdk/common/verif/models/ddr4_rdimm_wrapper/ddr4_rank.sv" into library library 2
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-1]       Resolving module ddr4_rank
if [ -d /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/sim ] ; \
then \
cd /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../verif/sim/test_main && xvhdl -m64 --initfile /opt/Xilinx/Vivado/2017.4.op/data/xsim/ip/xsim_ip.ini --work xil_defaultlib --relax /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../design/sim/*; \
     	fi;
cd /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../verif/sim/test_main && xelab -m64 --initfile /opt/Xilinx/Vivado/2017.4.op/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_11 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2017.4.op/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4.op/bin/unwrapped/lnx64.o/xelab --initfile /opt/Xilinx/Vivado/2017.4.op/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_11 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_awid [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_bid [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_arid [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 6 for port pc_axi_rid [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 1 for port pc_axi_wid [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port s_axi_awprot [/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_main.sv:99]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port sh_ddr_stat_addr0 [/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_main.sv:1133]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sh_ddr_stat_rd0 [/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_main.sv:1135]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port sh_ddr_stat_addr1 [/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_main.sv:1141]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sh_ddr_stat_rd1 [/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_main.sv:1143]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port sh_ddr_stat_addr2 [/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_main.sv:1149]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sh_ddr_stat_rd2 [/home/centos/INSIDER/apps/device/rle/cosim/project/design/cl_main.sv:1151]
WARNING: [VRFC 10-1635] non-void function is_ddr_ready called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:616]
WARNING: [VRFC 10-727] function is_ddr_ready has no return value assignment [/home/centos/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:615]
WARNING: [VRFC 10-727] function write_cfg_info_to_file has no return value assignment [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:259]
WARNING: [VRFC 10-727] function write_bdr_ld_data_to_file has no return value assignment [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:264]
WARNING: [VRFC 10-727] function write_bdr_ld_raw_data_to_file has no return value assignment [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:350]
WARNING: [VRFC 10-1635] non-void function write_cfg_info_to_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:376]
WARNING: [VRFC 10-1635] non-void function write_bdr_ld_data_to_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:387]
WARNING: [VRFC 10-1635] non-void function device_bdr_ld called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:393]
WARNING: [VRFC 10-727] function ddr_bdr_ld has no return value assignment [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:354]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:402]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:403]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:404]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:405]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:406]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:407]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:408]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:409]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:410]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:411]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:412]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:413]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:414]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:415]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:416]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:417]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:418]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:419]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:423]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:424]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:425]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:426]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:427]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:428]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:429]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:430]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:431]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:432]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:433]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:434]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:435]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:436]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:437]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:438]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:439]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:440]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:444]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:445]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:446]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:447]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:448]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:449]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:450]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:451]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:452]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:453]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:454]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:455]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:456]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:457]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:458]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:459]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:460]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:461]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:465]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:466]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:467]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:468]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:469]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:470]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:471]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:472]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:473]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:474]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:475]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:476]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:477]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:478]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:479]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:480]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:481]
WARNING: [VRFC 10-1635] non-void function initialize_memory_with_file called as a task without void casting [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:482]
WARNING: [VRFC 10-727] function device_bdr_ld has no return value assignment [/home/centos/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:396]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2527]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2685]
WARNING: [VRFC 10-597] element index 7 into dq_temp is out of bounds [/home/centos/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1570]
WARNING: [VRFC 10-597] element index 7 into dq_temp is out of bounds [/home/centos/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1572]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2018_04_10_2193837/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:5399]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2018_04_10_2193837/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:5449]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2527, File /home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2685, File /home/centos/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=952)
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.StateTable
Compiling module xil_defaultlib.ddr4_model(CONFIGURED_DQ_BITS=4,...
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_sync_stag...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_a...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_DATA_CO...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_3_infrastructure(CLKIN...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.IOBUFE3_default
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=12,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_core_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_core_phy
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_group(ABITS=17,AL...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_rank(tFAW=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_timer(tFAW=16...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_wtr
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_rd_wr(tRTW=11)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_mux_p(ABITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ctl(ABITS=17,CKEB...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ref(LR_WIDTH=1,S_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_dec_fix(TCQ=0...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_buf(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_merge_enc(TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_fi_xor(TCQ=0....
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_gen_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc(TCQ=0.1,ADDR_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc(ABITS=17,CKEBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_cmd(TCQ=100.0,ADD...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui(TCQ=100.0,ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx(DBYTES=9,AB...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_addr_decode(MEMO...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_3_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_3_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_3_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_bram(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal(ABITS=17,CKEBITS...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_read(DBYTES=9,RL...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_write(DBYTES=9,D...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_pi(DBYTES=9,DBYT...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_top(ABITS=17,COL...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,MA...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=20,MA...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_command_fifo(C_FAMIL...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_w_upsizer(C_S_AXI_DA...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_r_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_upsizer(C_AXI_ID...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_aw_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_b_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_fsm(C_MC_RD_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ar_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=513...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=19,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_r_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi(C_S_AXI_ID_WIDTH...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_write(C_NUM...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_read(C_NUM_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg_bank(C_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_top(C_S_AXI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default
Compiling module xil_defaultlib.ddr4_core
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.sync(WIDTH=2)
Compiling module xil_defaultlib.ccf_ctl(ADDR_WIDTH=1)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=42)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=32)
Compiling module xil_defaultlib.sync(WIDTH=8)
Compiling module xil_defaultlib.ddr4_core_phy_2
Compiling module xil_defaultlib.ddr4_v2_2_3_mc(ABITS=17,CKEBITS=...
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.FDS_2
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.FDE_2
Compiling module xil_defaultlib.microblaze_mcs_2
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs_2
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu_2
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default_2
Compiling module xil_defaultlib.ddr4_core_2
Compiling module xil_defaultlib.mgt_gen_axl
Compiling module xil_defaultlib.mgt_acc_axl(ADDR_WIDTH=32)
Compiling module xil_defaultlib.sync(WIDTH=5)
Compiling module xil_defaultlib.sync(WIDTH=34)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=27)
Compiling module xil_defaultlib.flop_ccf(DATA_WIDTH=9)
Compiling module xil_defaultlib.sh_ddr_default
Compiling module xil_defaultlib.lib_pipe(WIDTH=41,STAGES=8)
Compiling module xil_defaultlib.poke_handler
Compiling module xil_defaultlib.peek_handler
Compiling module xil_defaultlib.pcie_read_resp_passer
Compiling module xil_defaultlib.pcie_read_throttle_unit
Compiling module xil_defaultlib.pipe0_data_handler_kbuf_addr_arr...
Compiling module xil_defaultlib.pipe0_data_handler_kbuf_addr_arr...
Compiling module xil_defaultlib.pipe0_data_handler
Compiling module xil_defaultlib.pipe1_data_handler
Compiling module xil_defaultlib.pipe2_data_handler
Compiling module xil_defaultlib.pipeline_data_passer
Compiling module xil_defaultlib.pcie_write_multiplexer
Compiling module xil_defaultlib.pcie_write_throttle_unit
Compiling module xil_defaultlib.dram_read_req_multiplexer
Compiling module xil_defaultlib.dram_read_resp_multiplexer
Compiling module xil_defaultlib.dram_read_throttle_unit
Compiling module xil_defaultlib.dram_write_req_time_marker
Compiling module xil_defaultlib.dram_write_delay_unit
Compiling module xil_defaultlib.dram_write_throttle_unit
Compiling module xil_defaultlib.dram_read_req_time_marker
Compiling module xil_defaultlib.dram_read_delay_unit
Compiling module xil_defaultlib.pipe0_dram_dispatcher
Compiling module xil_defaultlib.pipe1_dram_dispatcher
Compiling module xil_defaultlib.read_mode_dram_helper_app_mux_16...
Compiling module xil_defaultlib.read_mode_dram_helper_app
Compiling module xil_defaultlib.read_mode_pcie_helper_app_app_bu...
Compiling module xil_defaultlib.read_mode_pcie_helper_app_app_bu...
Compiling module xil_defaultlib.read_mode_pcie_helper_app
Compiling module xil_defaultlib.pcie_data_splitter_app
Compiling module xil_defaultlib.pcie_read_req_multiplexer
Compiling module xil_defaultlib.pcie_read_resp_multiplexer
Compiling module xil_defaultlib.app_input_data_merger
Compiling module xil_defaultlib.dram_write_mux
Compiling module xil_defaultlib.app_input_data_mux
Compiling module xil_defaultlib.app_output_data_demux
Compiling module xil_defaultlib.write_mode_pcie_helper_app_mux_8...
Compiling module xil_defaultlib.write_mode_pcie_helper_app
Compiling module xil_defaultlib.write_mode_pre_merged_app_input_...
Compiling module xil_defaultlib.write_mode_app_output_data_cachi...
Compiling module xil_defaultlib.write_mode_dram_helper_app_mux_1...
Compiling module xil_defaultlib.write_mode_dram_helper_app
Compiling module xil_defaultlib.dram_data_caching
Compiling module xil_defaultlib.reset_propaganda
Compiling module xil_defaultlib.reg_unsigned_short_s
Compiling module xil_defaultlib.reg_ap_int_base_513_false_false_...
Compiling module xil_defaultlib.app_rle_prefix_sum
Compiling module xil_defaultlib.app_rle_expand_mux_325_8_1_1(ID=...
Compiling module xil_defaultlib.app_rle_expand
Compiling module xil_defaultlib.app_rle_combine_mux_646_8_1_1(ID...
Compiling module xil_defaultlib.app_rle_combine
Compiling module xil_defaultlib.fifo_w32_d64_A
Compiling module xil_defaultlib.fifo_w1_d64_A_shiftReg
Compiling module xil_defaultlib.fifo_w1_d64_A
Compiling module xil_defaultlib.fifo_w32_d16_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d16_A
Compiling module xil_defaultlib.fifo_w32_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d4_A
Compiling module xil_defaultlib.fifo_w1_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w1_d4_A
Compiling module xil_defaultlib.fifo_w64_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w64_d4_A
Compiling module xil_defaultlib.fifo_w512_d4_A
Compiling module xil_defaultlib.fifo_w8_d64_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d64_A
Compiling module xil_defaultlib.fifo_w64_d64_A
Compiling module xil_defaultlib.fifo_w512_d64_A
Compiling module xil_defaultlib.fifo_w1_d128_A_shiftReg
Compiling module xil_defaultlib.fifo_w1_d128_A
Compiling module xil_defaultlib.fifo_w512_d128_A
Compiling module xil_defaultlib.fifo_w8_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d4_A
Compiling module xil_defaultlib.fifo_w8_d128_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d128_A
Compiling module xil_defaultlib.fifo_w64_d128_A
Compiling module xil_defaultlib.fifo_w1_d4096_A
Compiling module xil_defaultlib.fifo_w512_d4096_A
Compiling module xil_defaultlib.fifo_w16_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d4_A
Compiling module xil_defaultlib.fifo_w512_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w512_d1_A
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.fifo_w1_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w1_d1_A
Compiling module xil_defaultlib.fifo_w16_d128_A
Compiling module xil_defaultlib.fifo_w1_d512_A_shiftReg
Compiling module xil_defaultlib.fifo_w1_d512_A
Compiling module xil_defaultlib.fifo_w512_d512_A
Compiling module xil_defaultlib.fifo_w16_d8_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d8_A
Compiling module xil_defaultlib.fifo_w8_d8_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d8_A
Compiling module xil_defaultlib.fifo_w1_d8_A_shiftReg
Compiling module xil_defaultlib.fifo_w1_d8_A
Compiling module xil_defaultlib.fifo_w512_d8_A
Compiling module xil_defaultlib.start_for_pcie_read_throttle_uni...
Compiling module xil_defaultlib.start_for_pcie_read_throttle_uni...
Compiling module xil_defaultlib.start_for_pipe0_data_handler_U0_...
Compiling module xil_defaultlib.start_for_pipe0_data_handler_U0
Compiling module xil_defaultlib.start_for_pcie_write_throttle_un...
Compiling module xil_defaultlib.start_for_pcie_write_throttle_un...
Compiling module xil_defaultlib.start_for_dram_read_throttle_uni...
Compiling module xil_defaultlib.start_for_dram_read_throttle_uni...
Compiling module xil_defaultlib.start_for_dram_write_delay_unit_...
Compiling module xil_defaultlib.start_for_dram_write_delay_unit_...
Compiling module xil_defaultlib.start_for_dram_write_throttle_un...
Compiling module xil_defaultlib.start_for_dram_write_throttle_un...
Compiling module xil_defaultlib.start_for_dram_read_delay_unit_U...
Compiling module xil_defaultlib.start_for_dram_read_delay_unit_U...
Compiling module xil_defaultlib.start_for_read_mode_dram_helper_...
Compiling module xil_defaultlib.start_for_read_mode_dram_helper_...
Compiling module xil_defaultlib.start_for_read_mode_pcie_helper_...
Compiling module xil_defaultlib.start_for_read_mode_pcie_helper_...
Compiling module xil_defaultlib.start_for_app_output_data_demux_...
Compiling module xil_defaultlib.start_for_app_output_data_demux_...
Compiling module xil_defaultlib.start_for_write_mode_pcie_helper...
Compiling module xil_defaultlib.start_for_write_mode_pcie_helper...
Compiling module xil_defaultlib.start_for_write_mode_pre_merged_...
Compiling module xil_defaultlib.start_for_write_mode_pre_merged_...
Compiling module xil_defaultlib.start_for_write_mode_dram_helper...
Compiling module xil_defaultlib.start_for_write_mode_dram_helper...
Compiling module xil_defaultlib.start_for_reset_propaganda_U0_sh...
Compiling module xil_defaultlib.start_for_reset_propaganda_U0
Compiling module xil_defaultlib.start_for_app_rle_prefix_sum_U0_...
Compiling module xil_defaultlib.start_for_app_rle_prefix_sum_U0
Compiling module xil_defaultlib.start_for_app_input_data_mux_U0_...
Compiling module xil_defaultlib.start_for_app_input_data_mux_U0
Compiling module xil_defaultlib.start_for_pcie_read_resp_multipl...
Compiling module xil_defaultlib.start_for_pcie_read_resp_multipl...
Compiling module xil_defaultlib.start_for_pipeline_data_passer_U...
Compiling module xil_defaultlib.start_for_pipeline_data_passer_U...
Compiling module xil_defaultlib.start_for_dram_read_req_time_mar...
Compiling module xil_defaultlib.start_for_dram_read_req_time_mar...
Compiling module xil_defaultlib.start_for_pcie_read_req_multiple...
Compiling module xil_defaultlib.start_for_pcie_read_req_multiple...
Compiling module xil_defaultlib.start_for_pipe0_dram_dispatcher_...
Compiling module xil_defaultlib.start_for_pipe0_dram_dispatcher_...
Compiling module xil_defaultlib.start_for_pipe1_dram_dispatcher_...
Compiling module xil_defaultlib.start_for_pipe1_dram_dispatcher_...
Compiling module xil_defaultlib.start_for_dram_data_caching_U0_s...
Compiling module xil_defaultlib.start_for_dram_data_caching_U0
Compiling module xil_defaultlib.start_for_write_mode_app_output_...
Compiling module xil_defaultlib.start_for_write_mode_app_output_...
Compiling module xil_defaultlib.start_for_app_rle_expand_U0_shif...
Compiling module xil_defaultlib.start_for_app_rle_expand_U0
Compiling module xil_defaultlib.start_for_app_rle_combine_U0_shi...
Compiling module xil_defaultlib.start_for_app_rle_combine_U0
Compiling module xil_defaultlib.interconnects
Compiling module xil_defaultlib.cl_main
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_null
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Built simulation snapshot tb

****** Webtalk v2017.4.op (64-bit)
  **** SW Build 2193837 on Tue Apr 10 18:06:59 MDT 2018
  **** IP Build 2189296 on Tue Apr 10 19:39:46 MDT 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/centos/INSIDER/apps/device/rle/cosim/project/verif/sim/test_main/xsim.dir/tb/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 29 17:32:36 2019...
cd /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/../../verif/sim/test_main && xsim -R -log test.log -tclbatch /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/waves.tcl tb

****** xsim v2017.4.op (64-bit)
  **** SW Build 2193837 on Tue Apr 10 18:06:59 MDT 2018
  **** IP Build 2189296 on Tue Apr 10 19:39:46 MDT 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/tb/xsim_script.tcl
# xsim {tb} -autoloadwcfg -tclbatch {/home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/waves.tcl} -runall
Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: [Simtcl 6-25] Warning: Both '-runall' and '-tclbatch' were specified. The '-runall' was ignored
source /home/centos/INSIDER/apps/device/rle/cosim/project/verif/scripts/waves.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave -recursive /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/after_mux_dram_write_req_data_V_data_V_U/mem" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/buffered_device_pcie_read_resp_V_data_V_U/mem" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/after_mux_dram_write_req_data_V_data_V_U/mem" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/buffered_device_pcie_read_resp_V_data_V_U/mem" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/after_mux_dram_write_req_data_V_data_V_U/mem" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/buffered_device_pcie_read_resp_V_data_V_U/mem" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/after_mux_dram_write_req_data_V_data_V_U/mem" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/buffered_device_pcie_read_resp_V_data_V_U/mem" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/after_mux_dram_write_req_data_V_data_V_U/mem" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/buffered_device_pcie_read_resp_V_data_V_U/mem" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/after_mux_dram_write_req_data_V_data_V_U/mem" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/card/fpga/CL/interconnects_inst/buffered_device_pcie_read_resp_V_data_V_U/mem" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
add_wave: Time (s): cpu = 00:01:57 ; elapsed = 00:02:25 . Memory (MB): peak = 3952.188 ; gain = 2496.000 ; free physical = 20658 ; free virtual = 154516
## run 200 us 
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
Loading timesets for 'tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model:Configured as x4 8G stack:1
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Value is 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk1.DDR4_0.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk2.DDR4_1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.sh.DDR4_3.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[3].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[4].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[5].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[6].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[7].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[8].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[9].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[10].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011101. Instance: tb.card.fpga.CL.SH_DDR.ddr_cores.genblk3.DDR4_2.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[11].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Finish vopen...
Wait 0...
Wait 1...
Wait 2...
Wait 3...
Wait 4...
Wait 5...
Wait 6...
Wait 7...
Wait 8...
Wait 9...
Wait 10...
Wait 11...
Wait 12...
Wait 13...
Wait 14...
Wait 15...
Wait 16...
Wait 17...
Wait 18...
Wait 19...
Wait 20...
Wait 21...
Wait 22...
Wait 23...
Wait 24...
Wait 25...
Wait 26...
Wait 27...
Wait 28...
Wait 29...
Wait 30...
Wait 31...
Wait 32...
Wait 33...
Wait 34...
Wait 35...
Wait 36...
Wait 37...
Wait 38...
Wait 39...
Wait 40...
Wait 41...
Wait 42...
Wait 43...
Wait 44...
Wait 45...
Wait 46...
Wait 47...
Wait 48...
Wait 49...
Wait 50...
Wait 51...
Wait 52...
Wait 53...
Wait 54...
Wait 55...
Wait 56...
Wait 57...
Wait 58...
Wait 59...
Wait 60...
Wait 61...
Wait 62...
Wait 63...
Wait 64...
Wait 65...
Wait 66...
Wait 67...
Wait 68...
Wait 69...
Wait 70...
Wait 71...
Wait 72...
Wait 73...
Wait 74...
Wait 75...
Wait 76...
Wait 77...
Wait 78...
Wait 79...
Wait 80...
Wait 81...
Wait 82...
Wait 83...
Wait 84...
Wait 85...
Wait 86...
Wait 87...
Wait 88...
Wait 89...
Wait 90...
Wait 91...
Wait 92...
Wait 93...
Wait 94...
Wait 95...
Wait 96...
Wait 97...
Wait 98...
Wait 99...
Wait 100...
Wait 101...
Wait 102...
Wait 103...
Wait 104...
Wait 105...
Wait 106...
Wait 107...
Wait 108...
Wait 109...
Wait 110...
Wait 111...
Wait 112...
Wait 113...
Wait 114...
Wait 115...
Wait 116...
Wait 117...
Wait 118...
Wait 119...
Wait 120...
Wait 121...
Wait 122...
Wait 123...
Wait 124...
Wait 125...
Wait 126...
Wait 127...
Wait 128...
Wait 129...
Wait 130...
Wait 131...
Wait 132...
Wait 133...
Wait 134...
Wait 135...
Wait 136...
Wait 137...
Wait 138...
Wait 139...
Wait 140...
Wait 141...
Wait 142...
Wait 143...
Wait 144...
Wait 145...
Wait 146...
Wait 147...
Wait 148...
Wait 149...
Wait 150...
Wait 151...
Wait 152...
Wait 153...
Wait 154...
Wait 155...
Wait 156...
Wait 157...
Wait 158...
Wait 159...
Wait 160...
Wait 161...
Wait 162...
Wait 163...
Wait 164...
Wait 165...
Wait 166...
Wait 167...
Wait 168...
Wait 169...
Wait 170...
Wait 171...
Wait 172...
Wait 173...
Wait 174...
Wait 175...
Wait 176...
Wait 177...
Wait 178...
Wait 179...
Wait 180...
Wait 181...
Wait 182...
Wait 183...
Wait 184...
Wait 185...
Wait 186...
Wait 187...
Wait 188...
Wait 189...
Wait 190...
Wait 191...
Wait 192...
Wait 193...
Wait 194...
Wait 195...
Wait 196...
Wait 197...
Wait 198...
Wait 199...
Wait 200...
Wait 201...
Wait 202...
Wait 203...
Wait 204...
Wait 205...
Wait 206...
Wait 207...
Wait 208...
Wait 209...
Wait 210...
Wait 211...
Wait 212...
Wait 213...
Wait 214...
Wait 215...
Wait 216...
Wait 217...
Wait 218...
Wait 219...
Wait 220...
Wait 221...
Wait 222...
Wait 223...
Wait 224...
Wait 225...
Wait 226...
Wait 227...
Wait 228...
Wait 229...
Wait 230...
Wait 231...
Wait 232...
Wait 233...
Wait 234...
Wait 235...
Wait 236...
Wait 237...
Wait 238...
Wait 239...
Wait 240...
Wait 241...
Wait 242...
Wait 243...
Wait 244...
Wait 245...
Wait 246...
Wait 247...
Wait 248...
Wait 249...
Wait 250...
Wait 251...
Wait 252...
Wait 253...
Wait 254...
Wait 255...
Wait 256...
Wait 257...
Wait 258...
Wait 259...
Wait 260...
Wait 261...
Wait 262...
Wait 263...
Wait 264...
Wait 265...
Wait 266...
Wait 267...
Wait 268...
Wait 269...
Wait 270...
Wait 271...
Wait 272...
Wait 273...
Wait 274...
Wait 275...
Wait 276...
Wait 277...
Wait 278...
Wait 279...
Wait 280...
Wait 281...
Wait 282...
Wait 283...
Wait 284...
Wait 285...
Wait 286...
Wait 287...
Wait 288...
Wait 289...
Wait 290...
Wait 291...
Wait 292...
Wait 293...
Wait 294...
Wait 295...
Wait 296...
Wait 297...
Wait 298...
Wait 299...
Wait 0...
Wait 1...
Wait 2...
Wait 3...
Wait 4...
Wait 5...
Wait 6...
Wait 7...
Wait 8...
Wait 9...
Wait 10...
Wait 11...
Wait 12...
Wait 13...
Wait 14...
Wait 15...
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25959376
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @25959376
Wait 16...
Wait 17...
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26079328
tb.card.u_ddr4_rdimm_C.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @26079328
Wait 18...
Wait 19...
Wait 20...
Wait 21...
Wait 22...
Wait 23...
Wait 24...
Wait 25...
Wait 26...
Wait 27...
Wait 28...
Wait 29...
Wait 30...
Wait 31...
Wait 32...
Wait 33...
Wait 34...
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[0].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[1].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[2].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[3].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[4].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[5].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[6].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[7].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[8].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27085592
Wait 35...
Wait 36...
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_A.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_B.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[9].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[10].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[11].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[12].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[13].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[14].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[15].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[16].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
tb.card.u_ddr4_rdimm_D.rcd_enabled.NOT_LRDIMM.u_ddr4_dimm.rank_instances[0].even_ranks.u_ddr4_rank.Micron_model.instance_of_sdram_devices[17].micron_mem_model.u_ddr4_model.always_diff_ck.if_diff_ck:Initialization complete @27205544
Wait 37...
Wait 38...
Wait 39...
Wait 40...
Wait 41...
Wait 42...
Wait 43...
Wait 44...
Wait 45...
Wait 46...
Wait 47...
Wait 48...
Wait 49...
vwrite()...
write_bytes = 4096
Before vclose()..
