[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1578       tick       5563361       1767461       1729638       5563361 
      2   1578       tick       8344337       2696876       2680209       8344337 
      3   1578       tick       8323119       2691609       2668623       8323119 
      4   1578       tick       8330681       2693334       2674195       8330681 
      5   1578       tick       8325569       2692291       2673087       8325569 
      6   1578       tick       8346004       2698922       2680638       8346004 
      7   1578       tick       8325274       2691636       2668926       8325274 
      8   1578       tick       8327111       2692476       2671316       8327111 
      9   1578       tick       8335895       2695016       2678727       8335895 
     10   1578       tick       8327150       2693084       2668355       8327150 
     11   1578       tick       8278222       2679138       2631724       8278222 
     12   1578       tick       8307820       2687794       2652584       8307820 
     13   1578       tick       8304929       2686906       2657931       8304929 
     14   1578       tick       8319983       2691393       2666831       8319983 
     15   1578       tick       8312955       2688259       2667531       8312955 
     16   1578       tick       8283825       2681409       2640429       8283825 
     17   1578       tick       8292951       2682469       2648240       8292951 
     18   1578       tick       8309065       2688608       2648981       8309065 
     19   1578       tick       7971150       2578541       2550376       7971150 
     20   1578       tick       8634384       2790898       2769944       8634384 
     21   1578       tick       8329691       2693446       2672132       8329691 
     22   1578       exit       6761841       2186923       2168192       6761841 
