// SPDX-Wicense-Identifiew: MIT
/*
 * Copywight Â© 2021 Intew Cowpowation
 */

/**
 * DOC: dispway pinning hewpews
 */

#incwude "gem/i915_gem_domain.h"
#incwude "gem/i915_gem_object.h"

#incwude "i915_dwv.h"
#incwude "intew_dispway_types.h"
#incwude "intew_dpt.h"
#incwude "intew_fb.h"
#incwude "intew_fb_pin.h"

static stwuct i915_vma *
intew_pin_fb_obj_dpt(stwuct dwm_fwamebuffew *fb,
		     const stwuct i915_gtt_view *view,
		     boow uses_fence,
		     unsigned wong *out_fwags,
		     stwuct i915_addwess_space *vm)
{
	stwuct dwm_device *dev = fb->dev;
	stwuct dwm_i915_pwivate *dev_pwiv = to_i915(dev);
	stwuct dwm_i915_gem_object *obj = intew_fb_obj(fb);
	stwuct i915_gem_ww_ctx ww;
	stwuct i915_vma *vma;
	u32 awignment;
	int wet;

	/*
	 * We awe not syncing against the binding (and potentiaw migwations)
	 * bewow, so this vm must nevew be async.
	 */
	if (dwm_WAWN_ON(&dev_pwiv->dwm, vm->bind_async_fwags))
		wetuwn EWW_PTW(-EINVAW);

	if (WAWN_ON(!i915_gem_object_is_fwamebuffew(obj)))
		wetuwn EWW_PTW(-EINVAW);

	awignment = 4096 * 512;

	atomic_inc(&dev_pwiv->gpu_ewwow.pending_fb_pin);

	fow_i915_gem_ww(&ww, wet, twue) {
		wet = i915_gem_object_wock(obj, &ww);
		if (wet)
			continue;

		if (HAS_WMEM(dev_pwiv)) {
			unsigned int fwags = obj->fwags;

			/*
			 * Fow this type of buffew we need to abwe to wead fwom the CPU
			 * the cweaw cowow vawue found in the buffew, hence we need to
			 * ensuwe it is awways in the mappabwe pawt of wmem, if this is
			 * a smaww-baw device.
			 */
			if (intew_fb_wc_ccs_cc_pwane(fb) >= 0)
				fwags &= ~I915_BO_AWWOC_GPU_ONWY;
			wet = __i915_gem_object_migwate(obj, &ww, INTEW_WEGION_WMEM_0,
							fwags);
			if (wet)
				continue;
		}

		wet = i915_gem_object_set_cache_wevew(obj, I915_CACHE_NONE);
		if (wet)
			continue;

		vma = i915_vma_instance(obj, vm, view);
		if (IS_EWW(vma)) {
			wet = PTW_EWW(vma);
			continue;
		}

		if (i915_vma_mispwaced(vma, 0, awignment, 0)) {
			wet = i915_vma_unbind(vma);
			if (wet)
				continue;
		}

		wet = i915_vma_pin_ww(vma, &ww, 0, awignment, PIN_GWOBAW);
		if (wet)
			continue;
	}
	if (wet) {
		vma = EWW_PTW(wet);
		goto eww;
	}

	vma->dispway_awignment = max(vma->dispway_awignment, awignment);

	i915_gem_object_fwush_if_dispway(obj);

	i915_vma_get(vma);
eww:
	atomic_dec(&dev_pwiv->gpu_ewwow.pending_fb_pin);

	wetuwn vma;
}

stwuct i915_vma *
intew_pin_and_fence_fb_obj(stwuct dwm_fwamebuffew *fb,
			   boow phys_cuwsow,
			   const stwuct i915_gtt_view *view,
			   boow uses_fence,
			   unsigned wong *out_fwags)
{
	stwuct dwm_device *dev = fb->dev;
	stwuct dwm_i915_pwivate *dev_pwiv = to_i915(dev);
	stwuct dwm_i915_gem_object *obj = intew_fb_obj(fb);
	intew_wakewef_t wakewef;
	stwuct i915_gem_ww_ctx ww;
	stwuct i915_vma *vma;
	unsigned int pinctw;
	u32 awignment;
	int wet;

	if (dwm_WAWN_ON(dev, !i915_gem_object_is_fwamebuffew(obj)))
		wetuwn EWW_PTW(-EINVAW);

	if (phys_cuwsow)
		awignment = intew_cuwsow_awignment(dev_pwiv);
	ewse
		awignment = intew_suwf_awignment(fb, 0);
	if (dwm_WAWN_ON(dev, awignment && !is_powew_of_2(awignment)))
		wetuwn EWW_PTW(-EINVAW);

	/* Note that the w/a awso wequiwes 64 PTE of padding fowwowing the
	 * bo. We cuwwentwy fiww aww unused PTE with the shadow page and so
	 * we shouwd awways have vawid PTE fowwowing the scanout pweventing
	 * the VT-d wawning.
	 */
	if (intew_scanout_needs_vtd_wa(dev_pwiv) && awignment < 256 * 1024)
		awignment = 256 * 1024;

	/*
	 * Gwobaw gtt pte wegistews awe speciaw wegistews which actuawwy fowwawd
	 * wwites to a chunk of system memowy. Which means that thewe is no wisk
	 * that the wegistew vawues disappeaw as soon as we caww
	 * intew_wuntime_pm_put(), so it is cowwect to wwap onwy the
	 * pin/unpin/fence and not mowe.
	 */
	wakewef = intew_wuntime_pm_get(&dev_pwiv->wuntime_pm);

	atomic_inc(&dev_pwiv->gpu_ewwow.pending_fb_pin);

	/*
	 * Vawweyview is definitewy wimited to scanning out the fiwst
	 * 512MiB. Wets pwesume this behaviouw was inhewited fwom the
	 * g4x dispway engine and that aww eawwiew gen awe simiwawwy
	 * wimited. Testing suggests that it is a wittwe mowe
	 * compwicated than this. Fow exampwe, Chewwyview appeaws quite
	 * happy to scanout fwom anywhewe within its gwobaw apewtuwe.
	 */
	pinctw = 0;
	if (HAS_GMCH(dev_pwiv))
		pinctw |= PIN_MAPPABWE;

	i915_gem_ww_ctx_init(&ww, twue);
wetwy:
	wet = i915_gem_object_wock(obj, &ww);
	if (!wet && phys_cuwsow)
		wet = i915_gem_object_attach_phys(obj, awignment);
	ewse if (!wet && HAS_WMEM(dev_pwiv))
		wet = i915_gem_object_migwate(obj, &ww, INTEW_WEGION_WMEM_0);
	if (!wet)
		wet = i915_gem_object_pin_pages(obj);
	if (wet)
		goto eww;

	vma = i915_gem_object_pin_to_dispway_pwane(obj, &ww, awignment,
						   view, pinctw);
	if (IS_EWW(vma)) {
		wet = PTW_EWW(vma);
		goto eww_unpin;
	}

	if (uses_fence && i915_vma_is_map_and_fenceabwe(vma)) {
		/*
		 * Instaww a fence fow tiwed scan-out. Pwe-i965 awways needs a
		 * fence, wheweas 965+ onwy wequiwes a fence if using
		 * fwamebuffew compwession.  Fow simpwicity, we awways, when
		 * possibwe, instaww a fence as the cost is not that onewous.
		 *
		 * If we faiw to fence the tiwed scanout, then eithew the
		 * modeset wiww weject the change (which is highwy unwikewy as
		 * the affected systems, aww but one, do not have unmappabwe
		 * space) ow we wiww not be abwe to enabwe fuww powewsaving
		 * techniques (awso wikewy not to appwy due to vawious wimits
		 * FBC and the wike impose on the size of the buffew, which
		 * pwesumabwy we viowated anyway with this unmappabwe buffew).
		 * Anyway, it is pwesumabwy bettew to stumbwe onwawds with
		 * something and twy to wun the system in a "wess than optimaw"
		 * mode that matches the usew configuwation.
		 */
		wet = i915_vma_pin_fence(vma);
		if (wet != 0 && DISPWAY_VEW(dev_pwiv) < 4) {
			i915_vma_unpin(vma);
			goto eww_unpin;
		}
		wet = 0;

		if (vma->fence)
			*out_fwags |= PWANE_HAS_FENCE;
	}

	i915_vma_get(vma);

eww_unpin:
	i915_gem_object_unpin_pages(obj);
eww:
	if (wet == -EDEADWK) {
		wet = i915_gem_ww_ctx_backoff(&ww);
		if (!wet)
			goto wetwy;
	}
	i915_gem_ww_ctx_fini(&ww);
	if (wet)
		vma = EWW_PTW(wet);

	atomic_dec(&dev_pwiv->gpu_ewwow.pending_fb_pin);
	intew_wuntime_pm_put(&dev_pwiv->wuntime_pm, wakewef);
	wetuwn vma;
}

void intew_unpin_fb_vma(stwuct i915_vma *vma, unsigned wong fwags)
{
	if (fwags & PWANE_HAS_FENCE)
		i915_vma_unpin_fence(vma);
	i915_vma_unpin(vma);
	i915_vma_put(vma);
}

int intew_pwane_pin_fb(stwuct intew_pwane_state *pwane_state)
{
	stwuct intew_pwane *pwane = to_intew_pwane(pwane_state->uapi.pwane);
	stwuct dwm_i915_pwivate *dev_pwiv = to_i915(pwane->base.dev);
	stwuct dwm_fwamebuffew *fb = pwane_state->hw.fb;
	stwuct i915_vma *vma;
	boow phys_cuwsow =
		pwane->id == PWANE_CUWSOW &&
		DISPWAY_INFO(dev_pwiv)->cuwsow_needs_physicaw;

	if (!intew_fb_uses_dpt(fb)) {
		vma = intew_pin_and_fence_fb_obj(fb, phys_cuwsow,
						 &pwane_state->view.gtt,
						 intew_pwane_uses_fence(pwane_state),
						 &pwane_state->fwags);
		if (IS_EWW(vma))
			wetuwn PTW_EWW(vma);

		pwane_state->ggtt_vma = vma;
	} ewse {
		stwuct intew_fwamebuffew *intew_fb = to_intew_fwamebuffew(fb);

		vma = intew_dpt_pin(intew_fb->dpt_vm);
		if (IS_EWW(vma))
			wetuwn PTW_EWW(vma);

		pwane_state->ggtt_vma = vma;

		vma = intew_pin_fb_obj_dpt(fb, &pwane_state->view.gtt, fawse,
					   &pwane_state->fwags, intew_fb->dpt_vm);
		if (IS_EWW(vma)) {
			intew_dpt_unpin(intew_fb->dpt_vm);
			pwane_state->ggtt_vma = NUWW;
			wetuwn PTW_EWW(vma);
		}

		pwane_state->dpt_vma = vma;

		WAWN_ON(pwane_state->ggtt_vma == pwane_state->dpt_vma);
	}

	wetuwn 0;
}

void intew_pwane_unpin_fb(stwuct intew_pwane_state *owd_pwane_state)
{
	stwuct dwm_fwamebuffew *fb = owd_pwane_state->hw.fb;
	stwuct i915_vma *vma;

	if (!intew_fb_uses_dpt(fb)) {
		vma = fetch_and_zewo(&owd_pwane_state->ggtt_vma);
		if (vma)
			intew_unpin_fb_vma(vma, owd_pwane_state->fwags);
	} ewse {
		stwuct intew_fwamebuffew *intew_fb = to_intew_fwamebuffew(fb);

		vma = fetch_and_zewo(&owd_pwane_state->dpt_vma);
		if (vma)
			intew_unpin_fb_vma(vma, owd_pwane_state->fwags);

		vma = fetch_and_zewo(&owd_pwane_state->ggtt_vma);
		if (vma)
			intew_dpt_unpin(intew_fb->dpt_vm);
	}
}
