<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_TB.MEM_BUS_AGENT TB</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_TB.MEM_BUS_AGENT TB'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_TB.MEM_BUS_AGENT TB')">CTU_CAN_FD_TB.MEM_BUS_AGENT TB</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.58</td>
<td class="s7 cl rt"><a href="mod198.html#Line" > 74.05</a></td>
<td class="s6 cl rt"><a href="mod198.html#Cond" > 60.00</a></td>
<td class="s5 cl rt"><a href="mod198.html#Toggle" > 55.18</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod198.html#Branch" > 73.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_2v5/test/main_tb/agents/memory_bus_agent/mem_bus_agent.vhd')">/home/oille/Downloads/ctucanfd_2v5/test/main_tb/agents/memory_bus_agent/mem_bus_agent.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod198.html#inst_tag_1006"  onclick="showContent('inst_tag_1006')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.MEM_BUS_AGENT_INST</a></td>
<td class="s6 cl rt"> 65.58</td>
<td class="s7 cl rt"><a href="mod198.html#Line" > 74.05</a></td>
<td class="s6 cl rt"><a href="mod198.html#Cond" > 60.00</a></td>
<td class="s5 cl rt"><a href="mod198.html#Toggle" > 55.18</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod198.html#Branch" > 73.08</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_CTU_CAN_FD_TB.MEM_BUS_AGENT TB'>
<hr>
<a name="inst_tag_1006"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_1006" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.MEM_BUS_AGENT_INST</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.58</td>
<td class="s7 cl rt"><a href="mod198.html#Line" > 74.05</a></td>
<td class="s6 cl rt"><a href="mod198.html#Cond" > 60.00</a></td>
<td class="s5 cl rt"><a href="mod198.html#Toggle" > 55.18</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod198.html#Branch" > 73.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.58</td>
<td class="s7 cl rt"> 74.05</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s5 cl rt"> 55.18</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.08</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.02</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s4 cl rt"> 43.97</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td><a href="mod319.html#inst_tag_2146" >CTU_CAN_FD_VIP_INST</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_TB.MEM_BUS_AGENT TB'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod198.html" >CTU_CAN_FD_TB.MEM_BUS_AGENT TB</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>131</td><td>97</td><td>74.05</td></tr>
<tr class="s7"><td class="lf">VHDL_PROCESS</td><td>182</td><td>49</td><td>35</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>282</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCEDURE</td><td>299</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCEDURE</td><td>320</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">VHDL_PROCEDURE</td><td>344</td><td>52</td><td>33</td><td>63.46</td></tr>
<tr class="s9"><td class="lf">VHDL_PROCESS</td><td>423</td><td>17</td><td>16</td><td>94.12</td></tr>
</table>
<pre class="code"><br clear=all>
181                         begin
182        1/1                  receive_start(default_channel, C_MEM_BUS_AGENT_ID);
183                     
184                             -- Command is sent as message type
185        1/1                  cmd := com_channel_data.get_msg_code;
186        1/1                  reply_code := C_REPLY_CODE_OK;
187                     
188        1/1                  case cmd is
189                             when MEM_BUS_AGNT_CMD_START =&gt;
190        1/1                      mem_bus_agent_ena &lt;= true;
191                             when MEM_BUS_AGNT_CMD_STOP =&gt;
192        <font color = "red">0/1     ==>              mem_bus_agent_ena &lt;= false;</font>
193                     
194                             -- For non-blocking writes only post to FIFO, don't wait!
195                             when MEM_BUS_AGNT_CMD_WRITE_NON_BLOCKING =&gt;
196        <font color = "red">0/1     ==>              transaction.write := true;</font>
197        <font color = "red">0/1     ==>              transaction.address := com_channel_data.get_param;</font>
198        <font color = "red">0/1     ==>              tmp := com_channel_data.get_param;</font>
199        <font color = "red">0/1     ==>              transaction.byte_enable := tmp(3 DOWNTO 0);</font>
200        <font color = "red">0/1     ==>              transaction.write_data := tmp(35 DOWNTO 4);</font>
201                     
202        <font color = "red">0/1     ==>              mem_bus_access_fifo(fifo_wp) &lt;= transaction;</font>
203        <font color = "red">0/1     ==>              wait for 0 ns;</font>
204        <font color = "red">0/1     ==>              fifo_wp &lt;= (fifo_wp + 1) mod G_ACCESS_FIFO_DEPTH;</font>
205                     
206                             -- For blocking writes wait until FIFO is emptied. This will wait also if
207                             -- previous non-blocking transactions were pushed!
208                             when MEM_BUS_AGNT_CMD_WRITE_BLOCKING =&gt;
209        1/1                      transaction.write := true;
210        1/1                      transaction.address := com_channel_data.get_param;
211        1/1                      tmp := com_channel_data.get_param;
212        1/1                      transaction.byte_enable := tmp(3 DOWNTO 0);
213        1/1                      transaction.write_data := tmp(35 DOWNTO 4);
214                     
215        1/1                      mem_bus_access_fifo(fifo_wp) &lt;= transaction;
216        1/1                      wait for 0 ns;
217        1/1                      fifo_wp &lt;= (fifo_wp + 1) mod G_ACCESS_FIFO_DEPTH;
218        1/1                      wait for 0 ns;
219                     
220        1/1                      wait until (fifo_wp = fifo_rp);
221                     
222                             -- Reads are always blocking
223                             when MEM_BUS_AGNT_CMD_READ =&gt;
224        1/1                      transaction.write := false;
225        1/1                      tmp_int := com_channel_data.get_param;
226        1/1                      transaction.address := com_channel_data.get_param;
227        1/1                      tmp := com_channel_data.get_param;
228        1/1                      transaction.byte_enable := tmp(3 DOWNTO 0);
229                     
230        1/1                      mem_bus_access_fifo(fifo_wp) &lt;= transaction;
231        1/1                      wait for 0 ns;
232        1/1                      fifo_wp &lt;= (fifo_wp + 1) mod G_ACCESS_FIFO_DEPTH;
233        1/1                      wait for 0 ns;
234                     
235        1/1                      wait until (fifo_wp = fifo_rp);
236                                 --info_m(&quot;Read data when pushing response: &quot; &amp; to_hstring(read_data_i));
237        1/1                      com_channel_data.set_param(read_data_i);
238                     
239                             when MEM_BUS_AGNT_CMD_X_MODE_START =&gt;
240        1/1                      is_x_mode &lt;= true;
241                     
242                             when MEM_BUS_AGNT_CMD_X_MODE_STOP =&gt;
243        <font color = "red">0/1     ==>              is_x_mode &lt;= false;</font>
244                     
245                             when MEM_BUS_AGNT_CMD_SET_X_MODE_SETUP =&gt;
246        1/1                      x_mode_setup &lt;= com_channel_data.get_param;
247                     
248                             when MEM_BUS_AGNT_CMD_SET_X_MODE_HOLD =&gt;
249        1/1                      x_mode_hold &lt;= com_channel_data.get_param;
250                     
251                             when MEM_BUS_AGNT_CMD_SET_OUTPUT_DELAY =&gt;
252        1/1                      data_out_delay &lt;= com_channel_data.get_param;
253                     
254                             when MEM_BUS_AGNT_CMD_WAIT_DONE =&gt;
255        <font color = "red">0/1     ==>              if (fifo_wp /= fifo_rp) then</font>
256        <font color = "red">0/1     ==>                  wait until fifo_wp = fifo_rp;</font>
257                                 end if;
258                     
259                             when MEM_BUS_AGNT_CMD_SET_SLAVE_INDEX =&gt;
260        1/1                      slave_index &lt;= com_channel_data.get_param;
261        1/1                      wait for 0 ns;
262                     
263                             when MEM_BUS_AGNT_CMD_ENABLE_TRANS_REPORT =&gt;
264        1/1                      trans_report_en &lt;= true;
265                     
266                             when MEM_BUS_AGNT_CMD_DISABLE_TRANS_REPORT =&gt;
267        1/1                      trans_report_en &lt;= false;
268                     
269                             when others =&gt;
270        <font color = "red">0/1     ==>              info_m(&quot;Invalid message type: &quot; &amp; integer'image(cmd));</font>
271        <font color = "red">0/1     ==>              reply_code := C_REPLY_CODE_ERR;</font>
272                             end case;
273                     
274        1/1                  receive_finish(default_channel, reply_code);
275                         end process;
276                     
277                         ---------------------------------------------------------------------------
278                         -- Measuring period of input clock (for proper calculation in X mode)
279                         ---------------------------------------------------------------------------
280                         clk_period_meas_proc : process
281                         begin
282        1/1                  wait until rising_edge(clk);
283        1/1                  period &lt;= NOW - last_clk_re;
284        1/1                  last_clk_re &lt;= NOW;
285                         end process;
286                     
287                     
288                         ---------------------------------------------------------------------------
289                         -- Memory bus access process
290                         ---------------------------------------------------------------------------
291                         mem_bus_access_proc : process
292                             variable curr_access   : t_mem_bus_access_item;
293                     
294                             procedure print_write_access(
295                                 variable mem_access    : inout t_mem_bus_access_item
296                             ) is
297                                 variable node_str  : string(1 to 10);
298                             begin
299        1/1                      if (slave_index = 0) then
300        1/1                          node_str := &quot;DUT Node  &quot;;
301                                 else
302        1/1                          node_str := &quot;TEST Node &quot;;
303                                 end if;
304                     
305        1/1                      if (trans_report_en) then
306        1/1                          info_m(MEM_BUS_AGENT_TAG &amp; &quot;Write to:  &quot; &amp; node_str &amp;
307                                         &quot;Address: 0x&quot; &amp; to_hstring(std_logic_vector(to_unsigned(curr_access.address, 32))) &amp;
308                                         &quot;, Write Data: 0x&quot; &amp; to_hstring(curr_access.write_data) &amp;
309                                         &quot;, Be: &quot; &amp; to_hstring(curr_access.byte_enable)
310                                        );
311                                 end if;
312                             end procedure;
313                     
314                     
315                             procedure print_read_access(
316                                 variable mem_access    : inout t_mem_bus_access_item
317                             ) is
318                                 variable node_str  : string(1 to 10);
319                             begin
320        1/1                      if (slave_index = 0) then
321        1/1                          node_str := &quot;DUT Node  &quot;;
322                                 else
323        1/1                          node_str := &quot;TEST Node &quot;;
324                                 end if;
325                     
326        1/1                      if (trans_report_en) then
327        1/1                          info_m(MEM_BUS_AGENT_TAG &amp; &quot;Read from: &quot; &amp; node_str &amp;
328                                         &quot;Address: 0x&quot; &amp; to_hstring(std_logic_vector(to_unsigned(curr_access.address, 32))) &amp;
329                                         &quot;, Read Data: 0x&quot; &amp; to_hstring(curr_access.read_data) &amp;
330                                         &quot;, Be: &quot; &amp; to_hstring(curr_access.byte_enable)
331                                         );
332                                 end if;
333                             end procedure;
334                     
335                     
336                     
337                             procedure drive_access(
338                                 variable mem_access    : inout t_mem_bus_access_item;
339                                 signal   read_data_in  : out   std_logic_vector(31 downto 0)
340                             ) is
341                                 variable post_re_time, post_re_time_2   : time;
342                             begin
343                                 -- Chip select can't have Xs, otherwise we get dummy transactions!
344        1/1                      wait until falling_edge(clk);
345        1/1                      scs_i &lt;= '1';
346                     
347        1/1                      if (is_x_mode) then
348        1/1                          swr &lt;= 'X';
349        1/1                          srd &lt;= 'X';
350        1/1                          write_data &lt;= (OTHERS =&gt; 'X');
351        1/1                          sbe &lt;= &quot;XXXX&quot;;
352        1/1                          address &lt;= (OTHERS =&gt; 'X');
353        1/1                          wait for (period / 2) - x_mode_setup;
354                                 end if;
355                     
356        1/1                      if (mem_access.write) then
357        1/1                          swr &lt;= '1';
358        1/1                          srd &lt;= '0';
359        1/1                          write_data &lt;= mem_access.write_data;
360                                 else
361        1/1                          swr &lt;= '0';
362        1/1                          srd &lt;= '1';
363                                 end if;
364                     
365        1/1                      address &lt;= std_logic_vector(to_unsigned(mem_access.address, address'length));
366        1/1                      sbe &lt;= mem_access.byte_enable;
367                     
368        1/1                      wait until rising_edge(clk);
369                     
370                                 -- If hold time is larger than data output time, first sample output data,
371                                 -- otherwise first drive X due to end of hold!
372        1/1                      if (x_mode_hold &gt; data_out_delay) then
373        <font color = "red">0/1     ==>                  post_re_time := data_out_delay;</font>
374        <font color = "red">0/1     ==>                  post_re_time_2 := x_mode_hold - post_re_time;</font>
375                                 else
376        1/1                          post_re_time := x_mode_hold;
377        1/1                          post_re_time_2 := data_out_delay - post_re_time;
378                                 end if;
379                     
380        1/1                      if (is_x_mode) then
381        1/1                          wait for post_re_time;
382                     
383        1/1                          if (post_re_time = x_mode_hold) then
384        1/1                              scs_i &lt;= '0';
385        1/1                              swr &lt;= 'X';
386        1/1                              srd &lt;= 'X';
387        1/1                              write_data &lt;= (OTHERS =&gt; 'X');
388        1/1                              sbe &lt;= &quot;XXXX&quot;;
389        1/1                              address &lt;= (OTHERS =&gt; 'X');
390                                     else
391        <font color = "red">0/1     ==>                      read_data_in &lt;= read_data;</font>
392        <font color = "red">0/1     ==>                      wait for 0 ns;</font>
393                                     end if;
394                     
395        1/1                          wait for post_re_time_2;
396                     
397        1/1                          if (post_re_time = x_mode_hold) then
398        1/1                              read_data_in &lt;= read_data;
399                                     else
400        <font color = "red">0/1     ==>                      scs_i &lt;= '0';</font>
401        <font color = "red">0/1     ==>                      swr &lt;= 'X';</font>
402        <font color = "red">0/1     ==>                      srd &lt;= 'X';</font>
403        <font color = "red">0/1     ==>                      write_data &lt;= (OTHERS =&gt; 'X');</font>
404        <font color = "red">0/1     ==>                      sbe &lt;= &quot;XXXX&quot;;</font>
405        <font color = "red">0/1     ==>                      address &lt;= (OTHERS =&gt; 'X');</font>
406                                     end if;
407                     
408                                 -- Sample data without waiting, it should be available immediately!
409                                 else
410        <font color = "red">0/1     ==>                  wait for 1 ps; -- To avoid possible delta cycles</font>
411        <font color = "red">0/1     ==>                  read_data_in &lt;= read_data;</font>
412        <font color = "red">0/1     ==>                  wait for (period / 2) - 2 ps; -- This will end up just before next falling edge!</font>
413        <font color = "red">0/1     ==>                  swr &lt;= '0';</font>
414        <font color = "red">0/1     ==>                  srd &lt;= '0';</font>
415        <font color = "red">0/1     ==>                  scs_i &lt;= '0';</font>
416        <font color = "red">0/1     ==>                  address &lt;= (OTHERS =&gt; '0');</font>
417        <font color = "red">0/1     ==>                  write_data &lt;= (OTHERS =&gt; '0');</font>
418        <font color = "red">0/1     ==>                  sbe &lt;= (OTHERS =&gt; '0');</font>
419                                 end if;
420                             end procedure;
421                     
422                         begin
423        1/1                  if (mem_bus_agent_ena) then
424        1/1                      while (true) loop
425        1/1                          if (not mem_bus_agent_ena) then
426        <font color = "red">0/1     ==>                      exit;</font>
427                                     end if;
428                     
429                                     -- There is something in FIFO -&gt; do memory access
430        1/1                          if (fifo_rp /= fifo_wp) then
431        1/1                              curr_access := mem_bus_access_fifo(fifo_rp);
432                     
433        1/1                              if (curr_access.write) then
434        1/1                                  print_write_access(curr_access);
435                                         end if;
436        1/1                              drive_access(curr_access, read_data_i);
437                     
438        1/1                              wait for 0 ns;
439        1/1                              curr_access.read_data := read_data_i;
440        1/1                              if (curr_access.write = false) then
441        1/1                                  print_read_access(curr_access);
442                                         end if;
443                     
444        1/1                              fifo_rp &lt;= (fifo_rp + 1) mod G_ACCESS_FIFO_DEPTH;
445        1/1                              wait for 0 ns;
446                                     else
447        1/1                              wait until fifo_rp /= fifo_wp or mem_bus_agent_ena=false;
448                                     end if;
449                                 end loop;
450                             else
451        1/1                      wait until mem_bus_agent_ena;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod198.html" >CTU_CAN_FD_TB.MEM_BUS_AGENT TB</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       447
 EXPRESSION ((FIFO_RP /= FIFO_WP) OR (MEM_BUS_AGENT_ENA = FALSE))
             ----------1---------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>-</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       459
 EXPRESSION (SLAVE_INDEX = I)
            --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod198.html" >CTU_CAN_FD_TB.MEM_BUS_AGENT TB</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">106</td>
<td class="rt">73</td>
<td class="rt">68.87 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">4596</td>
<td class="rt">2536</td>
<td class="rt">55.18 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2298</td>
<td class="rt">1268</td>
<td class="rt">55.18 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2298</td>
<td class="rt">1268</td>
<td class="rt">55.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">178</td>
<td class="rt">166</td>
<td class="rt">93.26 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">89</td>
<td class="rt">83</td>
<td class="rt">93.26 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">89</td>
<td class="rt">83</td>
<td class="rt">93.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">98</td>
<td class="rt">66</td>
<td class="rt">67.35 </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">4418</td>
<td class="rt">2370</td>
<td class="rt">53.64 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2209</td>
<td class="rt">1185</td>
<td class="rt">53.64 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2209</td>
<td class="rt">1185</td>
<td class="rt">53.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SCS[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SWR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SRD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SBE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ADDRESS[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ADDRESS[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ADDRESS[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>MEM_BUS_ACCESS_FIFO(0).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(0).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(0).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(1).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(1).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(1).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(2).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(2).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(2).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(3).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(3).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(3).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(4).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(4).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(4).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(5).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(5).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(5).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(6).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(6).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(6).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(7).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(7).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(7).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(8).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(8).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(8).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(9).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(9).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(9).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(10).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(10).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(10).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(11).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(11).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(11).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(12).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(12).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(12).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(13).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(13).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(13).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(14).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(14).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(14).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(15).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(15).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(15).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(16).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(16).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(16).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(17).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(17).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(17).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(18).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(18).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(18).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(19).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(19).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(19).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(20).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(20).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(20).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(21).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(21).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(21).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(22).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(22).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(22).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(23).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(23).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(23).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(24).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(24).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(24).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(25).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(25).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(25).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(26).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(26).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(26).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(27).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(27).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(27).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(28).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(28).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(28).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(29).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(29).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(29).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(30).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(30).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(30).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(31).BYTE_ENABLE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(31).WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>MEM_BUS_ACCESS_FIFO(31).READ_DATA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>READ_DATA_I[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SCS_I</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod198.html" >CTU_CAN_FD_TB.MEM_BUS_AGENT TB</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">19</td>
<td class="rt">73.08 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">188</td>
<td class="rt">16</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">423</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">459</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188                case cmd is
                   <font color = "red">-1-</font>  
189                when MEM_BUS_AGNT_CMD_START =>
190                    mem_bus_agent_ena <= true;
           <font color = "green">            ==></font>
191                when MEM_BUS_AGNT_CMD_STOP =>
192                    mem_bus_agent_ena <= false;
           <font color = "red">            ==></font>
193        
194                -- For non-blocking writes only post to FIFO, don't wait!
195                when MEM_BUS_AGNT_CMD_WRITE_NON_BLOCKING =>
196                    transaction.write := true;
           <font color = "red">            ==></font>
197                    transaction.address := com_channel_data.get_param;
198                    tmp := com_channel_data.get_param;
199                    transaction.byte_enable := tmp(3 DOWNTO 0);
200                    transaction.write_data := tmp(35 DOWNTO 4);
201        
202                    mem_bus_access_fifo(fifo_wp) <= transaction;
203                    wait for 0 ns;
204                    fifo_wp <= (fifo_wp + 1) mod G_ACCESS_FIFO_DEPTH;
205        
206                -- For blocking writes wait until FIFO is emptied. This will wait also if
207                -- previous non-blocking transactions were pushed!
208                when MEM_BUS_AGNT_CMD_WRITE_BLOCKING =>
209                    transaction.write := true;
           <font color = "green">            ==></font>
210                    transaction.address := com_channel_data.get_param;
211                    tmp := com_channel_data.get_param;
212                    transaction.byte_enable := tmp(3 DOWNTO 0);
213                    transaction.write_data := tmp(35 DOWNTO 4);
214        
215                    mem_bus_access_fifo(fifo_wp) <= transaction;
216                    wait for 0 ns;
217                    fifo_wp <= (fifo_wp + 1) mod G_ACCESS_FIFO_DEPTH;
218                    wait for 0 ns;
219        
220                    wait until (fifo_wp = fifo_rp);
221        
222                -- Reads are always blocking
223                when MEM_BUS_AGNT_CMD_READ =>
224                    transaction.write := false;
           <font color = "green">            ==></font>
225                    tmp_int := com_channel_data.get_param;
226                    transaction.address := com_channel_data.get_param;
227                    tmp := com_channel_data.get_param;
228                    transaction.byte_enable := tmp(3 DOWNTO 0);
229        
230                    mem_bus_access_fifo(fifo_wp) <= transaction;
231                    wait for 0 ns;
232                    fifo_wp <= (fifo_wp + 1) mod G_ACCESS_FIFO_DEPTH;
233                    wait for 0 ns;
234        
235                    wait until (fifo_wp = fifo_rp);
236                    --info_m("Read data when pushing response: " & to_hstring(read_data_i));
237                    com_channel_data.set_param(read_data_i);
238        
239                when MEM_BUS_AGNT_CMD_X_MODE_START =>
240                    is_x_mode <= true;
           <font color = "green">            ==></font>
241        
242                when MEM_BUS_AGNT_CMD_X_MODE_STOP =>
243                    is_x_mode <= false;
           <font color = "red">            ==></font>
244        
245                when MEM_BUS_AGNT_CMD_SET_X_MODE_SETUP =>
246                    x_mode_setup <= com_channel_data.get_param;
           <font color = "green">            ==></font>
247        
248                when MEM_BUS_AGNT_CMD_SET_X_MODE_HOLD =>
249                    x_mode_hold <= com_channel_data.get_param;
           <font color = "green">            ==></font>
250        
251                when MEM_BUS_AGNT_CMD_SET_OUTPUT_DELAY =>
252                    data_out_delay <= com_channel_data.get_param;
           <font color = "green">            ==></font>
253        
254                when MEM_BUS_AGNT_CMD_WAIT_DONE =>
255                    if (fifo_wp /= fifo_rp) then
                       <font color = "red">-2-</font>                
256                        wait until fifo_wp = fifo_rp;
           <font color = "red">                ==></font>
257                    end if;
                       MISSING_ELSE
           <font color = "red">            ==></font>
258        
259                when MEM_BUS_AGNT_CMD_SET_SLAVE_INDEX =>
260                    slave_index <= com_channel_data.get_param;
           <font color = "green">            ==></font>
261                    wait for 0 ns;
262        
263                when MEM_BUS_AGNT_CMD_ENABLE_TRANS_REPORT =>
264                    trans_report_en <= true;
           <font color = "green">            ==></font>
265        
266                when MEM_BUS_AGNT_CMD_DISABLE_TRANS_REPORT =>
267                    trans_report_en <= false;
           <font color = "green">            ==></font>
268        
269                when others =>
270                    info_m("Invalid message type: " & integer'image(cmd));
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_START</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center> MEM_BUS_AGNT_CMD_STOP</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center> MEM_BUS_AGNT_CMD_WRITE_NON_BLOCKING</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_WRITE_BLOCKING</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_READ</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_X_MODE_START</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center> MEM_BUS_AGNT_CMD_X_MODE_STOP</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_SET_X_MODE_SETUP</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_SET_X_MODE_HOLD</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_SET_OUTPUT_DELAY</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center> MEM_BUS_AGNT_CMD_WAIT_DONE</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center> MEM_BUS_AGNT_CMD_WAIT_DONE</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_SET_SLAVE_INDEX</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_ENABLE_TRANS_REPORT</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center> MEM_BUS_AGNT_CMD_DISABLE_TRANS_REPORT</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>OTHERS</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
423                if (mem_bus_agent_ena) then
                   <font color = "green">-1-</font>  
424                    while (true) loop
425                        if (not mem_bus_agent_ena) then
                           <font color = "red">-2-</font>  
426                            exit;
           <font color = "red">                    ==></font>
427                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
428        
429                        -- There is something in FIFO -> do memory access
430                        if (fifo_rp /= fifo_wp) then
                           <font color = "green">-3-</font>                
431                            curr_access := mem_bus_access_fifo(fifo_rp);
432        
433                            if (curr_access.write) then
                               <font color = "green">-4-</font>  
434                                print_write_access(curr_access);
           <font color = "green">                        ==></font>
435                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
436                            drive_access(curr_access, read_data_i);
437        
438                            wait for 0 ns;
439                            curr_access.read_data := read_data_i;
440                            if (curr_access.write = false) then
                               <font color = "green">-5-</font>  
441                                print_read_access(curr_access);
           <font color = "green">                        ==></font>
442                            end if;
                               MISSING_ELSE
           <font color = "green">                    ==></font>
443        
444                            fifo_rp <= (fifo_rp + 1) mod G_ACCESS_FIFO_DEPTH;
445                            wait for 0 ns;
446                        else
447                            wait until fifo_rp /= fifo_wp or mem_bus_agent_ena=false;
           <font color = "green">                    ==></font>
448                        end if;
449                    end loop;
450                else
451                    wait until mem_bus_agent_ena;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
459                scs(i) <= scs_i when (slave_index = i) else
                                   <font color = "green">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1006">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_TB.MEM_BUS_AGENT TB">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
