
*** Running vivado
    with args -log RSA_accelerator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RSA_accelerator.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RSA_accelerator.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/RSA_accelerator/RSA_accelerator.cache/ip 
Command: synth_design -top RSA_accelerator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 738.602 ; gain = 177.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_accelerator.vhd:84]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_regio.vhd:115]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_register_count bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg_reg[33] was removed.  [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_regio.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_regio.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (1#1521) [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_regio.vhd:115]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_msgin.vhd:69]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (2#1521) [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_msgin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_msgout.vhd:61]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (3#1521) [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_msgout.vhd:61]
INFO: [Synth 8-638] synthesizing module 'rsa_core' [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_core.vhd:68]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponentiation' [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/exponentiation.vhd:38]
	Parameter C_block_size bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/ALU.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1521) [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/ALU.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:59]
WARNING: [Synth 8-614] signal 'c_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'ed_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'm_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'T1_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'T2_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'j_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'k_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'R_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'b_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'msgout_valid' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:143]
WARNING: [Synth 8-614] signal 'blakley_2' is read in the process but is not in the sensitivity list [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:521]
INFO: [Synth 8-256] done synthesizing module 'Control' (5#1521) [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/Control.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'exponentiation' (6#1521) [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/exponentiation.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'rsa_core' (7#1521) [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_core.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (8#1521) [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/source/rsa_accelerator.vhd:84]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 804.684 ; gain = 243.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 809.852 ; gain = 249.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 809.852 ; gain = 249.160
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Master_constraints/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Master_constraints/PYNQ-Z1_C.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 957.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 960.996 ; gain = 3.316
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 960.996 ; gain = 400.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 960.996 ; gain = 400.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 960.996 ; gain = 400.305
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/Exponentiation/source/ALU.vhd:35]
WARNING: [Synth 8-6040] Register program_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 960.996 ; gain = 400.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    259 Bit       Adders := 1     
	   2 Input    259 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              259 Bit    Registers := 9     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 42    
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    259 Bit        Muxes := 3     
	  12 Input    259 Bit        Muxes := 2     
	   8 Input    259 Bit        Muxes := 1     
	  10 Input    259 Bit        Muxes := 1     
	   7 Input    259 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 164   
	   4 Input      8 Bit        Muxes := 3     
	  33 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  33 Input      4 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rsa_regio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 160   
	   2 Input      1 Bit        Muxes := 5     
Module rsa_msgin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module rsa_msgout 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    259 Bit       Adders := 1     
	   2 Input    259 Bit       Adders := 1     
+---Muxes : 
	   2 Input    259 Bit        Muxes := 1     
	  12 Input    259 Bit        Muxes := 2     
	   8 Input    259 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              259 Bit    Registers := 9     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input    259 Bit        Muxes := 1     
	   2 Input    259 Bit        Muxes := 2     
	   7 Input    259 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  33 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  33 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  33 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register u_rsa_core/i_exponentiation/i_CTRL/program_counter_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_rsa_regio/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'u_rsa_regio/axi_rresp_reg[0]' (FDRE) to 'u_rsa_regio/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_rsa_regio/axi_bresp_reg[0]' (FDRE) to 'u_rsa_regio/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 971.984 ; gain = 411.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+-------------------------------------------------+---------------+----------------+
|Module Name     | RTL Object                                      | Depth x Width | Implemented As | 
+----------------+-------------------------------------------------+---------------+----------------+
|Control         | write_signal                                    | 256x4         | LUT            | 
|rsa_accelerator | u_rsa_core/i_exponentiation/i_CTRL/write_signal | 256x4         | LUT            | 
+----------------+-------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 971.984 ; gain = 411.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 971.984 ; gain = 411.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 994.867 ; gain = 434.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 999.582 ; gain = 438.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 999.582 ; gain = 438.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 999.582 ; gain = 438.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 999.582 ; gain = 438.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 999.582 ; gain = 438.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 999.582 ; gain = 438.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   166|
|3     |LUT1   |     1|
|4     |LUT2   |   274|
|5     |LUT3   |  1056|
|6     |LUT4   |   287|
|7     |LUT5   |   351|
|8     |LUT6   |  2325|
|9     |MUXF7  |   162|
|10    |MUXF8  |    48|
|11    |FDCE   |   543|
|12    |FDPE   |     1|
|13    |FDRE   |  3415|
|14    |FDSE   |     8|
|15    |IBUF   |    90|
|16    |OBUF   |    80|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |  8808|
|2     |  u_rsa_core         |rsa_core       |  6180|
|3     |    i_exponentiation |exponentiation |  6180|
|4     |      i_ALU          |ALU            |   426|
|5     |      i_CTRL         |Control        |  5754|
|6     |  u_rsa_msgin        |rsa_msgin      |   278|
|7     |  u_rsa_msgout       |rsa_msgout     |   519|
|8     |  u_rsa_regio        |rsa_regio      |  1660|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 999.582 ; gain = 438.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 999.582 ; gain = 287.746
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 999.582 ; gain = 438.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1015.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1015.922 ; gain = 725.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1015.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/asgei/Desktop/RSA/intergration_kit_RSA/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1/RSA_accelerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RSA_accelerator_utilization_synth.rpt -pb RSA_accelerator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 13:49:42 2019...
