// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module ModemLUT_6(
  input         clock,
                reset,
  output [5:0]  io_out_0,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_1,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_2,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_3,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_4,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_5,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_6,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_7,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_8,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_9,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_10,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_11,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_12,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_13,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_14,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_15,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_16,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_17,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_18,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_19,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_20,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_21,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_22,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_23,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_24,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_25,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_26,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_27,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_28,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_29,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_30,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_31,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_32,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_33,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_34,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_35,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_36,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_37,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_38,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_39,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_40,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_41,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_42,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_43,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_44,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_45,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_46,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_47,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_48,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_49,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_50,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_51,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_52,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_53,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_54,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_55,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_56,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_57,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_58,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_59,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_60,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_61,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_62,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
                io_out_63,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
  input         io_lutCmd_valid,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
  input  [3:0]  io_lutCmd_bits_lut,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
  input  [5:0]  io_lutCmd_bits_address,	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
  input  [21:0] io_lutCmd_bits_value	// @[generators/baseband/src/main/scala/modem/LUT.scala:37:14]
);

  reg  [5:0] reg_0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_1;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_2;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_3;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_4;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_5;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_6;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_7;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_8;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_9;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_10;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_11;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_12;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_13;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_14;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_15;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_16;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_17;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_18;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_19;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_20;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_21;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_22;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_23;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_24;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_25;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_26;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_27;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_28;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_29;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_30;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_31;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_32;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_33;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_34;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_35;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_36;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_37;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_38;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_39;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_40;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_41;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_42;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_43;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_44;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_45;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_46;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_47;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_48;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_49;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_50;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_51;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_52;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_53;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_54;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_55;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_56;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_57;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_58;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_59;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_60;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_61;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_62;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  reg  [5:0] reg_63;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  wire       _GEN = io_lutCmd_valid & io_lutCmd_bits_lut == 4'h6;	// @[generators/baseband/src/main/scala/modem/LUT.scala:44:{25,47}]
  always @(posedge clock) begin
    if (reset) begin
      reg_0 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_1 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_2 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_3 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_4 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_5 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_6 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_7 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_8 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_9 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_10 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_11 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_12 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_13 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_14 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_15 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_16 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_17 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_18 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_19 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_20 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_21 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_22 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_23 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_24 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_25 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_26 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_27 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_28 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_29 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_30 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_31 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_32 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_33 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_34 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_35 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_36 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_37 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_38 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_39 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_40 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_41 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_42 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_43 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_44 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_45 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_46 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_47 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_48 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_49 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_50 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_51 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_52 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_53 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_54 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_55 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_56 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_57 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_58 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_59 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_60 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_61 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_62 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
      reg_63 <= 6'h0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}]
    end
    else begin
      if (_GEN & io_lutCmd_bits_address == 6'h0)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:{20,46}, :44:{25,61}, :45:33]
        reg_0 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h1)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_1 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h2)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_2 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h3)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_3 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h4)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_4 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h5)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_5 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h6)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_6 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h7)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_7 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h8)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_8 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h9)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_9 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'hA)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_10 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'hB)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_11 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'hC)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_12 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'hD)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_13 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'hE)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_14 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'hF)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_15 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h10)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_16 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h11)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_17 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h12)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_18 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h13)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_19 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h14)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_20 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h15)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_21 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h16)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_22 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h17)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_23 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h18)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_24 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h19)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_25 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h1A)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_26 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h1B)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_27 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h1C)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_28 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h1D)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_29 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h1E)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_30 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h1F)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_31 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h20)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_32 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h21)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_33 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h22)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_34 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h23)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_35 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h24)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_36 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h25)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_37 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h26)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_38 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h27)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_39 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h28)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_40 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h29)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_41 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h2A)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_42 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h2B)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_43 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h2C)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_44 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h2D)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_45 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h2E)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_46 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h2F)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_47 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h30)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_48 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h31)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_49 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h32)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_50 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h33)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_51 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h34)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_52 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h35)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_53 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h36)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_54 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h37)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_55 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h38)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_56 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h39)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_57 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h3A)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_58 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h3B)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_59 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h3C)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_60 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h3D)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_61 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & io_lutCmd_bits_address == 6'h3E)	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_62 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
      if (_GEN & (&io_lutCmd_bits_address))	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :44:{25,61}, :45:33]
        reg_63 <= io_lutCmd_bits_value[5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20, :45:56]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:11];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        reg_0 = _RANDOM[4'h0][5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_1 = _RANDOM[4'h0][11:6];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_2 = _RANDOM[4'h0][17:12];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_3 = _RANDOM[4'h0][23:18];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_4 = _RANDOM[4'h0][29:24];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_5 = {_RANDOM[4'h0][31:30], _RANDOM[4'h1][3:0]};	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_6 = _RANDOM[4'h1][9:4];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_7 = _RANDOM[4'h1][15:10];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_8 = _RANDOM[4'h1][21:16];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_9 = _RANDOM[4'h1][27:22];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_10 = {_RANDOM[4'h1][31:28], _RANDOM[4'h2][1:0]};	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_11 = _RANDOM[4'h2][7:2];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_12 = _RANDOM[4'h2][13:8];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_13 = _RANDOM[4'h2][19:14];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_14 = _RANDOM[4'h2][25:20];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_15 = _RANDOM[4'h2][31:26];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_16 = _RANDOM[4'h3][5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_17 = _RANDOM[4'h3][11:6];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_18 = _RANDOM[4'h3][17:12];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_19 = _RANDOM[4'h3][23:18];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_20 = _RANDOM[4'h3][29:24];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_21 = {_RANDOM[4'h3][31:30], _RANDOM[4'h4][3:0]};	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_22 = _RANDOM[4'h4][9:4];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_23 = _RANDOM[4'h4][15:10];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_24 = _RANDOM[4'h4][21:16];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_25 = _RANDOM[4'h4][27:22];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_26 = {_RANDOM[4'h4][31:28], _RANDOM[4'h5][1:0]};	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_27 = _RANDOM[4'h5][7:2];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_28 = _RANDOM[4'h5][13:8];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_29 = _RANDOM[4'h5][19:14];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_30 = _RANDOM[4'h5][25:20];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_31 = _RANDOM[4'h5][31:26];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_32 = _RANDOM[4'h6][5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_33 = _RANDOM[4'h6][11:6];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_34 = _RANDOM[4'h6][17:12];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_35 = _RANDOM[4'h6][23:18];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_36 = _RANDOM[4'h6][29:24];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_37 = {_RANDOM[4'h6][31:30], _RANDOM[4'h7][3:0]};	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_38 = _RANDOM[4'h7][9:4];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_39 = _RANDOM[4'h7][15:10];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_40 = _RANDOM[4'h7][21:16];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_41 = _RANDOM[4'h7][27:22];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_42 = {_RANDOM[4'h7][31:28], _RANDOM[4'h8][1:0]};	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_43 = _RANDOM[4'h8][7:2];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_44 = _RANDOM[4'h8][13:8];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_45 = _RANDOM[4'h8][19:14];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_46 = _RANDOM[4'h8][25:20];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_47 = _RANDOM[4'h8][31:26];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_48 = _RANDOM[4'h9][5:0];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_49 = _RANDOM[4'h9][11:6];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_50 = _RANDOM[4'h9][17:12];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_51 = _RANDOM[4'h9][23:18];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_52 = _RANDOM[4'h9][29:24];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_53 = {_RANDOM[4'h9][31:30], _RANDOM[4'hA][3:0]};	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_54 = _RANDOM[4'hA][9:4];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_55 = _RANDOM[4'hA][15:10];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_56 = _RANDOM[4'hA][21:16];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_57 = _RANDOM[4'hA][27:22];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_58 = {_RANDOM[4'hA][31:28], _RANDOM[4'hB][1:0]};	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_59 = _RANDOM[4'hB][7:2];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_60 = _RANDOM[4'hB][13:8];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_61 = _RANDOM[4'hB][19:14];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_62 = _RANDOM[4'hB][25:20];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
        reg_63 = _RANDOM[4'hB][31:26];	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_0 = reg_0;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_1 = reg_1;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_2 = reg_2;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_3 = reg_3;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_4 = reg_4;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_5 = reg_5;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_6 = reg_6;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_7 = reg_7;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_8 = reg_8;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_9 = reg_9;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_10 = reg_10;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_11 = reg_11;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_12 = reg_12;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_13 = reg_13;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_14 = reg_14;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_15 = reg_15;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_16 = reg_16;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_17 = reg_17;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_18 = reg_18;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_19 = reg_19;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_20 = reg_20;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_21 = reg_21;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_22 = reg_22;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_23 = reg_23;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_24 = reg_24;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_25 = reg_25;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_26 = reg_26;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_27 = reg_27;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_28 = reg_28;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_29 = reg_29;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_30 = reg_30;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_31 = reg_31;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_32 = reg_32;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_33 = reg_33;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_34 = reg_34;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_35 = reg_35;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_36 = reg_36;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_37 = reg_37;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_38 = reg_38;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_39 = reg_39;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_40 = reg_40;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_41 = reg_41;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_42 = reg_42;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_43 = reg_43;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_44 = reg_44;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_45 = reg_45;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_46 = reg_46;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_47 = reg_47;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_48 = reg_48;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_49 = reg_49;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_50 = reg_50;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_51 = reg_51;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_52 = reg_52;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_53 = reg_53;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_54 = reg_54;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_55 = reg_55;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_56 = reg_56;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_57 = reg_57;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_58 = reg_58;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_59 = reg_59;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_60 = reg_60;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_61 = reg_61;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_62 = reg_62;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
  assign io_out_63 = reg_63;	// @[generators/baseband/src/main/scala/modem/LUT.scala:42:20]
endmodule

