# Details

Date : 2021-06-05 17:38:21

Directory c:\Users\yelua\Desktop\Computer_Architecture\develop branch\Src\Code

Total : 29 files,  5109 codes, 839 comments, 714 blanks, all 6662 lines

[summary](results.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [ALU.sv](/ALU.sv) | SystemVerilog | 43 | 25 | 8 | 76 |
| [AXI.sv](/AXI.sv) | SystemVerilog | 690 | 35 | 36 | 761 |
| [BranchSolve.sv](/BranchSolve.sv) | SystemVerilog | 69 | 9 | 2 | 80 |
| [CP0.sv](/CP0.sv) | SystemVerilog | 219 | 76 | 20 | 315 |
| [CPU_Defines.svh](/CPU_Defines.svh) | SystemVerilog | 305 | 81 | 19 | 405 |
| [Cache_Defines.svh](/Cache_Defines.svh) | SystemVerilog | 68 | 14 | 18 | 100 |
| [CommonDefines.svh](/CommonDefines.svh) | SystemVerilog | 223 | 53 | 76 | 352 |
| [Control.sv](/Control.sv) | SystemVerilog | 1,116 | 33 | 129 | 1,278 |
| [DCache.sv](/DCache.sv) | SystemVerilog | 509 | 59 | 95 | 663 |
| [DCacheWen.sv](/DCacheWen.sv) | SystemVerilog | 56 | 10 | 10 | 76 |
| [DataHazard.sv](/DataHazard.sv) | SystemVerilog | 32 | 0 | 7 | 39 |
| [EXEMEM_Reg.sv](/EXEMEM_Reg.sv) | SystemVerilog | 35 | 18 | 3 | 56 |
| [EXT.sv](/EXT.sv) | SystemVerilog | 24 | 9 | 0 | 33 |
| [EXT2.sv](/EXT2.sv) | SystemVerilog | 50 | 10 | 5 | 65 |
| [Exception.sv](/Exception.sv) | SystemVerilog | 95 | 70 | 20 | 185 |
| [ForwardUnit.sv](/ForwardUnit.sv) | SystemVerilog | 64 | 13 | 10 | 87 |
| [HILO.sv](/HILO.sv) | SystemVerilog | 53 | 19 | 9 | 81 |
| [ICache.sv](/ICache.sv) | SystemVerilog | 326 | 81 | 79 | 486 |
| [IDEX_Reg.sv](/IDEX_Reg.sv) | SystemVerilog | 53 | 10 | 3 | 66 |
| [IFID_Reg.sv](/IFID_Reg.sv) | SystemVerilog | 27 | 10 | 3 | 40 |
| [MEMWB_Reg.sv](/MEMWB_Reg.sv) | SystemVerilog | 37 | 10 | 4 | 51 |
| [MMU.sv](/MMU.sv) | SystemVerilog | 17 | 10 | 8 | 35 |
| [MULTDIV.sv](/MULTDIV.sv) | SystemVerilog | 162 | 23 | 19 | 204 |
| [MUX.sv](/MUX.sv) | SystemVerilog | 77 | 13 | 7 | 97 |
| [PC.sv](/PC.sv) | SystemVerilog | 11 | 10 | 4 | 25 |
| [PCSEL.sv](/PCSEL.sv) | SystemVerilog | 40 | 10 | 7 | 57 |
| [RF.sv](/RF.sv) | SystemVerilog | 31 | 7 | 14 | 52 |
| [WrControl.sv](/WrControl.sv) | SystemVerilog | 143 | 18 | 15 | 176 |
| [mycpu_top.sv](/mycpu_top.sv) | SystemVerilog | 534 | 103 | 84 | 721 |

[summary](results.md)