'\" t
.nh
.TH "X86-VPMULTISHIFTQB" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
VPMULTISHIFTQB - SELECT PACKED UNALIGNED BYTES FROM QUADWORD SOURCES
.TS
allbox;
l l l l l 
l l l l l .
\fBOpcode / Instruction\fP	\fBOp/En\fP	\fB64/32 bit Mode Support\fP	\fBCPUID Feature Flag\fP	\fBDescription\fP
T{
EVEX.128.66.0F38.W1 83 /r VPMULTISHIFTQB xmm1 {k1}{z}, xmm2,xmm3/m128/m64bcst
T}	A	V/V	AVX512_VBMI AVX512VL	T{
Select unaligned bytes from qwords in xmm3/m128/m64bcst using control bytes in xmm2, write byte results to xmm1 under k1.
T}
T{
EVEX.256.66.0F38.W1 83 /r VPMULTISHIFTQB ymm1 {k1}{z}, ymm2,ymm3/m256/m64bcst
T}	A	V/V	AVX512_VBMI AVX512VL	T{
Select unaligned bytes from qwords in ymm3/m256/m64bcst using control bytes in ymm2, write byte results to ymm1 under k1.
T}
T{
EVEX.512.66.0F38.W1 83 /r VPMULTISHIFTQB zmm1 {k1}{z}, zmm2,zmm3/m512/m64bcst
T}	A	V/V	AVX512_VBMI	T{
Select unaligned bytes from qwords in zmm3/m512/m64bcst using control bytes in zmm2, write byte results to zmm1 under k1.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING  href="vpmultishiftqb.html#instruction-operand-encoding"
class="anchor">¶

.TS
allbox;
l l l l l l 
l l l l l l .
\fBOp/En\fP	\fBTuple Type\fP	\fBOperand 1\fP	\fBOperand 2\fP	\fBOperand 3\fP	\fBOperand 4\fP
A	Full	ModRM:reg (w)	EVEX.vvvv (r)	ModRM:r/m (r)	N/A
.TE

.SS DESCRIPTION
This instruction selects eight unaligned bytes from each input qword
element of the second source operand (the third operand) and writes
eight assembled bytes for each qword element in the destination operand
(the first operand). Each byte result is selected using a byte-granular
shift control within the corresponding qword element of the first source
operand (the second operand). Each byte result in the destination
operand is updated under the writemask k1.

.PP
Only the low 6 bits of each control byte are used to select an 8-bit
slot to extract the output byte from the qword data in the second source
operand. The starting bit of the 8-bit slot can be unaligned relative to
any byte boundary and is extracted from the input qword source at the
location specified in the low 6-bit of the control byte. If the 8-bit
slot would exceed the qword boundary, the out-of-bound portion of the
8-bit slot is wrapped back to start from bit 0 of the input qword
element.

.PP
The first source operand is a ZMM/YMM/XMM register. The second source
operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location
or a 512/256/128-bit vector broadcasted from a 64-bit memory location.
The destination operand is a ZMM/YMM/XMM register.

.SS OPERATION
.SS VPMULTISHIFTQB DEST, SRC1, SRC2 (EVEX ENCODED VERSION) <a
href="vpmultishiftqb.html#vpmultishiftqb-dest--src1--src2--evex-encoded-version-"
class="anchor">¶

.EX
(KL, VL) = (2, 128),(4, 256), (8, 512)
FOR i := 0 TO KL-1
    IF EVEX.b=1 AND src2 is memory THEN
            tcur := src2.qword[0]; //broadcasting
    ELSE
            tcur := src2.qword[i];
    FI;
    FOR j := 0 to 7
        ctrl := src1.qword[i].byte[j] & 63;
        FOR k := 0 to 7
            res.bit[k] := tcur.bit[ (ctrl+k) mod 64 ];
        ENDFOR
        IF k1[i*8+j] or no writemask THEN
            DEST.qword[i].byte[j] := res;
        ELSE IF zeroing-masking THEN
            DEST.qword[i].byte[j] := 0;
    ENDFOR
ENDFOR
DEST.qword[MAX_VL-1:VL] := 0;
.EE

.SS INTEL C/C++ COMPILER INTRINSIC EQUIVALENT  href="vpmultishiftqb.html#intel-c-c++-compiler-intrinsic-equivalent"
class="anchor">¶

.EX
VPMULTISHIFTQB __m512i _mm512_multishift_epi64_epi8( __m512i a, __m512i b);

VPMULTISHIFTQB __m512i _mm512_mask_multishift_epi64_epi8(__m512i s, __mmask64 k, __m512i a, __m512i b);

VPMULTISHIFTQB __m512i _mm512_maskz_multishift_epi64_epi8( __mmask64 k, __m512i a, __m512i b);

VPMULTISHIFTQB __m256i _mm256_multishift_epi64_epi8( __m256i a, __m256i b);

VPMULTISHIFTQB __m256i _mm256_mask_multishift_epi64_epi8(__m256i s, __mmask32 k, __m256i a, __m256i b);

VPMULTISHIFTQB __m256i _mm256_maskz_multishift_epi64_epi8( __mmask32 k, __m256i a, __m256i b);

VPMULTISHIFTQB __m128i _mm_multishift_epi64_epi8( __m128i a, __m128i b);

VPMULTISHIFTQB __m128i _mm_mask_multishift_epi64_epi8(__m128i s, __mmask8 k, __m128i a, __m128i b);

VPMULTISHIFTQB __m128i _mm_maskz_multishift_epi64_epi8( __mmask8 k, __m128i a, __m128i b);
.EE

.SS SIMD FLOATING-POINT EXCEPTIONS  href="vpmultishiftqb.html#simd-floating-point-exceptions"
class="anchor">¶

.PP
None.

.SS OTHER EXCEPTIONS
See Table 2-50, “Type E4NF Class
Exception Conditions.”

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
