#define HDMIRX_PM_TOP_BASE 0x00000000

//Page PM_TOP
#define REG_0000_PM_TOP (HDMIRX_PM_TOP_BASE + 0x000)
    #define REG_0000_PM_TOP_REG_CHIP_ID Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0004_PM_TOP (HDMIRX_PM_TOP_BASE + 0x004)
    #define REG_0004_PM_TOP_REG_CHIP_VERSION Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0004_PM_TOP_REG_CHIP_REVISION Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0040_PM_TOP (HDMIRX_PM_TOP_BASE + 0x040)
    #define REG_0040_PM_TOP_REG_VER_ADC Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0040_PM_TOP_REG_VER_APVR Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0044_PM_TOP (HDMIRX_PM_TOP_BASE + 0x044)
    #define REG_0044_PM_TOP_REG_VER_ATSC_DEMOD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0044_PM_TOP_REG_VER_AUDIO Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0048_PM_TOP (HDMIRX_PM_TOP_BASE + 0x048)
    #define REG_0048_PM_TOP_REG_VER_DISP_MISC Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0048_PM_TOP_REG_VER_DSCRMB Fld(8,8,AC_FULLB1)//[15:8]
#define REG_004C_PM_TOP (HDMIRX_PM_TOP_BASE + 0x04C)
    #define REG_004C_PM_TOP_REG_VER_DVBC_DEMOD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_004C_PM_TOP_REG_VER_DVBT_DEMOD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0050_PM_TOP (HDMIRX_PM_TOP_BASE + 0x050)
    #define REG_0050_PM_TOP_REG_VER_DVI_HDMI_HDCP Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0050_PM_TOP_REG_VER_EMAC Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0054_PM_TOP (HDMIRX_PM_TOP_BASE + 0x054)
    #define REG_0054_PM_TOP_REG_VER_FCIE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0054_PM_TOP_REG_VER_GE Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0058_PM_TOP (HDMIRX_PM_TOP_BASE + 0x058)
    #define REG_0058_PM_TOP_REG_VER_GOP Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0058_PM_TOP_REG_VER_HDMITX Fld(8,8,AC_FULLB1)//[15:8]
#define REG_005C_PM_TOP (HDMIRX_PM_TOP_BASE + 0x05C)
    #define REG_005C_PM_TOP_REG_VER_HEMCU Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_005C_PM_TOP_REG_VER_HKMCU Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0060_PM_TOP (HDMIRX_PM_TOP_BASE + 0x060)
    #define REG_0060_PM_TOP_REG_VER_HVD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0060_PM_TOP_REG_VER_IDAC Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0064_PM_TOP (HDMIRX_PM_TOP_BASE + 0x064)
    #define REG_0064_PM_TOP_REG_VER_INTERNAL_LA Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0064_PM_TOP_REG_VER_JPD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0068_PM_TOP (HDMIRX_PM_TOP_BASE + 0x068)
    #define REG_0068_PM_TOP_REG_VER_MCU32 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0068_PM_TOP_REG_VER_MIU Fld(8,8,AC_FULLB1)//[15:8]
#define REG_006C_PM_TOP (HDMIRX_PM_TOP_BASE + 0x06C)
    #define REG_006C_PM_TOP_REG_VER_MOBF Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_006C_PM_TOP_REG_VER_MPIF Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0070_PM_TOP (HDMIRX_PM_TOP_BASE + 0x070)
    #define REG_0070_PM_TOP_REG_VER_MVD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0070_PM_TOP_REG_VER_MVOP Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0074_PM_TOP (HDMIRX_PM_TOP_BASE + 0x074)
    #define REG_0074_PM_TOP_REG_VER_PATGEN Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0074_PM_TOP_REG_VER_PIU Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0078_PM_TOP (HDMIRX_PM_TOP_BASE + 0x078)
    #define REG_0078_PM_TOP_REG_VER_PM Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0078_PM_TOP_REG_VER_RIU Fld(8,8,AC_FULLB1)//[15:8]
#define REG_007C_PM_TOP (HDMIRX_PM_TOP_BASE + 0x07C)
    #define REG_007C_PM_TOP_REG_VER_SAR Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_007C_PM_TOP_REG_VER_SCALER Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0080_PM_TOP (HDMIRX_PM_TOP_BASE + 0x080)
    #define REG_0080_PM_TOP_REG_VER_STRLD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0080_PM_TOP_REG_VER_TSP Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0084_PM_TOP (HDMIRX_PM_TOP_BASE + 0x084)
    #define REG_0084_PM_TOP_REG_VER_USB20 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0084_PM_TOP_REG_VER_VD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0088_PM_TOP (HDMIRX_PM_TOP_BASE + 0x088)
    #define REG_0088_PM_TOP_REG_VER_VD_MCU Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0088_PM_TOP_REG_VER_VD_MCU32 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_008C_PM_TOP (HDMIRX_PM_TOP_BASE + 0x08C)
    #define REG_008C_PM_TOP_REG_VER_VE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_008C_PM_TOP_REG_VER_VIF Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0090_PM_TOP (HDMIRX_PM_TOP_BASE + 0x090)
    #define REG_0090_PM_TOP_REG_VER_ANA_MISC Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0090_PM_TOP_REG_VER_G3D Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0094_PM_TOP (HDMIRX_PM_TOP_BASE + 0x094)
    #define REG_0094_PM_TOP_REG_VER_R2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0094_PM_TOP_REG_VER_MCU_IF Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0098_PM_TOP (HDMIRX_PM_TOP_BASE + 0x098)
    #define REG_0098_PM_TOP_REG_VER_DB_BUS Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0098_PM_TOP_REG_VER_DISP_IPATH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_009C_PM_TOP (HDMIRX_PM_TOP_BASE + 0x09C)
    #define REG_009C_PM_TOP_REG_VER_MFE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_009C_PM_TOP_REG_VER_AVLINK Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0198_PM_TOP (HDMIRX_PM_TOP_BASE + 0x198)
    #define REG_0198_PM_TOP_REG_CHIP_ID_SHADOW Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_PM_TOP (HDMIRX_PM_TOP_BASE + 0x19C)
    #define REG_019C_PM_TOP_REG_CHIP_VERSION_SHADOW Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_019C_PM_TOP_REG_CHIP_REVISION_SHADOW Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C0_PM_TOP (HDMIRX_PM_TOP_BASE + 0x1C0)
    #define REG_01C0_PM_TOP_REG_PM_ECO_DUMMY0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C4_PM_TOP (HDMIRX_PM_TOP_BASE + 0x1C4)
    #define REG_01C4_PM_TOP_REG_PM_ECO_DUMMY1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C8_PM_TOP (HDMIRX_PM_TOP_BASE + 0x1C8)
    #define REG_01C8_PM_TOP_REG_PM_ECO_DUMMY2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01CC_PM_TOP (HDMIRX_PM_TOP_BASE + 0x1CC)
    #define REG_01CC_PM_TOP_REG_PM_ECO_DUMMY3 Fld(16,0,AC_FULLW10)//[15:0]

