#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 29 09:10:33 2018
# Process ID: 9604
# Current directory: E:/College_Work/UNCC_FALL_2018/ECGR_2181-002 (Logic Sytem Design I)/Vivado/ecgr 2181 project 1/computer_assignment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21820 E:\College_Work\UNCC_FALL_2018\ECGR_2181-002 (Logic Sytem Design I)\Vivado\ecgr 2181 project 1\computer_assignment_2\computer_assignment_2.xpr
# Log file: E:/College_Work/UNCC_FALL_2018/ECGR_2181-002 (Logic Sytem Design I)/Vivado/ecgr 2181 project 1/computer_assignment_2/vivado.log
# Journal file: E:/College_Work/UNCC_FALL_2018/ECGR_2181-002 (Logic Sytem Design I)/Vivado/ecgr 2181 project 1/computer_assignment_2\vivado.jou
#-----------------------------------------------------------
start_gui
ecreate_project computer_assignment_2 {C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 831.961 ; gain = 81.438
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new
file mkdir {C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new}
close [ open {C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd} w ]
add_files {{C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd}}
update_compile_order -fileset sources_1
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new
file mkdir {C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new}
close [ open {C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new/encoder_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new/encoder_tb.vhd}}
update_compile_order -fileset sim_1
set_property top encoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new/encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a006ab536d9649bd9b57592dabd867fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.encoder_tb
Built simulation snapshot encoder_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Tien/Desktop/project -notrace
couldn't read file "C:/Users/Tien/Desktop/project": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 29 09:26:45 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 984.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_tb_behav -key {Behavioral:sim_1:Functional:encoder_tb} -tclbatch {encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 994.363 ; gain = 9.746
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sim_1/new/encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a006ab536d9649bd9b57592dabd867fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.task3 [task3_default]
Compiling architecture behavioral of entity xil_defaultlib.encoder_tb
Built simulation snapshot encoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_tb_behav -key {Behavioral:sim_1:Functional:encoder_tb} -tclbatch {encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 998.914 ; gain = 2.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'encoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj encoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.srcs/sources_1/new/task3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a006ab536d9649bd9b57592dabd867fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.task3 [task3_default]
Compiling architecture behavioral of entity xil_defaultlib.encoder_tb
Built simulation snapshot encoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tien/Desktop/project 1- task3/computer_assignment_2/computer_assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "encoder_tb_behav -key {Behavioral:sim_1:Functional:encoder_tb} -tclbatch {encoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source encoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 29 09:42:00 2018...
