# self-synchronizing-scrambler-descrambler-
 "Verilog HDL implementation of a self-synchronizing data scrambler and descrambler for high-speed serial communication, improving data integrity and clock recovery."

 
# ğŸ”„ Self-Synchronizing Data Scrambler & Descrambler (Verilog HDL)

## ğŸ“Œ Project Overview
This project presents the Verilog HDL implementation of a **self-synchronizing data scrambler and descrambler** system designed for high-speed serial communication. It eliminates long sequences of identical bits to reduce **electromagnetic interference (EMI)** and improves **clock/data recovery** using an 8-bit **Linear Feedback Shift Register (LFSR)**.


ğŸ“ **Academic Project:**  
B.Tech in Electronics & Communication Engineering (ECE),  
CMR College of Engineering & Technology, Hyderabad


## ğŸ› ï¸ Tools & Technologies Used
- **HDL Language:** Verilog  
- **Simulation Tools:** Xilinx Vivado / ModelSim (QuestaSim)  
- **Design Methodology:** RTL Design  
- **Target Applications:** Ethernet, USB, PCIe, Satellite Comm, Data Storage


## âœ¨ Key Features
- âœ… Implemented an **8-bit LFSR-based scrambler** to randomize data and avoid repeated patterns.
- ğŸ” Developed a **self-synchronizing descrambler** that automatically realigns without external sync.
- âš¡ Achieved **low latency (1â€“2 clock cycles)** for accurate and fast data recovery.
- ğŸ“‰ Minimized hardware usage using simple **XOR logic and shift registers**.
- ğŸ§ª Verified functionality via simulation with **reliable waveform outputs**.



## ğŸ“‚ Project Directory Structure

```
scrambler-descrambler-verilog/
â”œâ”€â”€ RTL/                   # Verilog source code
â”‚   â”œâ”€â”€ scrambler.v
â”‚   â””â”€â”€ descrambler.v
â”œâ”€â”€ Testbench/             # Simulation files
â”‚   â””â”€â”€ tb_top.v
â”œâ”€â”€ Docs/                  # Project report and presentation
â”‚   â”œâ”€â”€ Project_Report.pdf
â”‚   â””â”€â”€ Project_Presentation.pptx
â”œâ”€â”€ Images/                # Diagrams and waveform screenshots
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â””â”€â”€ simulation_waveform.png
â”œâ”€â”€ README.md              # This file
â””â”€â”€ .gitignore
```


## ğŸš€ How to Simulate (Using ModelSim/Vivado)
1. **Clone the Repository**
```bash
git clone https://github.com/mohanrao2103/scrambler-descrambler-verilog.git
cd scrambler-descrambler-verilog
```

2. **Compile the Verilog Files**
```bash
vlog RTL/*.v Testbench/tb_top.v
```

3. **Start Simulation**
```bash
vsim tb_top
```

4. **View Waveforms**
- Add signals using `add wave *`
- Run the simulation using `run 1000ns`



## ğŸ§  Key Learning Takeaways
- Practical experience with **Verilog HDL** and simulation tools  
- Strong understanding of **LFSR-based digital encoding**  
- Exposure to **self-synchronizing circuits** and data recovery techniques  
- Gained insight into **low-power, low-latency digital system design**



## ğŸ™Œ Acknowledgements
- **Project Guide:** Mrs. K. Anusha  
- **Faculty Mentors:** Dr. P. Raveendrababu, Mr. B. Venkataramanaiah  
- **Institution:** CMR College of Engineering & Technology, Hyderabad  
- **Team Members:**
  - Kosanam Mohan Rao   (22H51A0436)  
  - Bureddy Revathi     (23H55A0406)  
  - Kolipyaka Gangothri (22H51A04G4)  
  - Talari Mouna Sree   (22H51A04J7)  
  - Tanneeru Sandhya    (22H51A04J8)



## ğŸ“„ License
This project is licensed under the [MIT License](LICENSE).


## ğŸ“¸ Screenshots

### ğŸ”§ Block Diagram
![Block Diagram](Images/block_diagram.png)

### ğŸ“Š Output Waveform
![Waveform](Images/simulation_waveform.png)


## ğŸ”— Connect
If you found this project helpful or interesting, feel free to â­ star the repo and connect with me on [LinkedIn](https://www.linkedin.com/in/mohan-rao-kosanam-b824a3236/).
