{'addr': {'DefVars': ['q'],
          'Lines': ['12:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f157b1a3610>]},
 'data': {'DefVars': ['q', 'ram'],
          'Lines': ['12:D', '20:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f157b1a3610>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f157b1bdc50>]},
 'ram': {'DefVars': ['q'],
         'Lines': ['12:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f157b1a3610>]},
 'we': {'DefVars': ['q', None],
        'Lines': ['12:D', '18:C'],
        'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f157b1a3610>,
                          ['we']]}}
