<!DOCTYPE HTML>
<!--
	ZeroFour by HTML5 UP
	html5up.net | @n33co
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>

<head>
    <link rel="stylesheet" href="http://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css">
    <title>M.Tech in ESD</title>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <!--[if lte IE 8]><script src="assets/js/ie/html5shiv.js"></script><![endif]-->
    <link rel="stylesheet" href="assets/css/main.css" />
    <link rel="stylesheet" href="assets/css/popup.css" />
    <link rel="stylesheet" href="assets/css/agency.css" />
    <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.12.2/jquery.min.js"></script>
    <script src="http://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js"></script>
    <style>
    .custom-bullet li {
        display: block;
    }

    .custom-bullet li:before {
        /*Using a Bootstrap glyphicon as the bullet point*/
        content: "\e080";
        font-family: 'Glyphicons Halflings';
        font-size: 9px;
        float: left;
        margin-top: 4px;
        margin-left: -17px;
        color: #CCCCCC;
    }
    </style>
    <!-- Theme CSS -->
    <link href="css/agency.min.css" rel="stylesheet">
    <nav id="mainNav" class="navbar navbar-default navbar-custom navbar-fixed-top ">
        <div class="navigationMenu">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header page-scroll">
                <button type="button" class="navbar-toggle" data-toggle="collapse" data-target="#bs-example-navbar-collapse-1">
                    <span class="sr-only">Toggle navigation</span> Menu <i class="fa fa-bars"></i>
                </button>
                <!--<img src="img/logo.jpg">-->
                <a class="page-scroll" href="index.html">
                    <img src="img/logo.jpg">
                </a>
                <!-- <a class="navbar-brand page-scroll navBarHeading" style="font-size:18px" href="index.html">IIIT - Bangalore</a> -->
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="bs-example-navbar-collapse-1">
                <ul class="nav navbar-nav navbar-right">
                    <li style="margin:0px">
                        <a class="toolbarButton" href="index.html">Home</a>
                    </li>
                    <li style="margin:1px">
                        <a class="toolbarButton" href="mtechIT.html">M.Tech - IT</a>
                    </li>
                    <li style="margin:1px">
                        <a class="currentPage toolbarButton" href="mtechESD.html">M.Tech - ESD</a>
                    </li>
                    <li style="margin:1px">
                        <a class="toolbarButton" href="imtech.html">Integrated M.Tech</a>
                    </li>
                    <li style="margin:1px">
                        <a class="toolbarButton" href="digisoc.html">MSc in Digital Society</a>
                    </li>
                    <li style="margin:1px">
                        <a class="toolbarButton" href="ms_research.html">Research Programmes</a>
                    </li>

                    <li style="margin:1px">
                        <a class="toolbarButton" href="achievements.html">Achievements</a>
                    </li>
                </ul>
            </div>
            <!-- /.navbar-collapse -->
        </div>
        <!-- /.container-fluid -->
    </nav>
    <style type="text/css">
    p {
        font-family: 'arvo', 'Droid Sans';
        font-size: 1.1em;
        margin-bottom: 20px;
        font-weight: 300;
        color: #3a3a36;
    }

    li {
        font-size: 1.0em;
        margin-bottom: 20px;
        color: #3a3a36;
    }

    th {
        background-color: rgb(112, 196, 105);
        color: white;
        padding: 20px 30px;
        text-align: left;
        font-weight: bold;
        font-size: 20px;
    }

    td {
        background-color: rgb(238, 238, 238);
        color: rgb(111, 111, 111);
        padding: 20px 30px;
    }

    .flat-table {
        display: block;
        font-family: sans-serif;
        -webkit-font-smoothing: antialiased;
        font-size: 100%;
        overflow: auto;
        width: auto;
    }
    /*
			this part for tab within tab*/

    an {
        display: block;
        float: left;
        height: 65px;
        width: 100%;
        background: #d4eaf9;
        border-style: solid;
        border-color: inherit;
        border-radius: 10px;
        border-width: thin;
        text-decoration: bold;
        font-weight: 600;
        font-size: 1.02em;
        text-align: center;
        padding: 10px 10px;
        color: #3498db;
        cursor: default;
    }
    an:hover {
        background: #4286f4;
        color: white;
    }
    </style>
    <script>
    $(document).ready(function() {



        //script for the tabs within project tab
        $('#projDSData').hide();
        $('#projNCData').hide();
        $('#projESData').hide();
        $('#projCSData').show();

        $("#projCSTab").click(function() {
            $('#projDSData').hide();
            $('#projNCData').hide();
            $('#projESData').hide();
            $('#projCSData').show();
        });
        $('#projDSTab').click(function() {
            $('#projNCData').hide();
            $('#projESData').hide();
            $('#projCSData').hide();
            $('#projDSData').show();
        });
        $('#projESTab').click(function() {
            $('#projDSData').hide();
            $('#projNCData').hide();
            $('#projCSData').hide();
            $('#projESData').show();
        });
        $('#projNCTab').click(function() {
            $('#projDSData').hide();
            $('#projESData').hide();
            $('#projCSData').hide();
            $('#projNCData').show();
        });

        //end of script for project tab


        $('#courDSData').hide();
        $('#courNCData').hide();
        $('#courSEData').hide();
        $('#courCSData').show();

        $("#courCSTab").click(function() {
            $('#courDSData').hide();
            $('#courNCData').hide();
            $('#courSEData').hide();
            $('#courCSData').show();
        });
        $('#courDSTab').click(function() {
            $('#courNCData').hide();
            $('#courSEData').hide();
            $('#courCSData').hide();
            $('#courDSData').show();
        });
        $('#courSETab').click(function() {
            $('#courDSData').hide();
            $('#courNCData').hide();
            $('#courCSData').hide();
            $('#courSEData').show();
        });
        $('#courNCTab').click(function() {
            $('#courDSData').hide();
            $('#courSEData').hide();
            $('#courCSData').hide();
            $('#courNCData').show();
        });
    });





    /*
     */
    </script>
</head>

<body class="no-sidebar">
    <div id="page-wrapper">
        <!-- Header Wrapper -->
        <div id="header-wrapper">
            <div class="container">
            </div>
        </div>
        <!-- Main Wrapper -->
        <div id="main-wrapper">
            <div class="wrapper style2">
                <div class="inner">
                    <div class="container">
                        <div id="content">
                            <!-- Content -->
                            <article>
                                <div class="major">
                                    <h2 style="padding-top: 10px;">M.Tech in Electronic Systems Design</h2>
                                    <p>
                                        The M.Tech degree in Electronic Systems Design (ESD) is intended to help address the growth of the highly skilled manpower in Chip Design and Embedded System Design needed to support electronics system design and manufacturing (ESDM) in our country.
                                        <br> The course, in alignment with the national and state policies attempts to foster growth and entrepreneurship in ESDM as outlined by the Department of Electronics and Information Technology (DIETY) of the Government of India, and the Government of Karnataka, respectively.
                                        <br>
                                        <br> The 2-year degree program allows students to specialize in two possible areas:
                                        <ul class="fa-ul">
                                            <li>
                                                <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Embedded Systems Design
                                            </li>
                                            <li>
                                                <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>System on Chip Design
                                            </li>
                                        </ul>
                                    </p>
                                </div>
                                <div style="padding-bottom:25px;">
                                    <ul class="nav nav-tabs">
                                        <li class="active"><a data-toggle="tab" href="#courseTab">Courses</a></li>
                                        <li><a data-toggle="tab" href="#menu1">Projects</a></li>
                                        <li><a data-toggle="tab" href="#menu2">Students</a></li>
                                        <li><a data-toggle="tab" href="#menu4">Labs</a></li>
                                    </ul>
                                </div>
                                <div class="tab-content" style="padding-bottom:25px;">
                                    <div id="courseTab" class="tab-pane fade in active">
                                        <div class="col-lg-6">
                                        <an href="#" id="courCSTab">Embedded Systems Design</an>
                                        </div>
                                        <div class="col-lg-6">
                                        <an href="#" id="courDSTab">System on Chip Design</an>
                                        </div>
                                        <div id="courCSData" tabindex='1' style="padding-top:25px;">
                                            <!--<div data-filter="cs">-->
                                            <b><h2 style="text-align: center;padding-top: 50px;">Embedded Systems</h2></b>
	                                            <p>
	                                            This stream integrates academic study and the realization of embedded systems with emphasis on building real-world embedded solutions thereby satisfying both the current and the future demands of industries internationally.
                                                <br>
                                                <ul>
                                                    <li><i class="glyphicon glyphicon-chevron-right glyphicon-style"></i> Internet of Things</li>
                                                    <li><i class="glyphicon glyphicon-chevron-right glyphicon-style"></i> Real Time Operating Systems
                                                    </li>
                                                    <li><i class="glyphicon glyphicon-chevron-right glyphicon-style"></i> Device Drivers
                                                    </li>
                                                    <li><i class="glyphicon glyphicon-chevron-right glyphicon-style"></i> ARM Architecture
                                                    </li>
                                                    <li><i class="glyphicon glyphicon-chevron-right glyphicon-style"></i> Inter-Device Communication
                                                        <br>
                                                    </li>
                                                    <li><i class="glyphicon glyphicon-chevron-right glyphicon-style"></i> Embedded Digital Signal Processing
                                                    </li>
                                                    <li><i class="glyphicon glyphicon-chevron-right glyphicon-style"></i> Mathematical Models of Computation
                                                    </li>
                                                    <li><i class="glyphicon glyphicon-chevron-right glyphicon-style"></i> Automotive Embedded Systems
                                                    </li>
                                                    <li><i class="glyphicon glyphicon-chevron-right glyphicon-style"></i> Machine Perception
                                                    </li>
                                                </ul>
                                            </p>
                                        </div>
                                        <div id="courDSData" style="padding-top:25px;">
                                            <!--<div data-filter="ds">-->
                                            <b><h2 style="text-align: center;padding-top: 50px;">System On Chip</h2></b>
	                                            <p>
												This program covers Analog and Digital VLSI Circuit Design and Verification aspects which are applied on real time challenges faced by VLSI Industry.
                                                <br>
                                                <ul class="fa-ul">
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Advanced Analog Design</li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Design of VLSI Subsystem
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Mixed signal Design
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Circuit Simulation
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Deep Submicron Design Issues
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Functional Verification of SOC
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Testing And Design For Testability
                                                    </li>
                                                </ul>
                                            </p>
                                        </div>
                                    </div>
                                    <div id="menu1" class="tab-pane fade">
                                        <div class="col-lg-6">
                                        <an id="projCSTab">Embedded Systems Design</an>
                                        </div>
                                        <div class="col-lg-6">
                                        <an id="projDSTab">System on Chip (SoC) Design</an>
                                        </div>
                                        <!-- <an  id="projNCTab">Network and Comm</an>
                                                  	<an  id="projESTab">Software Eng.</an>
                                                  -->
                                        <div id="projCSData" tabindex='1' style="padding-top:25px;">
                                            <p> <b><h2 style="text-align: center;padding-top: 50px;">Embedded System Design</h2>
                                                    </b>
                                                <ul class="fa-ul">
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Ventricular Assist Device</b>
                                                        <br> The project aims at building an electromechanical device for assisting cardiac circulation, which is used to partially replace the function of a failing heart. This project is being carried out in collaboration with NIMHANS, Bangalore.
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Carrom Player Assistant</b>
                                                        <br> This project aims at using mathematical modelling and machine learning to learn the gaming patterns of a player and then help him choose his moves in future.
                                                        <br>
                                                        <b> Tools used: </b> OpenCV and Python
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>School Bus Tracking and Arrival Time Prediction System</b>
                                                        <br> A system where parents can track the movement of the school bus in which their child is present. The presence of the child in school bus is detected using RFID. To reduce the time spent by children at bus stops waiting for school bus, an adaptive bus arrival time predictor is implemented. The predicted time of arrival will be sent to parents when they request for it.
                                                        <br>
                                                        <b> Tools used: </b> Python Programming, Bootstrap, Google and Twitter APIs, Machine Learning.
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Brain Imaging Using Ultrasound</b>
                                                        <br> Designing the custom ASIC for brain imaging using Ultrasound for complete system. (This is a research project ).
                                                        <br>
                                                        <b>Tools used: </b>LABVIEW, ORCAD Capture, LTSpice, Cadence
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Design of a Voice Over IP Phone</b>
                                                        <br> This project implements real time naive voice over IP using socket programming and pulse audio APIs along with G.711 audio codec.
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Comprehensive Assistance to Visually Impaired</b>
                                                        <br> Aims to provide voice based assistance to the visually impaired in their day-to-day needs, wherever pertinent. Incorporate the system as a wearable device with voice feedback to facilitate easier use.
                                                        <br>
                                                        <b> Tools used: </b> OpenCV, Python, Raspberry Pi.
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Embedded Board Inter Communication</b>
                                                        <br> Build inter board communication between various boards.
                                                        <br> <b> Tools used: </b> Embedded board development IDE like Keil, code composer studio, Arduino IDE with respective boards.
                                                        <br>
                                                    </li>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Deterministic Wireless Communication</b>
                                                        <br> This project implements wireless transmission of data, specifically GPS co-ordinates in deterministic time.
                                                        <br>
                                                        <b>Tools used: </b>TI's CC3200 Wi-Fi Development board, IAR Workbench
                                                        <br>
                                                    </li>
                                                    <br>
                                                </ul>
                                            </p>
                                        </div>
                                        <div id="projDSData" style="padding-top:25px;">
                                            <p> <b><h2 style="text-align: center;padding-top: 50px;">System on Chip (SoC) Design</h2>
                                                    </b>
                                                <ul class="fa-ul">
	                                                <li>
                                                    <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Design of an 8 Bit MIPS Processor</b>
                                                    <br> This involves implementation of a 8 bit pipelined processor based on MIPS ISA also taking into account the possible data and control hazards.The architecture is implemented in Verilog and synthesised on Xilinx Spartan-6 FPGA.
                                                    <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Design of SAR ADC</b>
                                                        <br> This project involves the Design of Low Power 10 bit Charge Redistribution based SAR ADC consuming less than 10uW at 1MS/s with SNR > 55dB, THD
                                                        < -60dB, INL and ENOB(approximately)=8.5 bit. The design and layout is done using Cadence Virtuoso Suite<br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b> Implementation of Non-Linear Functions and Integration to RISC Processor</b>
                                                        <br> This involved implementation of various non linear functions such log, ln, exponential and trigonometric functions using CORDIC algorithm using verilog and its integration into RISC processor.
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Fused Multiply Add Unit</b>
                                                        <br> Involves design and implementation of a fused multiply add unit using verilog and sythesis on FPGA.
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Design of Switching Capacitor Amplifier with Gain 2</b>
                                                        <br> This project involves designing of a low-voltage gain-of-2 SC amplifier with low output offset error and wide input/output range for a 1-bit/stage 12 bit 10 MHz pipelined stage application. The total thermal noise SNR should be > 70 dB. The design and layout is done using Cadence Virtuoso Suite.
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Brain Imaging using Ultrasound</b>
                                                        <br> Designing the custom ASIC for brain imaging using Ultrasound for complete system. (This is a research project ).
                                                        <br>
                                                        <b>Tools used:&nbsp;&nbsp;</b>LABVIEW, ORCAD Capture, LTSpice, Cadence.
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Verification of MIPS-16 RISC Processor Enhanced with Bit Vector Permutation Hardware</b>
                                                        <br> This project aims at functionally verifying a MIPS-16 RISC Processor enhanced with Bit Vector Permutation Hardware. The design will be verified formally as well as by simulation using tools such as eBMC and ModelSim.
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Verification of GPU Core-MIAOW</b>
                                                        <br> This project functionally verifies an opensource GPU core (MIAOW) using formal verification and simulation
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Design and Analysis of StrongARM and Thomas-Cho Latched Comparators</b>
                                                        <br> In this project, the design and analysis of two latched comparators namely Strong ARM and Thomas-Cho (also known as Lewis Grey comparator) has been done. It includes the design for different sizes of CMOS and analysis for the parameters like speed and offset. Estimation of offset is obtained by using Monte Carlo Simulation. The design and layout is done using Cadence Virtuoso Suite.
                                                        <br>
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Implementation and Verification of UART protocol</b>
                                                        <br> This project involves implementation & verification of UART in Xilinx FPGA using Verilog. UART consists of transmitter and Receiver units. Transmitter transmits the data serially after converting the parallel data to serial data and Receiver receives serially and converts the serial data into parallel data.
                                                        <br>
                                                        <b>Tools used:&nbsp;&nbsp;</b> Xilinx ISE Design Suite 13.1 and Two Xilinx Spartan 6 FPGA boards for using as Tx and Rx units.
                                                    </li>
                                                    <li>
                                                        <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i><b>Band Gap Reference Circuit</b>
                                                        <br> This project designs the Band gap Reference circuit, which is more immune to variation in temperature and supply voltage. The Range of temperature over which the circuit acts as a reference generator is -60 to 100 Celsius. The design and layout is done using Cadence Virtuoso Suite.
                                                        <br>
                                                    </li>
                                                    <br>
                                                </ul>
                                            </p>
                                        </div>
                                    </div>
                                    <div id="menu2" class="tab-pane fade">
                                        <!-- <h3>Menu 2</h3>
											      <p>Sed ut perspiciatis unde omnis iste natus error sit voluptatem accusantium doloremque laudantium, totam rem aperiam.</p> -->
                                        <!-- <div class="profiles" > -->
                                        <div class="table">
                                            <table class="flat-table">
                                                <tr>
                                                    <th>S.No</th>
                                                    <th>Name</th>
                                                    <th>Experience</th>
                                                </tr>
                                                <tr>
                                                    <td>MT2016501</td>
                                                    <td>ADNAN MALIK</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016502</td>
                                                    <td>ANISH UNNIKRISHNAN M</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016503</td>
                                                    <td>Anuja S. Morankar</td>
                                                    <td>Accenture </td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016504</td>
                                                    <td>Chandrashekhar Choudhary</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016505</td>
                                                    <td>Chinmoy Mohapatra</td>
                                                    <td>HSBC</td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016506</td>
                                                    <td>Desai Khanjan Manishbhai</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016507</td>
                                                    <td>DIKSHYA PANDA</td>
                                                    <td>Accenture</td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016508</td>
                                                    <td>GAURAV SINGH</td>
                                                    <td>ALL INDIA ROAD CARRIERS</td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016509</td>
                                                    <td>K GEETHIKA PRANEETHA</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016510</td>
                                                    <td>K.SIVARANJINI</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016511</td>
                                                    <td>KANAV GUPTA</td>
                                                    <td>Mahindra Rise</td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016512</td>
                                                    <td>Lakshmi Sarathy</td>
                                                    <td>IBM</td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016513</td>
                                                    <td>MANDEEP SINGH</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016514</td>
                                                    <td>NAYAN KHULBE</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016515</td>
                                                    <td>NIWIN ANTO</td>
                                                    <td>Broadcom Limited</td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016516</td>
                                                    <td>Pillalamarri Rama Bala</td>
                                                    <td>Tata Consultancy Services</td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016517</td>
                                                    <td>POLAMRAJU SAI SRIVATSAV</td>
                                                    <td>Tata Consultancy Services, Chennai.</td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016518</td>
                                                    <td>POLAREDDY BHAVANI LAKSHMI</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016519</td>
                                                    <td>Prajwal Sharma K</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016520</td>
                                                    <td>Prashanthi S.K</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016521</td>
                                                    <td>Rohan Arora</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016522</td>
                                                    <td>Shruthakeerthi S</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016523</td>
                                                    <td>SAI DHEERAJ NADELLA</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016524</td>
                                                    <td>Sanjaydeep.S</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016525</td>
                                                    <td>Sathyam Panda</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016526</td>
                                                    <td>Tatineni Mounika</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016527</td>
                                                    <td>TOMIN SEBASTIAN</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016528</td>
                                                    <td>VELUVARTHI VSUNDARA KRISHNAMOHAN</td>
                                                    <td></td>
                                                </tr>
                                                <tr>
                                                    <td>MT2016529</td>
                                                    <td>K Deepika Raj</td>
                                                    <td></td>
                                                </tr>
                                            </table>
                                        </div>
                                    </div>
                                    <div id="menu4" class="tab-pane fade">
                                        <div class="col-lg-12">
                                            <div class="col-lg-6">
                                                <h3>Computational Sciences Lab</h3>
                                                <span class="image featured"><img src="img/csl.jpg" alt=""></span>
                                                <p>The Computational Sciences Lab at IIIT-B is interested broadly in the areas of Algorithms, Optimization, and Robotics.
                                                    <br>Major focus areas include:
                                                    <ul class="fa-ul">
                                                        <li>
                                                            <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Robust optimization under uncertainty, with applications to supply chains, real time search, banking, smart grid, transportation, gaming and allied areas
                                                        </li>
                                                        <li>
                                                            <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Approximation algorims, machine learning, cryptography and linguistics, Visualization (scientific and information), high performance computing, computational geometry and topology
                                                        </li>
                                                        <li>
                                                            <i class="glyphicon glyphicon-chevron-right glyphicon-style"></i>Electronic Design Automation including Statistical timing analysis and Optimization for Digital circuits, Power Analysis and Optimization, Formal Verification, Semiconductor manufacturing, Statistical Optimization, Combinatorial Optimization, Design and Analysis of Alogrithms
                                                        </li>
                                                    </ul>
                                                </p>
                                            </div>
                                            <div class="col-lg-6">
                                                <h3>HiDes Lab</h3>
                                                <span class="image featured" ><img src="img/hides.jpg" alt="" /></span>
                                                <p>The High Density Electronic Systems Lab at IIIT-B focuses on research and development in the area of high density and low dimensional electronics. The areas of research include 3D electronics, magnetic logic devices, interconnects, and antennas.</p>
                                            </div>
                                        </div>
                                        <div class="col-lg-12">
                                            <div class="col-lg-6">
                                                <h3>Multi Modal Perception Lab</h3>
                                                <p>The Multimodal Perception lab focuses on human-centered sensing and multimodal signal processing methods to observe, measure, and model human behavior. These methods are used in applications that facilitate behavioral training, and social media analysis; and enable human-robot interactions (HRI). The focus is mainly on vision and audio modalities. Probabilistic graphical models from the backbone of the underlying formalism.</p>
                                            </div>
                                            <div class="col-lg-6">
                                                <h3>CEEMS Lab</h3>
                                                <span class="image featured"><img src="img/ceems.jpg" alt="" /></span>
                                                <p>The Center for Electronics and Embedded Systems (CEEMS) Lab's objective is to nurture talent by focusing on Embedded Computing, Wireless Communication and Computer Vision. CEEMS Lab collaborates with public and private organizations with the aim of bridging the gap between academic output and industry requirements, thus providing every learner an equal opportunity to become industry ready.</p>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                        </div>
                        </article>
                    </div>
                </div>
            </div>
        </div>
    </div>
    </div>
    <!-- Scripts -->
    <script src="assets/js/jquery.min.js"></script>
    <script src="assets/js/jquery.dropotron.min.js"></script>
    <script src="assets/js/skel.min.js"></script>
    <script src="assets/js/skel-viewport.min.js"></script>
    <script src="assets/js/util.js"></script>
    <!--[if lte IE 8]><script src="assets/js/ie/respond.min.js"></script><![endif]-->
    <script src="assets/js/main.js"></script>
</body>

</html>
