// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_mul_fiat_25519_carry_mul,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=73,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5066,HLS_SYN_LUT=12616,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_mul (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
wire   [63:0] arg2;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state12;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state26;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state33;
reg   [61:0] trunc_ln24_1_reg_2066;
reg   [61:0] trunc_ln31_1_reg_2072;
reg   [61:0] trunc_ln87_1_reg_2078;
wire   [25:0] trunc_ln74_fu_905_p1;
reg   [25:0] trunc_ln74_reg_2148;
wire    ap_CS_fsm_state24;
reg   [38:0] lshr_ln74_1_reg_2154;
wire   [63:0] add_ln68_3_fu_975_p2;
reg   [63:0] add_ln68_3_reg_2159;
wire   [25:0] trunc_ln68_3_fu_981_p1;
reg   [25:0] trunc_ln68_3_reg_2164;
reg   [25:0] trunc_ln74_3_reg_2169;
wire   [63:0] add_ln68_4_fu_995_p2;
reg   [63:0] add_ln68_4_reg_2174;
wire   [63:0] add_ln68_5_fu_1001_p2;
reg   [63:0] add_ln68_5_reg_2179;
wire   [24:0] trunc_ln68_4_fu_1007_p1;
reg   [24:0] trunc_ln68_4_reg_2184;
wire   [24:0] trunc_ln68_5_fu_1011_p1;
reg   [24:0] trunc_ln68_5_reg_2189;
wire   [63:0] add_ln68_8_fu_1015_p2;
reg   [63:0] add_ln68_8_reg_2194;
wire   [63:0] add_ln68_10_fu_1027_p2;
reg   [63:0] add_ln68_10_reg_2199;
wire   [25:0] trunc_ln68_7_fu_1033_p1;
reg   [25:0] trunc_ln68_7_reg_2204;
wire   [25:0] trunc_ln68_8_fu_1037_p1;
reg   [25:0] trunc_ln68_8_reg_2209;
wire   [63:0] add_ln68_14_fu_1047_p2;
reg   [63:0] add_ln68_14_reg_2214;
wire   [63:0] add_ln68_16_fu_1059_p2;
reg   [63:0] add_ln68_16_reg_2219;
wire   [24:0] trunc_ln68_10_fu_1065_p1;
reg   [24:0] trunc_ln68_10_reg_2224;
wire   [24:0] trunc_ln68_11_fu_1069_p1;
reg   [24:0] trunc_ln68_11_reg_2229;
wire   [63:0] add_ln68_20_fu_1079_p2;
reg   [63:0] add_ln68_20_reg_2234;
wire   [63:0] add_ln68_23_fu_1105_p2;
reg   [63:0] add_ln68_23_reg_2239;
wire   [25:0] trunc_ln68_15_fu_1111_p1;
reg   [25:0] trunc_ln68_15_reg_2244;
wire   [25:0] add_ln68_24_fu_1115_p2;
reg   [25:0] add_ln68_24_reg_2249;
wire   [63:0] add_ln68_29_fu_1141_p2;
reg   [63:0] add_ln68_29_reg_2254;
wire   [63:0] add_ln68_32_fu_1167_p2;
reg   [63:0] add_ln68_32_reg_2259;
wire   [24:0] add_ln68_34_fu_1173_p2;
reg   [24:0] add_ln68_34_reg_2264;
wire   [24:0] add_ln68_35_fu_1179_p2;
reg   [24:0] add_ln68_35_reg_2269;
wire   [63:0] add_ln68_39_fu_1205_p2;
reg   [63:0] add_ln68_39_reg_2274;
wire   [63:0] add_ln68_44_fu_1237_p2;
reg   [63:0] add_ln68_44_reg_2279;
wire   [25:0] add_ln68_45_fu_1243_p2;
reg   [25:0] add_ln68_45_reg_2284;
wire   [25:0] add_ln68_46_fu_1249_p2;
reg   [25:0] add_ln68_46_reg_2289;
wire   [63:0] add_ln68_51_fu_1281_p2;
reg   [63:0] add_ln68_51_reg_2294;
wire   [63:0] add_ln68_55_fu_1313_p2;
reg   [63:0] add_ln68_55_reg_2299;
wire   [24:0] add_ln68_56_fu_1319_p2;
reg   [24:0] add_ln68_56_reg_2304;
wire   [24:0] add_ln68_57_fu_1325_p2;
reg   [24:0] add_ln68_57_reg_2309;
wire   [24:0] add_ln75_2_fu_1337_p2;
reg   [24:0] add_ln75_2_reg_2314;
reg   [38:0] lshr_ln74_5_reg_2320;
wire    ap_CS_fsm_state25;
reg   [25:0] trunc_ln74_7_reg_2325;
wire   [25:0] add_ln76_1_fu_1542_p2;
reg   [25:0] add_ln76_1_reg_2330;
wire   [24:0] out1_w_3_fu_1553_p2;
reg   [24:0] out1_w_3_reg_2335;
wire   [25:0] out1_w_4_fu_1565_p2;
reg   [25:0] out1_w_4_reg_2340;
wire   [24:0] out1_w_5_fu_1577_p2;
reg   [24:0] out1_w_5_reg_2345;
reg   [38:0] trunc_ln74_1_reg_2350;
wire   [25:0] out1_w_6_fu_1768_p2;
reg   [25:0] out1_w_6_reg_2355;
wire   [24:0] out1_w_7_fu_1780_p2;
reg   [24:0] out1_w_7_reg_2360;
wire   [25:0] out1_w_8_fu_1792_p2;
reg   [25:0] out1_w_8_reg_2365;
wire   [24:0] out1_w_9_fu_1798_p2;
reg   [24:0] out1_w_9_reg_2370;
wire   [25:0] out1_w_fu_1822_p2;
reg   [25:0] out1_w_reg_2380;
wire    ap_CS_fsm_state27;
wire   [24:0] out1_w_1_fu_1855_p2;
reg   [24:0] out1_w_1_reg_2385;
wire   [26:0] out1_w_2_fu_1885_p2;
reg   [26:0] out1_w_2_reg_2390;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_ready;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_9207_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_9207_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_8206_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_8206_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_7205_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_7205_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_6204_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_6204_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_5203_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_5203_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4202_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4202_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3201_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3201_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2184200_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2184200_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1169199_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1169199_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg;
wire    ap_CS_fsm_state28;
wire  signed [63:0] sext_ln24_fu_587_p1;
wire  signed [63:0] sext_ln31_fu_597_p1;
wire  signed [63:0] sext_ln87_fu_1804_p1;
wire   [31:0] mul_ln68_fu_332_p0;
wire   [63:0] zext_ln68_1_fu_695_p1;
wire   [31:0] mul_ln68_fu_332_p1;
wire   [31:0] mul_ln68_1_fu_336_p0;
wire   [31:0] mul_ln68_1_fu_336_p1;
wire   [63:0] zext_ln68_2_fu_709_p1;
wire   [31:0] mul_ln68_2_fu_340_p0;
wire   [63:0] zext_ln68_3_fu_714_p1;
wire   [31:0] mul_ln68_2_fu_340_p1;
wire   [31:0] mul_ln68_3_fu_344_p0;
wire   [31:0] mul_ln68_3_fu_344_p1;
wire   [63:0] zext_ln68_4_fu_722_p1;
wire   [31:0] mul_ln68_4_fu_348_p0;
wire   [63:0] zext_ln68_5_fu_733_p1;
wire   [31:0] mul_ln68_4_fu_348_p1;
wire   [31:0] mul_ln68_5_fu_352_p0;
wire   [63:0] zext_ln68_6_fu_741_p1;
wire   [31:0] mul_ln68_5_fu_352_p1;
wire   [31:0] mul_ln68_6_fu_356_p0;
wire   [31:0] mul_ln68_6_fu_356_p1;
wire   [63:0] zext_ln68_7_fu_752_p1;
wire   [31:0] mul_ln68_7_fu_360_p0;
wire   [31:0] mul_ln68_7_fu_360_p1;
wire   [31:0] mul_ln68_8_fu_364_p0;
wire   [31:0] mul_ln68_8_fu_364_p1;
wire   [31:0] mul_ln68_9_fu_368_p0;
wire   [63:0] zext_ln68_8_fu_759_p1;
wire   [31:0] mul_ln68_9_fu_368_p1;
wire   [31:0] mul_ln68_10_fu_372_p0;
wire   [31:0] mul_ln68_10_fu_372_p1;
wire   [63:0] zext_ln68_9_fu_766_p1;
wire   [31:0] mul_ln68_11_fu_376_p0;
wire   [31:0] mul_ln68_11_fu_376_p1;
wire   [31:0] mul_ln68_12_fu_380_p0;
wire   [31:0] mul_ln68_12_fu_380_p1;
wire   [31:0] mul_ln68_13_fu_384_p0;
wire   [63:0] zext_ln68_10_fu_779_p1;
wire   [31:0] mul_ln68_13_fu_384_p1;
wire   [31:0] mul_ln68_14_fu_388_p0;
wire   [63:0] zext_ln68_11_fu_786_p1;
wire   [31:0] mul_ln68_14_fu_388_p1;
wire   [31:0] mul_ln68_15_fu_392_p0;
wire   [31:0] mul_ln68_15_fu_392_p1;
wire   [63:0] zext_ln68_12_fu_795_p1;
wire   [31:0] mul_ln68_16_fu_396_p0;
wire   [31:0] mul_ln68_16_fu_396_p1;
wire   [31:0] mul_ln68_17_fu_400_p0;
wire   [31:0] mul_ln68_17_fu_400_p1;
wire   [31:0] mul_ln68_18_fu_404_p0;
wire   [31:0] mul_ln68_18_fu_404_p1;
wire   [31:0] mul_ln68_19_fu_408_p0;
wire   [31:0] mul_ln68_19_fu_408_p1;
wire   [31:0] mul_ln68_20_fu_412_p0;
wire   [63:0] zext_ln68_13_fu_804_p1;
wire   [31:0] mul_ln68_20_fu_412_p1;
wire   [31:0] mul_ln68_21_fu_416_p0;
wire   [31:0] mul_ln68_21_fu_416_p1;
wire   [63:0] zext_ln68_14_fu_810_p1;
wire   [31:0] mul_ln68_22_fu_420_p0;
wire   [31:0] mul_ln68_22_fu_420_p1;
wire   [31:0] mul_ln68_23_fu_424_p0;
wire   [31:0] mul_ln68_23_fu_424_p1;
wire   [31:0] mul_ln68_24_fu_428_p0;
wire   [31:0] mul_ln68_24_fu_428_p1;
wire   [31:0] mul_ln68_25_fu_432_p0;
wire   [31:0] mul_ln68_25_fu_432_p1;
wire   [31:0] mul_ln68_26_fu_436_p0;
wire   [63:0] zext_ln68_15_fu_825_p1;
wire   [31:0] mul_ln68_26_fu_436_p1;
wire   [31:0] mul_ln68_27_fu_440_p0;
wire   [63:0] zext_ln68_16_fu_831_p1;
wire   [31:0] mul_ln68_27_fu_440_p1;
wire   [31:0] mul_ln68_28_fu_444_p0;
wire   [31:0] mul_ln68_28_fu_444_p1;
wire   [63:0] zext_ln68_17_fu_838_p1;
wire   [31:0] mul_ln68_29_fu_448_p0;
wire   [31:0] mul_ln68_29_fu_448_p1;
wire   [31:0] mul_ln68_30_fu_452_p0;
wire   [31:0] mul_ln68_30_fu_452_p1;
wire   [31:0] mul_ln68_31_fu_456_p0;
wire   [31:0] mul_ln68_31_fu_456_p1;
wire   [31:0] mul_ln68_32_fu_460_p0;
wire   [31:0] mul_ln68_32_fu_460_p1;
wire   [31:0] mul_ln68_33_fu_464_p0;
wire   [31:0] mul_ln68_33_fu_464_p1;
wire   [31:0] mul_ln68_34_fu_468_p0;
wire   [31:0] mul_ln68_34_fu_468_p1;
wire   [31:0] mul_ln68_35_fu_472_p0;
wire   [63:0] zext_ln68_18_fu_849_p1;
wire   [31:0] mul_ln68_35_fu_472_p1;
wire   [31:0] mul_ln68_36_fu_476_p0;
wire   [31:0] mul_ln68_36_fu_476_p1;
wire   [63:0] zext_ln68_19_fu_854_p1;
wire   [31:0] mul_ln68_37_fu_480_p0;
wire   [31:0] mul_ln68_37_fu_480_p1;
wire   [31:0] mul_ln68_38_fu_484_p0;
wire   [31:0] mul_ln68_38_fu_484_p1;
wire   [31:0] mul_ln68_39_fu_488_p0;
wire   [31:0] mul_ln68_39_fu_488_p1;
wire   [31:0] mul_ln68_40_fu_492_p0;
wire   [31:0] mul_ln68_40_fu_492_p1;
wire   [31:0] mul_ln68_41_fu_496_p0;
wire   [31:0] mul_ln68_41_fu_496_p1;
wire   [31:0] mul_ln68_42_fu_500_p0;
wire   [31:0] mul_ln68_42_fu_500_p1;
wire   [31:0] mul_ln68_43_fu_504_p0;
wire   [31:0] mul_ln68_43_fu_504_p1;
wire   [31:0] mul_ln68_44_fu_508_p0;
wire   [63:0] zext_ln68_21_fu_876_p1;
wire   [31:0] mul_ln68_44_fu_508_p1;
wire   [31:0] mul_ln68_45_fu_512_p0;
wire   [31:0] mul_ln68_45_fu_512_p1;
wire   [63:0] zext_ln68_22_fu_881_p1;
wire   [31:0] mul_ln68_46_fu_516_p0;
wire   [31:0] mul_ln68_46_fu_516_p1;
wire   [31:0] mul_ln68_47_fu_520_p0;
wire   [31:0] mul_ln68_47_fu_520_p1;
wire   [31:0] mul_ln68_48_fu_524_p0;
wire   [31:0] mul_ln68_48_fu_524_p1;
wire   [31:0] mul_ln68_49_fu_528_p0;
wire   [31:0] mul_ln68_49_fu_528_p1;
wire   [31:0] mul_ln68_50_fu_532_p0;
wire   [31:0] mul_ln68_50_fu_532_p1;
wire   [31:0] mul_ln68_51_fu_536_p0;
wire   [31:0] mul_ln68_51_fu_536_p1;
wire   [31:0] mul_ln68_52_fu_540_p0;
wire   [31:0] mul_ln68_52_fu_540_p1;
wire   [31:0] mul_ln68_53_fu_544_p0;
wire   [31:0] mul_ln68_53_fu_544_p1;
wire   [31:0] mul_ln68_54_fu_548_p0;
wire   [31:0] mul_ln68_54_fu_548_p1;
wire   [38:0] mul_ln74_fu_552_p0;
wire   [5:0] mul_ln74_fu_552_p1;
wire   [31:0] shl_ln68_fu_728_p2;
wire   [31:0] shl_ln68_1_fu_774_p2;
wire   [31:0] shl_ln68_2_fu_820_p2;
wire   [31:0] shl_ln68_3_fu_866_p2;
wire   [63:0] mul_ln68_45_fu_512_p2;
wire   [63:0] arr_fu_895_p2;
wire   [37:0] lshr_ln_fu_909_p4;
wire   [63:0] mul_ln68_46_fu_516_p2;
wire   [63:0] mul_ln68_36_fu_476_p2;
wire   [63:0] add_ln68_fu_923_p2;
wire   [63:0] zext_ln74_1_fu_919_p1;
wire   [63:0] add_ln74_9_fu_947_p2;
wire   [63:0] add_ln74_fu_953_p2;
wire   [63:0] mul_ln68_28_fu_444_p2;
wire   [63:0] mul_ln68_37_fu_480_p2;
wire   [63:0] add_ln68_2_fu_969_p2;
wire   [63:0] mul_ln68_47_fu_520_p2;
wire   [63:0] mul_ln68_21_fu_416_p2;
wire   [63:0] mul_ln68_38_fu_484_p2;
wire   [63:0] mul_ln68_29_fu_448_p2;
wire   [63:0] mul_ln68_48_fu_524_p2;
wire   [63:0] mul_ln68_22_fu_420_p2;
wire   [63:0] mul_ln68_49_fu_528_p2;
wire   [63:0] mul_ln68_30_fu_452_p2;
wire   [63:0] mul_ln68_39_fu_488_p2;
wire   [63:0] add_ln68_9_fu_1021_p2;
wire   [63:0] mul_ln68_15_fu_392_p2;
wire   [63:0] mul_ln68_40_fu_492_p2;
wire   [63:0] mul_ln68_23_fu_424_p2;
wire   [63:0] add_ln68_13_fu_1041_p2;
wire   [63:0] mul_ln68_31_fu_456_p2;
wire   [63:0] mul_ln68_16_fu_396_p2;
wire   [63:0] mul_ln68_50_fu_532_p2;
wire   [63:0] add_ln68_15_fu_1053_p2;
wire   [63:0] mul_ln68_10_fu_372_p2;
wire   [63:0] mul_ln68_51_fu_536_p2;
wire   [63:0] mul_ln68_32_fu_460_p2;
wire   [63:0] add_ln68_19_fu_1073_p2;
wire   [63:0] mul_ln68_24_fu_428_p2;
wire   [63:0] mul_ln68_17_fu_400_p2;
wire   [63:0] mul_ln68_11_fu_376_p2;
wire   [63:0] mul_ln68_6_fu_356_p2;
wire   [63:0] mul_ln68_41_fu_496_p2;
wire   [63:0] add_ln68_21_fu_1085_p2;
wire   [63:0] add_ln68_22_fu_1091_p2;
wire   [25:0] trunc_ln68_14_fu_1101_p1;
wire   [25:0] trunc_ln68_13_fu_1097_p1;
wire   [63:0] mul_ln68_33_fu_464_p2;
wire   [63:0] mul_ln68_42_fu_500_p2;
wire   [63:0] mul_ln68_25_fu_432_p2;
wire   [63:0] mul_ln68_18_fu_404_p2;
wire   [63:0] add_ln68_27_fu_1121_p2;
wire   [63:0] add_ln68_28_fu_1127_p2;
wire   [63:0] mul_ln68_7_fu_360_p2;
wire   [63:0] mul_ln68_12_fu_380_p2;
wire   [63:0] mul_ln68_3_fu_344_p2;
wire   [63:0] mul_ln68_52_fu_540_p2;
wire   [63:0] add_ln68_30_fu_1147_p2;
wire   [63:0] add_ln68_31_fu_1153_p2;
wire   [24:0] trunc_ln68_18_fu_1137_p1;
wire   [24:0] trunc_ln68_17_fu_1133_p1;
wire   [24:0] trunc_ln68_20_fu_1163_p1;
wire   [24:0] trunc_ln68_19_fu_1159_p1;
wire   [63:0] mul_ln68_26_fu_436_p2;
wire   [63:0] mul_ln68_53_fu_544_p2;
wire   [63:0] mul_ln68_34_fu_468_p2;
wire   [63:0] mul_ln68_13_fu_384_p2;
wire   [63:0] add_ln68_37_fu_1185_p2;
wire   [63:0] add_ln68_38_fu_1191_p2;
wire   [63:0] mul_ln68_1_fu_336_p2;
wire   [63:0] mul_ln68_8_fu_364_p2;
wire   [63:0] mul_ln68_4_fu_348_p2;
wire   [63:0] mul_ln68_43_fu_504_p2;
wire   [63:0] add_ln68_41_fu_1217_p2;
wire   [63:0] mul_ln68_19_fu_408_p2;
wire   [63:0] add_ln68_40_fu_1211_p2;
wire   [63:0] add_ln68_43_fu_1223_p2;
wire   [25:0] trunc_ln68_23_fu_1201_p1;
wire   [25:0] trunc_ln68_22_fu_1197_p1;
wire   [25:0] trunc_ln68_25_fu_1233_p1;
wire   [25:0] trunc_ln68_24_fu_1229_p1;
wire   [63:0] mul_ln68_35_fu_472_p2;
wire   [63:0] mul_ln68_44_fu_508_p2;
wire   [63:0] mul_ln68_20_fu_412_p2;
wire   [63:0] mul_ln68_14_fu_388_p2;
wire   [63:0] add_ln68_49_fu_1261_p2;
wire   [63:0] mul_ln68_27_fu_440_p2;
wire   [63:0] add_ln68_48_fu_1255_p2;
wire   [63:0] add_ln68_50_fu_1267_p2;
wire   [63:0] mul_ln68_fu_332_p2;
wire   [63:0] mul_ln68_2_fu_340_p2;
wire   [63:0] mul_ln68_5_fu_352_p2;
wire   [63:0] mul_ln68_54_fu_548_p2;
wire   [63:0] add_ln68_53_fu_1293_p2;
wire   [63:0] mul_ln68_9_fu_368_p2;
wire   [63:0] add_ln68_52_fu_1287_p2;
wire   [63:0] add_ln68_54_fu_1299_p2;
wire   [24:0] trunc_ln68_28_fu_1277_p1;
wire   [24:0] trunc_ln68_27_fu_1273_p1;
wire   [24:0] trunc_ln68_30_fu_1309_p1;
wire   [24:0] trunc_ln68_29_fu_1305_p1;
wire   [24:0] trunc_ln68_fu_929_p1;
wire   [24:0] trunc_ln74_2_fu_937_p4;
wire   [24:0] add_ln75_1_fu_1331_p2;
wire   [24:0] trunc_ln68_1_fu_933_p1;
wire   [63:0] zext_ln74_2_fu_1355_p1;
wire   [63:0] add_ln74_10_fu_1362_p2;
wire   [63:0] add_ln74_1_fu_1368_p2;
wire   [37:0] lshr_ln74_2_fu_1373_p4;
wire   [63:0] zext_ln74_3_fu_1383_p1;
wire   [63:0] add_ln74_11_fu_1409_p2;
wire   [63:0] add_ln68_6_fu_1387_p2;
wire   [63:0] add_ln74_2_fu_1415_p2;
wire   [38:0] lshr_ln74_3_fu_1421_p4;
wire   [63:0] zext_ln74_4_fu_1431_p1;
wire   [63:0] add_ln74_12_fu_1457_p2;
wire   [63:0] add_ln68_11_fu_1435_p2;
wire   [63:0] add_ln74_3_fu_1463_p2;
wire   [37:0] lshr_ln74_4_fu_1469_p4;
wire   [63:0] zext_ln74_5_fu_1479_p1;
wire   [63:0] add_ln74_13_fu_1505_p2;
wire   [63:0] add_ln68_17_fu_1483_p2;
wire   [63:0] add_ln74_4_fu_1511_p2;
wire   [25:0] trunc_ln68_2_fu_1358_p1;
wire   [25:0] add_ln76_2_fu_1537_p2;
wire   [24:0] trunc_ln68_6_fu_1391_p1;
wire   [24:0] trunc_ln74_4_fu_1399_p4;
wire   [24:0] add_ln77_fu_1547_p2;
wire   [24:0] add_ln68_7_fu_1395_p2;
wire   [25:0] trunc_ln68_9_fu_1439_p1;
wire   [25:0] trunc_ln74_5_fu_1447_p4;
wire   [25:0] add_ln78_fu_1559_p2;
wire   [25:0] add_ln68_12_fu_1443_p2;
wire   [24:0] trunc_ln68_12_fu_1487_p1;
wire   [24:0] trunc_ln74_6_fu_1495_p4;
wire   [24:0] add_ln79_fu_1571_p2;
wire   [24:0] add_ln68_18_fu_1491_p2;
wire   [63:0] zext_ln74_6_fu_1592_p1;
wire   [63:0] add_ln74_14_fu_1607_p2;
wire   [63:0] add_ln68_25_fu_1595_p2;
wire   [63:0] add_ln74_5_fu_1613_p2;
wire   [37:0] lshr_ln74_6_fu_1619_p4;
wire   [63:0] zext_ln74_7_fu_1629_p1;
wire   [63:0] add_ln74_15_fu_1655_p2;
wire   [63:0] add_ln68_33_fu_1633_p2;
wire   [63:0] add_ln74_6_fu_1661_p2;
wire   [38:0] lshr_ln74_7_fu_1667_p4;
wire   [63:0] zext_ln74_8_fu_1677_p1;
wire   [63:0] add_ln74_16_fu_1703_p2;
wire   [63:0] add_ln68_42_fu_1681_p2;
wire   [63:0] add_ln74_7_fu_1709_p2;
wire   [37:0] lshr_ln74_8_fu_1715_p4;
wire   [63:0] arr_2_fu_1729_p2;
wire   [63:0] zext_ln74_9_fu_1725_p1;
wire   [63:0] add_ln74_8_fu_1747_p2;
wire   [25:0] trunc_ln68_16_fu_1599_p1;
wire   [25:0] add_ln80_fu_1763_p2;
wire   [25:0] add_ln68_26_fu_1603_p2;
wire   [24:0] trunc_ln68_21_fu_1637_p1;
wire   [24:0] trunc_ln74_8_fu_1645_p4;
wire   [24:0] add_ln81_fu_1774_p2;
wire   [24:0] add_ln68_36_fu_1641_p2;
wire   [25:0] trunc_ln68_26_fu_1685_p1;
wire   [25:0] trunc_ln74_9_fu_1693_p4;
wire   [25:0] add_ln82_fu_1786_p2;
wire   [25:0] add_ln68_47_fu_1689_p2;
wire   [24:0] add_ln74_17_fu_1743_p2;
wire   [24:0] trunc_ln74_s_fu_1733_p4;
wire   [43:0] mul_ln74_fu_552_p2;
wire   [25:0] trunc_ln74_10_fu_1818_p1;
wire   [43:0] zext_ln75_fu_1828_p1;
wire   [43:0] add_ln75_fu_1831_p2;
wire   [17:0] tmp_s_fu_1837_p4;
wire   [24:0] zext_ln75_2_fu_1851_p1;
wire   [25:0] zext_ln75_1_fu_1847_p1;
wire   [25:0] zext_ln76_fu_1861_p1;
wire   [25:0] add_ln76_fu_1864_p2;
wire   [0:0] tmp_fu_1870_p3;
wire   [26:0] zext_ln76_2_fu_1882_p1;
wire   [26:0] zext_ln76_1_fu_1878_p1;
reg   [32:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire   [63:0] mul_ln68_43_fu_504_p00;
wire   [63:0] mul_ln68_54_fu_548_p00;
wire   [63:0] mul_ln68_fu_332_p10;
wire   [43:0] mul_ln74_fu_552_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg = 1'b0;
end

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln24(trunc_ln24_1_reg_2066),
    .arg1_r_9_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln31(trunc_ln31_1_reg_2072),
    .arg2_r_9_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out),
    .arg2_r_9_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out_ap_vld),
    .arg2_r_8_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out),
    .arg2_r_8_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out_ap_vld),
    .arg2_r_7_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out),
    .arg2_r_7_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out_ap_vld),
    .arg2_r_6_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out),
    .arg2_r_6_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out_ap_vld),
    .arg2_r_5_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out),
    .arg2_r_5_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out_ap_vld),
    .arg2_r_4_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out),
    .arg2_r_4_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out_ap_vld),
    .arg2_r_3_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out),
    .arg2_r_3_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out_ap_vld),
    .arg2_r_2_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out),
    .arg2_r_2_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out_ap_vld),
    .arg2_r_1_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out),
    .arg2_r_1_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out_ap_vld),
    .arg2_r_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out),
    .arg2_r_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1 grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_ready),
    .arg1_r_3_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out),
    .arg1_r_9_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out),
    .arg2_r_9_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out),
    .arg2_r_8_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out),
    .arg2_r_7_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out),
    .arg2_r_6_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out),
    .arg2_r_5_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out),
    .arg2_r_4_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out),
    .arg2_r_3_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out),
    .arg2_r_2_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out),
    .arg2_r_1_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out),
    .add55_9207_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_9207_out),
    .add55_9207_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_9207_out_ap_vld),
    .add55_8206_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_8206_out),
    .add55_8206_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_8206_out_ap_vld),
    .add55_7205_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_7205_out),
    .add55_7205_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_7205_out_ap_vld),
    .add55_6204_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_6204_out),
    .add55_6204_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_6204_out_ap_vld),
    .add55_5203_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_5203_out),
    .add55_5203_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_5203_out_ap_vld),
    .add55_4202_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4202_out),
    .add55_4202_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4202_out_ap_vld),
    .add55_3201_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3201_out),
    .add55_3201_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3201_out_ap_vld),
    .add55_2184200_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2184200_out),
    .add55_2184200_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2184200_out_ap_vld),
    .add55_1169199_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1169199_out),
    .add55_1169199_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1169199_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln87(trunc_ln87_1_reg_2078),
    .zext_ln75(out1_w_reg_2380),
    .zext_ln76(out1_w_1_reg_2385),
    .out1_w_2(out1_w_2_reg_2390),
    .zext_ln78(out1_w_3_reg_2335),
    .zext_ln79(out1_w_4_reg_2340),
    .zext_ln80(out1_w_5_reg_2345),
    .zext_ln81(out1_w_6_reg_2355),
    .zext_ln82(out1_w_7_reg_2360),
    .zext_ln83(out1_w_8_reg_2365),
    .zext_ln14(out1_w_9_reg_2370)
);

fiat_25519_carry_mul_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .arg2(arg2),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_mul_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U124(
    .din0(mul_ln68_fu_332_p0),
    .din1(mul_ln68_fu_332_p1),
    .dout(mul_ln68_fu_332_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U125(
    .din0(mul_ln68_1_fu_336_p0),
    .din1(mul_ln68_1_fu_336_p1),
    .dout(mul_ln68_1_fu_336_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U126(
    .din0(mul_ln68_2_fu_340_p0),
    .din1(mul_ln68_2_fu_340_p1),
    .dout(mul_ln68_2_fu_340_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U127(
    .din0(mul_ln68_3_fu_344_p0),
    .din1(mul_ln68_3_fu_344_p1),
    .dout(mul_ln68_3_fu_344_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U128(
    .din0(mul_ln68_4_fu_348_p0),
    .din1(mul_ln68_4_fu_348_p1),
    .dout(mul_ln68_4_fu_348_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U129(
    .din0(mul_ln68_5_fu_352_p0),
    .din1(mul_ln68_5_fu_352_p1),
    .dout(mul_ln68_5_fu_352_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U130(
    .din0(mul_ln68_6_fu_356_p0),
    .din1(mul_ln68_6_fu_356_p1),
    .dout(mul_ln68_6_fu_356_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U131(
    .din0(mul_ln68_7_fu_360_p0),
    .din1(mul_ln68_7_fu_360_p1),
    .dout(mul_ln68_7_fu_360_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U132(
    .din0(mul_ln68_8_fu_364_p0),
    .din1(mul_ln68_8_fu_364_p1),
    .dout(mul_ln68_8_fu_364_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U133(
    .din0(mul_ln68_9_fu_368_p0),
    .din1(mul_ln68_9_fu_368_p1),
    .dout(mul_ln68_9_fu_368_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U134(
    .din0(mul_ln68_10_fu_372_p0),
    .din1(mul_ln68_10_fu_372_p1),
    .dout(mul_ln68_10_fu_372_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U135(
    .din0(mul_ln68_11_fu_376_p0),
    .din1(mul_ln68_11_fu_376_p1),
    .dout(mul_ln68_11_fu_376_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U136(
    .din0(mul_ln68_12_fu_380_p0),
    .din1(mul_ln68_12_fu_380_p1),
    .dout(mul_ln68_12_fu_380_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U137(
    .din0(mul_ln68_13_fu_384_p0),
    .din1(mul_ln68_13_fu_384_p1),
    .dout(mul_ln68_13_fu_384_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U138(
    .din0(mul_ln68_14_fu_388_p0),
    .din1(mul_ln68_14_fu_388_p1),
    .dout(mul_ln68_14_fu_388_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U139(
    .din0(mul_ln68_15_fu_392_p0),
    .din1(mul_ln68_15_fu_392_p1),
    .dout(mul_ln68_15_fu_392_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U140(
    .din0(mul_ln68_16_fu_396_p0),
    .din1(mul_ln68_16_fu_396_p1),
    .dout(mul_ln68_16_fu_396_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U141(
    .din0(mul_ln68_17_fu_400_p0),
    .din1(mul_ln68_17_fu_400_p1),
    .dout(mul_ln68_17_fu_400_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U142(
    .din0(mul_ln68_18_fu_404_p0),
    .din1(mul_ln68_18_fu_404_p1),
    .dout(mul_ln68_18_fu_404_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U143(
    .din0(mul_ln68_19_fu_408_p0),
    .din1(mul_ln68_19_fu_408_p1),
    .dout(mul_ln68_19_fu_408_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U144(
    .din0(mul_ln68_20_fu_412_p0),
    .din1(mul_ln68_20_fu_412_p1),
    .dout(mul_ln68_20_fu_412_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U145(
    .din0(mul_ln68_21_fu_416_p0),
    .din1(mul_ln68_21_fu_416_p1),
    .dout(mul_ln68_21_fu_416_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U146(
    .din0(mul_ln68_22_fu_420_p0),
    .din1(mul_ln68_22_fu_420_p1),
    .dout(mul_ln68_22_fu_420_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U147(
    .din0(mul_ln68_23_fu_424_p0),
    .din1(mul_ln68_23_fu_424_p1),
    .dout(mul_ln68_23_fu_424_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U148(
    .din0(mul_ln68_24_fu_428_p0),
    .din1(mul_ln68_24_fu_428_p1),
    .dout(mul_ln68_24_fu_428_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U149(
    .din0(mul_ln68_25_fu_432_p0),
    .din1(mul_ln68_25_fu_432_p1),
    .dout(mul_ln68_25_fu_432_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U150(
    .din0(mul_ln68_26_fu_436_p0),
    .din1(mul_ln68_26_fu_436_p1),
    .dout(mul_ln68_26_fu_436_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U151(
    .din0(mul_ln68_27_fu_440_p0),
    .din1(mul_ln68_27_fu_440_p1),
    .dout(mul_ln68_27_fu_440_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U152(
    .din0(mul_ln68_28_fu_444_p0),
    .din1(mul_ln68_28_fu_444_p1),
    .dout(mul_ln68_28_fu_444_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U153(
    .din0(mul_ln68_29_fu_448_p0),
    .din1(mul_ln68_29_fu_448_p1),
    .dout(mul_ln68_29_fu_448_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U154(
    .din0(mul_ln68_30_fu_452_p0),
    .din1(mul_ln68_30_fu_452_p1),
    .dout(mul_ln68_30_fu_452_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U155(
    .din0(mul_ln68_31_fu_456_p0),
    .din1(mul_ln68_31_fu_456_p1),
    .dout(mul_ln68_31_fu_456_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U156(
    .din0(mul_ln68_32_fu_460_p0),
    .din1(mul_ln68_32_fu_460_p1),
    .dout(mul_ln68_32_fu_460_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U157(
    .din0(mul_ln68_33_fu_464_p0),
    .din1(mul_ln68_33_fu_464_p1),
    .dout(mul_ln68_33_fu_464_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U158(
    .din0(mul_ln68_34_fu_468_p0),
    .din1(mul_ln68_34_fu_468_p1),
    .dout(mul_ln68_34_fu_468_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U159(
    .din0(mul_ln68_35_fu_472_p0),
    .din1(mul_ln68_35_fu_472_p1),
    .dout(mul_ln68_35_fu_472_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U160(
    .din0(mul_ln68_36_fu_476_p0),
    .din1(mul_ln68_36_fu_476_p1),
    .dout(mul_ln68_36_fu_476_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U161(
    .din0(mul_ln68_37_fu_480_p0),
    .din1(mul_ln68_37_fu_480_p1),
    .dout(mul_ln68_37_fu_480_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U162(
    .din0(mul_ln68_38_fu_484_p0),
    .din1(mul_ln68_38_fu_484_p1),
    .dout(mul_ln68_38_fu_484_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U163(
    .din0(mul_ln68_39_fu_488_p0),
    .din1(mul_ln68_39_fu_488_p1),
    .dout(mul_ln68_39_fu_488_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U164(
    .din0(mul_ln68_40_fu_492_p0),
    .din1(mul_ln68_40_fu_492_p1),
    .dout(mul_ln68_40_fu_492_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U165(
    .din0(mul_ln68_41_fu_496_p0),
    .din1(mul_ln68_41_fu_496_p1),
    .dout(mul_ln68_41_fu_496_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U166(
    .din0(mul_ln68_42_fu_500_p0),
    .din1(mul_ln68_42_fu_500_p1),
    .dout(mul_ln68_42_fu_500_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U167(
    .din0(mul_ln68_43_fu_504_p0),
    .din1(mul_ln68_43_fu_504_p1),
    .dout(mul_ln68_43_fu_504_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U168(
    .din0(mul_ln68_44_fu_508_p0),
    .din1(mul_ln68_44_fu_508_p1),
    .dout(mul_ln68_44_fu_508_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U169(
    .din0(mul_ln68_45_fu_512_p0),
    .din1(mul_ln68_45_fu_512_p1),
    .dout(mul_ln68_45_fu_512_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U170(
    .din0(mul_ln68_46_fu_516_p0),
    .din1(mul_ln68_46_fu_516_p1),
    .dout(mul_ln68_46_fu_516_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U171(
    .din0(mul_ln68_47_fu_520_p0),
    .din1(mul_ln68_47_fu_520_p1),
    .dout(mul_ln68_47_fu_520_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U172(
    .din0(mul_ln68_48_fu_524_p0),
    .din1(mul_ln68_48_fu_524_p1),
    .dout(mul_ln68_48_fu_524_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U173(
    .din0(mul_ln68_49_fu_528_p0),
    .din1(mul_ln68_49_fu_528_p1),
    .dout(mul_ln68_49_fu_528_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U174(
    .din0(mul_ln68_50_fu_532_p0),
    .din1(mul_ln68_50_fu_532_p1),
    .dout(mul_ln68_50_fu_532_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U175(
    .din0(mul_ln68_51_fu_536_p0),
    .din1(mul_ln68_51_fu_536_p1),
    .dout(mul_ln68_51_fu_536_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U176(
    .din0(mul_ln68_52_fu_540_p0),
    .din1(mul_ln68_52_fu_540_p1),
    .dout(mul_ln68_52_fu_540_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U177(
    .din0(mul_ln68_53_fu_544_p0),
    .din1(mul_ln68_53_fu_544_p1),
    .dout(mul_ln68_53_fu_544_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U178(
    .din0(mul_ln68_54_fu_548_p0),
    .din1(mul_ln68_54_fu_548_p1),
    .dout(mul_ln68_54_fu_548_p2)
);

fiat_25519_carry_mul_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U179(
    .din0(mul_ln74_fu_552_p0),
    .din1(mul_ln74_fu_552_p1),
    .dout(mul_ln74_fu_552_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln68_10_reg_2199 <= add_ln68_10_fu_1027_p2;
        add_ln68_14_reg_2214 <= add_ln68_14_fu_1047_p2;
        add_ln68_16_reg_2219 <= add_ln68_16_fu_1059_p2;
        add_ln68_20_reg_2234 <= add_ln68_20_fu_1079_p2;
        add_ln68_23_reg_2239 <= add_ln68_23_fu_1105_p2;
        add_ln68_24_reg_2249 <= add_ln68_24_fu_1115_p2;
        add_ln68_29_reg_2254 <= add_ln68_29_fu_1141_p2;
        add_ln68_32_reg_2259 <= add_ln68_32_fu_1167_p2;
        add_ln68_34_reg_2264 <= add_ln68_34_fu_1173_p2;
        add_ln68_35_reg_2269 <= add_ln68_35_fu_1179_p2;
        add_ln68_39_reg_2274 <= add_ln68_39_fu_1205_p2;
        add_ln68_3_reg_2159 <= add_ln68_3_fu_975_p2;
        add_ln68_44_reg_2279 <= add_ln68_44_fu_1237_p2;
        add_ln68_45_reg_2284 <= add_ln68_45_fu_1243_p2;
        add_ln68_46_reg_2289 <= add_ln68_46_fu_1249_p2;
        add_ln68_4_reg_2174 <= add_ln68_4_fu_995_p2;
        add_ln68_51_reg_2294 <= add_ln68_51_fu_1281_p2;
        add_ln68_55_reg_2299 <= add_ln68_55_fu_1313_p2;
        add_ln68_56_reg_2304 <= add_ln68_56_fu_1319_p2;
        add_ln68_57_reg_2309 <= add_ln68_57_fu_1325_p2;
        add_ln68_5_reg_2179 <= add_ln68_5_fu_1001_p2;
        add_ln68_8_reg_2194 <= add_ln68_8_fu_1015_p2;
        add_ln75_2_reg_2314 <= add_ln75_2_fu_1337_p2;
        lshr_ln74_1_reg_2154 <= {{add_ln74_fu_953_p2[63:25]}};
        trunc_ln68_10_reg_2224 <= trunc_ln68_10_fu_1065_p1;
        trunc_ln68_11_reg_2229 <= trunc_ln68_11_fu_1069_p1;
        trunc_ln68_15_reg_2244 <= trunc_ln68_15_fu_1111_p1;
        trunc_ln68_3_reg_2164 <= trunc_ln68_3_fu_981_p1;
        trunc_ln68_4_reg_2184 <= trunc_ln68_4_fu_1007_p1;
        trunc_ln68_5_reg_2189 <= trunc_ln68_5_fu_1011_p1;
        trunc_ln68_7_reg_2204 <= trunc_ln68_7_fu_1033_p1;
        trunc_ln68_8_reg_2209 <= trunc_ln68_8_fu_1037_p1;
        trunc_ln74_3_reg_2169 <= {{add_ln74_fu_953_p2[50:25]}};
        trunc_ln74_reg_2148 <= trunc_ln74_fu_905_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln76_1_reg_2330 <= add_ln76_1_fu_1542_p2;
        lshr_ln74_5_reg_2320 <= {{add_ln74_4_fu_1511_p2[63:25]}};
        out1_w_3_reg_2335 <= out1_w_3_fu_1553_p2;
        out1_w_4_reg_2340 <= out1_w_4_fu_1565_p2;
        out1_w_5_reg_2345 <= out1_w_5_fu_1577_p2;
        trunc_ln74_7_reg_2325 <= {{add_ln74_4_fu_1511_p2[50:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_1_reg_2385 <= out1_w_1_fu_1855_p2;
        out1_w_2_reg_2390 <= out1_w_2_fu_1885_p2;
        out1_w_reg_2380 <= out1_w_fu_1822_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_6_reg_2355 <= out1_w_6_fu_1768_p2;
        out1_w_7_reg_2360 <= out1_w_7_fu_1780_p2;
        out1_w_8_reg_2365 <= out1_w_8_fu_1792_p2;
        out1_w_9_reg_2370 <= out1_w_9_fu_1798_p2;
        trunc_ln74_1_reg_2350 <= {{add_ln74_8_fu_1747_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln24_1_reg_2066 <= {{arg1[63:2]}};
        trunc_ln31_1_reg_2072 <= {{arg2[63:2]}};
        trunc_ln87_1_reg_2078 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        mem_ARADDR = sext_ln31_fu_597_p1;
    end else if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln24_fu_587_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWADDR = sext_ln87_fu_1804_p1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_BREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_RREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_m_axi_mem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        mem_WVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state2))) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln68_10_fu_1027_p2 = (add_ln68_9_fu_1021_p2 + mul_ln68_15_fu_392_p2);

assign add_ln68_11_fu_1435_p2 = (add_ln68_10_reg_2199 + add_ln68_8_reg_2194);

assign add_ln68_12_fu_1443_p2 = (trunc_ln68_8_reg_2209 + trunc_ln68_7_reg_2204);

assign add_ln68_13_fu_1041_p2 = (mul_ln68_40_fu_492_p2 + mul_ln68_23_fu_424_p2);

assign add_ln68_14_fu_1047_p2 = (add_ln68_13_fu_1041_p2 + mul_ln68_31_fu_456_p2);

assign add_ln68_15_fu_1053_p2 = (mul_ln68_16_fu_396_p2 + mul_ln68_50_fu_532_p2);

assign add_ln68_16_fu_1059_p2 = (add_ln68_15_fu_1053_p2 + mul_ln68_10_fu_372_p2);

assign add_ln68_17_fu_1483_p2 = (add_ln68_16_reg_2219 + add_ln68_14_reg_2214);

assign add_ln68_18_fu_1491_p2 = (trunc_ln68_11_reg_2229 + trunc_ln68_10_reg_2224);

assign add_ln68_19_fu_1073_p2 = (mul_ln68_51_fu_536_p2 + mul_ln68_32_fu_460_p2);

assign add_ln68_20_fu_1079_p2 = (add_ln68_19_fu_1073_p2 + mul_ln68_24_fu_428_p2);

assign add_ln68_21_fu_1085_p2 = (mul_ln68_17_fu_400_p2 + mul_ln68_11_fu_376_p2);

assign add_ln68_22_fu_1091_p2 = (mul_ln68_6_fu_356_p2 + mul_ln68_41_fu_496_p2);

assign add_ln68_23_fu_1105_p2 = (add_ln68_22_fu_1091_p2 + add_ln68_21_fu_1085_p2);

assign add_ln68_24_fu_1115_p2 = (trunc_ln68_14_fu_1101_p1 + trunc_ln68_13_fu_1097_p1);

assign add_ln68_25_fu_1595_p2 = (add_ln68_23_reg_2239 + add_ln68_20_reg_2234);

assign add_ln68_26_fu_1603_p2 = (add_ln68_24_reg_2249 + trunc_ln68_15_reg_2244);

assign add_ln68_27_fu_1121_p2 = (mul_ln68_33_fu_464_p2 + mul_ln68_42_fu_500_p2);

assign add_ln68_28_fu_1127_p2 = (mul_ln68_25_fu_432_p2 + mul_ln68_18_fu_404_p2);

assign add_ln68_29_fu_1141_p2 = (add_ln68_28_fu_1127_p2 + add_ln68_27_fu_1121_p2);

assign add_ln68_2_fu_969_p2 = (mul_ln68_28_fu_444_p2 + mul_ln68_37_fu_480_p2);

assign add_ln68_30_fu_1147_p2 = (mul_ln68_7_fu_360_p2 + mul_ln68_12_fu_380_p2);

assign add_ln68_31_fu_1153_p2 = (mul_ln68_3_fu_344_p2 + mul_ln68_52_fu_540_p2);

assign add_ln68_32_fu_1167_p2 = (add_ln68_31_fu_1153_p2 + add_ln68_30_fu_1147_p2);

assign add_ln68_33_fu_1633_p2 = (add_ln68_32_reg_2259 + add_ln68_29_reg_2254);

assign add_ln68_34_fu_1173_p2 = (trunc_ln68_18_fu_1137_p1 + trunc_ln68_17_fu_1133_p1);

assign add_ln68_35_fu_1179_p2 = (trunc_ln68_20_fu_1163_p1 + trunc_ln68_19_fu_1159_p1);

assign add_ln68_36_fu_1641_p2 = (add_ln68_35_reg_2269 + add_ln68_34_reg_2264);

assign add_ln68_37_fu_1185_p2 = (mul_ln68_26_fu_436_p2 + mul_ln68_53_fu_544_p2);

assign add_ln68_38_fu_1191_p2 = (mul_ln68_34_fu_468_p2 + mul_ln68_13_fu_384_p2);

assign add_ln68_39_fu_1205_p2 = (add_ln68_38_fu_1191_p2 + add_ln68_37_fu_1185_p2);

assign add_ln68_3_fu_975_p2 = (add_ln68_2_fu_969_p2 + mul_ln68_47_fu_520_p2);

assign add_ln68_40_fu_1211_p2 = (mul_ln68_1_fu_336_p2 + mul_ln68_8_fu_364_p2);

assign add_ln68_41_fu_1217_p2 = (mul_ln68_4_fu_348_p2 + mul_ln68_43_fu_504_p2);

assign add_ln68_42_fu_1681_p2 = (add_ln68_44_reg_2279 + add_ln68_39_reg_2274);

assign add_ln68_43_fu_1223_p2 = (add_ln68_41_fu_1217_p2 + mul_ln68_19_fu_408_p2);

assign add_ln68_44_fu_1237_p2 = (add_ln68_43_fu_1223_p2 + add_ln68_40_fu_1211_p2);

assign add_ln68_45_fu_1243_p2 = (trunc_ln68_23_fu_1201_p1 + trunc_ln68_22_fu_1197_p1);

assign add_ln68_46_fu_1249_p2 = (trunc_ln68_25_fu_1233_p1 + trunc_ln68_24_fu_1229_p1);

assign add_ln68_47_fu_1689_p2 = (add_ln68_46_reg_2289 + add_ln68_45_reg_2284);

assign add_ln68_48_fu_1255_p2 = (mul_ln68_35_fu_472_p2 + mul_ln68_44_fu_508_p2);

assign add_ln68_49_fu_1261_p2 = (mul_ln68_20_fu_412_p2 + mul_ln68_14_fu_388_p2);

assign add_ln68_4_fu_995_p2 = (mul_ln68_21_fu_416_p2 + mul_ln68_38_fu_484_p2);

assign add_ln68_50_fu_1267_p2 = (add_ln68_49_fu_1261_p2 + mul_ln68_27_fu_440_p2);

assign add_ln68_51_fu_1281_p2 = (add_ln68_50_fu_1267_p2 + add_ln68_48_fu_1255_p2);

assign add_ln68_52_fu_1287_p2 = (mul_ln68_fu_332_p2 + mul_ln68_2_fu_340_p2);

assign add_ln68_53_fu_1293_p2 = (mul_ln68_5_fu_352_p2 + mul_ln68_54_fu_548_p2);

assign add_ln68_54_fu_1299_p2 = (add_ln68_53_fu_1293_p2 + mul_ln68_9_fu_368_p2);

assign add_ln68_55_fu_1313_p2 = (add_ln68_54_fu_1299_p2 + add_ln68_52_fu_1287_p2);

assign add_ln68_56_fu_1319_p2 = (trunc_ln68_28_fu_1277_p1 + trunc_ln68_27_fu_1273_p1);

assign add_ln68_57_fu_1325_p2 = (trunc_ln68_30_fu_1309_p1 + trunc_ln68_29_fu_1305_p1);

assign add_ln68_5_fu_1001_p2 = (mul_ln68_29_fu_448_p2 + mul_ln68_48_fu_524_p2);

assign add_ln68_6_fu_1387_p2 = (add_ln68_5_reg_2179 + add_ln68_4_reg_2174);

assign add_ln68_7_fu_1395_p2 = (trunc_ln68_5_reg_2189 + trunc_ln68_4_reg_2184);

assign add_ln68_8_fu_1015_p2 = (mul_ln68_22_fu_420_p2 + mul_ln68_49_fu_528_p2);

assign add_ln68_9_fu_1021_p2 = (mul_ln68_30_fu_452_p2 + mul_ln68_39_fu_488_p2);

assign add_ln68_fu_923_p2 = (mul_ln68_46_fu_516_p2 + mul_ln68_36_fu_476_p2);

assign add_ln74_10_fu_1362_p2 = (grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_7205_out + zext_ln74_2_fu_1355_p1);

assign add_ln74_11_fu_1409_p2 = (grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_6204_out + zext_ln74_3_fu_1383_p1);

assign add_ln74_12_fu_1457_p2 = (grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_5203_out + zext_ln74_4_fu_1431_p1);

assign add_ln74_13_fu_1505_p2 = (grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4202_out + zext_ln74_5_fu_1479_p1);

assign add_ln74_14_fu_1607_p2 = (grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3201_out + zext_ln74_6_fu_1592_p1);

assign add_ln74_15_fu_1655_p2 = (grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2184200_out + zext_ln74_7_fu_1629_p1);

assign add_ln74_16_fu_1703_p2 = (grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1169199_out + zext_ln74_8_fu_1677_p1);

assign add_ln74_17_fu_1743_p2 = (add_ln68_57_reg_2309 + add_ln68_56_reg_2304);

assign add_ln74_1_fu_1368_p2 = (add_ln74_10_fu_1362_p2 + add_ln68_3_reg_2159);

assign add_ln74_2_fu_1415_p2 = (add_ln74_11_fu_1409_p2 + add_ln68_6_fu_1387_p2);

assign add_ln74_3_fu_1463_p2 = (add_ln74_12_fu_1457_p2 + add_ln68_11_fu_1435_p2);

assign add_ln74_4_fu_1511_p2 = (add_ln74_13_fu_1505_p2 + add_ln68_17_fu_1483_p2);

assign add_ln74_5_fu_1613_p2 = (add_ln74_14_fu_1607_p2 + add_ln68_25_fu_1595_p2);

assign add_ln74_6_fu_1661_p2 = (add_ln74_15_fu_1655_p2 + add_ln68_33_fu_1633_p2);

assign add_ln74_7_fu_1709_p2 = (add_ln74_16_fu_1703_p2 + add_ln68_42_fu_1681_p2);

assign add_ln74_8_fu_1747_p2 = (arr_2_fu_1729_p2 + zext_ln74_9_fu_1725_p1);

assign add_ln74_9_fu_947_p2 = (grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_8206_out + zext_ln74_1_fu_919_p1);

assign add_ln74_fu_953_p2 = (add_ln74_9_fu_947_p2 + add_ln68_fu_923_p2);

assign add_ln75_1_fu_1331_p2 = (trunc_ln68_fu_929_p1 + trunc_ln74_2_fu_937_p4);

assign add_ln75_2_fu_1337_p2 = (add_ln75_1_fu_1331_p2 + trunc_ln68_1_fu_933_p1);

assign add_ln75_fu_1831_p2 = (mul_ln74_fu_552_p2 + zext_ln75_fu_1828_p1);

assign add_ln76_1_fu_1542_p2 = (add_ln76_2_fu_1537_p2 + trunc_ln68_3_reg_2164);

assign add_ln76_2_fu_1537_p2 = (trunc_ln68_2_fu_1358_p1 + trunc_ln74_3_reg_2169);

assign add_ln76_fu_1864_p2 = (zext_ln75_1_fu_1847_p1 + zext_ln76_fu_1861_p1);

assign add_ln77_fu_1547_p2 = (trunc_ln68_6_fu_1391_p1 + trunc_ln74_4_fu_1399_p4);

assign add_ln78_fu_1559_p2 = (trunc_ln68_9_fu_1439_p1 + trunc_ln74_5_fu_1447_p4);

assign add_ln79_fu_1571_p2 = (trunc_ln68_12_fu_1487_p1 + trunc_ln74_6_fu_1495_p4);

assign add_ln80_fu_1763_p2 = (trunc_ln68_16_fu_1599_p1 + trunc_ln74_7_reg_2325);

assign add_ln81_fu_1774_p2 = (trunc_ln68_21_fu_1637_p1 + trunc_ln74_8_fu_1645_p4);

assign add_ln82_fu_1786_p2 = (trunc_ln68_26_fu_1685_p1 + trunc_ln74_9_fu_1693_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_2_fu_1729_p2 = (add_ln68_55_reg_2299 + add_ln68_51_reg_2294);

assign arr_fu_895_p2 = (grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_9207_out + mul_ln68_45_fu_512_p2);

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_315_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_ap_start_reg;

assign lshr_ln74_2_fu_1373_p4 = {{add_ln74_1_fu_1368_p2[63:26]}};

assign lshr_ln74_3_fu_1421_p4 = {{add_ln74_2_fu_1415_p2[63:25]}};

assign lshr_ln74_4_fu_1469_p4 = {{add_ln74_3_fu_1463_p2[63:26]}};

assign lshr_ln74_6_fu_1619_p4 = {{add_ln74_5_fu_1613_p2[63:26]}};

assign lshr_ln74_7_fu_1667_p4 = {{add_ln74_6_fu_1661_p2[63:25]}};

assign lshr_ln74_8_fu_1715_p4 = {{add_ln74_7_fu_1709_p2[63:26]}};

assign lshr_ln_fu_909_p4 = {{arr_fu_895_p2[63:26]}};

assign mul_ln68_10_fu_372_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_10_fu_372_p1 = zext_ln68_9_fu_766_p1;

assign mul_ln68_11_fu_376_p0 = zext_ln68_5_fu_733_p1;

assign mul_ln68_11_fu_376_p1 = zext_ln68_9_fu_766_p1;

assign mul_ln68_12_fu_380_p0 = zext_ln68_6_fu_741_p1;

assign mul_ln68_12_fu_380_p1 = zext_ln68_9_fu_766_p1;

assign mul_ln68_13_fu_384_p0 = zext_ln68_10_fu_779_p1;

assign mul_ln68_13_fu_384_p1 = zext_ln68_9_fu_766_p1;

assign mul_ln68_14_fu_388_p0 = zext_ln68_11_fu_786_p1;

assign mul_ln68_14_fu_388_p1 = zext_ln68_9_fu_766_p1;

assign mul_ln68_15_fu_392_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_15_fu_392_p1 = zext_ln68_12_fu_795_p1;

assign mul_ln68_16_fu_396_p0 = zext_ln68_3_fu_714_p1;

assign mul_ln68_16_fu_396_p1 = zext_ln68_12_fu_795_p1;

assign mul_ln68_17_fu_400_p0 = zext_ln68_6_fu_741_p1;

assign mul_ln68_17_fu_400_p1 = zext_ln68_12_fu_795_p1;

assign mul_ln68_18_fu_404_p0 = zext_ln68_8_fu_759_p1;

assign mul_ln68_18_fu_404_p1 = zext_ln68_12_fu_795_p1;

assign mul_ln68_19_fu_408_p0 = zext_ln68_11_fu_786_p1;

assign mul_ln68_19_fu_408_p1 = zext_ln68_12_fu_795_p1;

assign mul_ln68_1_fu_336_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_1_fu_336_p1 = zext_ln68_2_fu_709_p1;

assign mul_ln68_20_fu_412_p0 = zext_ln68_13_fu_804_p1;

assign mul_ln68_20_fu_412_p1 = zext_ln68_12_fu_795_p1;

assign mul_ln68_21_fu_416_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_21_fu_416_p1 = zext_ln68_14_fu_810_p1;

assign mul_ln68_22_fu_420_p0 = zext_ln68_5_fu_733_p1;

assign mul_ln68_22_fu_420_p1 = zext_ln68_14_fu_810_p1;

assign mul_ln68_23_fu_424_p0 = zext_ln68_6_fu_741_p1;

assign mul_ln68_23_fu_424_p1 = zext_ln68_14_fu_810_p1;

assign mul_ln68_24_fu_428_p0 = zext_ln68_10_fu_779_p1;

assign mul_ln68_24_fu_428_p1 = zext_ln68_14_fu_810_p1;

assign mul_ln68_25_fu_432_p0 = zext_ln68_11_fu_786_p1;

assign mul_ln68_25_fu_432_p1 = zext_ln68_14_fu_810_p1;

assign mul_ln68_26_fu_436_p0 = zext_ln68_15_fu_825_p1;

assign mul_ln68_26_fu_436_p1 = zext_ln68_14_fu_810_p1;

assign mul_ln68_27_fu_440_p0 = zext_ln68_16_fu_831_p1;

assign mul_ln68_27_fu_440_p1 = zext_ln68_14_fu_810_p1;

assign mul_ln68_28_fu_444_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_28_fu_444_p1 = zext_ln68_17_fu_838_p1;

assign mul_ln68_29_fu_448_p0 = zext_ln68_3_fu_714_p1;

assign mul_ln68_29_fu_448_p1 = zext_ln68_17_fu_838_p1;

assign mul_ln68_2_fu_340_p0 = zext_ln68_3_fu_714_p1;

assign mul_ln68_2_fu_340_p1 = zext_ln68_2_fu_709_p1;

assign mul_ln68_30_fu_452_p0 = zext_ln68_6_fu_741_p1;

assign mul_ln68_30_fu_452_p1 = zext_ln68_17_fu_838_p1;

assign mul_ln68_31_fu_456_p0 = zext_ln68_8_fu_759_p1;

assign mul_ln68_31_fu_456_p1 = zext_ln68_17_fu_838_p1;

assign mul_ln68_32_fu_460_p0 = zext_ln68_11_fu_786_p1;

assign mul_ln68_32_fu_460_p1 = zext_ln68_17_fu_838_p1;

assign mul_ln68_33_fu_464_p0 = zext_ln68_13_fu_804_p1;

assign mul_ln68_33_fu_464_p1 = zext_ln68_17_fu_838_p1;

assign mul_ln68_34_fu_468_p0 = zext_ln68_16_fu_831_p1;

assign mul_ln68_34_fu_468_p1 = zext_ln68_17_fu_838_p1;

assign mul_ln68_35_fu_472_p0 = zext_ln68_18_fu_849_p1;

assign mul_ln68_35_fu_472_p1 = zext_ln68_17_fu_838_p1;

assign mul_ln68_36_fu_476_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_36_fu_476_p1 = zext_ln68_19_fu_854_p1;

assign mul_ln68_37_fu_480_p0 = zext_ln68_5_fu_733_p1;

assign mul_ln68_37_fu_480_p1 = zext_ln68_19_fu_854_p1;

assign mul_ln68_38_fu_484_p0 = zext_ln68_6_fu_741_p1;

assign mul_ln68_38_fu_484_p1 = zext_ln68_19_fu_854_p1;

assign mul_ln68_39_fu_488_p0 = zext_ln68_10_fu_779_p1;

assign mul_ln68_39_fu_488_p1 = zext_ln68_19_fu_854_p1;

assign mul_ln68_3_fu_344_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_3_fu_344_p1 = zext_ln68_4_fu_722_p1;

assign mul_ln68_40_fu_492_p0 = zext_ln68_11_fu_786_p1;

assign mul_ln68_40_fu_492_p1 = zext_ln68_19_fu_854_p1;

assign mul_ln68_41_fu_496_p0 = zext_ln68_15_fu_825_p1;

assign mul_ln68_41_fu_496_p1 = zext_ln68_19_fu_854_p1;

assign mul_ln68_42_fu_500_p0 = zext_ln68_16_fu_831_p1;

assign mul_ln68_42_fu_500_p1 = zext_ln68_19_fu_854_p1;

assign mul_ln68_43_fu_504_p0 = mul_ln68_43_fu_504_p00;

assign mul_ln68_43_fu_504_p00 = shl_ln68_3_fu_866_p2;

assign mul_ln68_43_fu_504_p1 = zext_ln68_19_fu_854_p1;

assign mul_ln68_44_fu_508_p0 = zext_ln68_21_fu_876_p1;

assign mul_ln68_44_fu_508_p1 = zext_ln68_19_fu_854_p1;

assign mul_ln68_45_fu_512_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_45_fu_512_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_46_fu_516_p0 = zext_ln68_3_fu_714_p1;

assign mul_ln68_46_fu_516_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_47_fu_520_p0 = zext_ln68_6_fu_741_p1;

assign mul_ln68_47_fu_520_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_48_fu_524_p0 = zext_ln68_8_fu_759_p1;

assign mul_ln68_48_fu_524_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_49_fu_528_p0 = zext_ln68_11_fu_786_p1;

assign mul_ln68_49_fu_528_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_4_fu_348_p0 = zext_ln68_5_fu_733_p1;

assign mul_ln68_4_fu_348_p1 = zext_ln68_4_fu_722_p1;

assign mul_ln68_50_fu_532_p0 = zext_ln68_13_fu_804_p1;

assign mul_ln68_50_fu_532_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_51_fu_536_p0 = zext_ln68_16_fu_831_p1;

assign mul_ln68_51_fu_536_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_52_fu_540_p0 = zext_ln68_18_fu_849_p1;

assign mul_ln68_52_fu_540_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_53_fu_544_p0 = zext_ln68_21_fu_876_p1;

assign mul_ln68_53_fu_544_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_54_fu_548_p0 = mul_ln68_54_fu_548_p00;

assign mul_ln68_54_fu_548_p00 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_9_out;

assign mul_ln68_54_fu_548_p1 = zext_ln68_22_fu_881_p1;

assign mul_ln68_5_fu_352_p0 = zext_ln68_6_fu_741_p1;

assign mul_ln68_5_fu_352_p1 = zext_ln68_4_fu_722_p1;

assign mul_ln68_6_fu_356_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_6_fu_356_p1 = zext_ln68_7_fu_752_p1;

assign mul_ln68_7_fu_360_p0 = zext_ln68_3_fu_714_p1;

assign mul_ln68_7_fu_360_p1 = zext_ln68_7_fu_752_p1;

assign mul_ln68_8_fu_364_p0 = zext_ln68_6_fu_741_p1;

assign mul_ln68_8_fu_364_p1 = zext_ln68_7_fu_752_p1;

assign mul_ln68_9_fu_368_p0 = zext_ln68_8_fu_759_p1;

assign mul_ln68_9_fu_368_p1 = zext_ln68_7_fu_752_p1;

assign mul_ln68_fu_332_p0 = zext_ln68_1_fu_695_p1;

assign mul_ln68_fu_332_p1 = mul_ln68_fu_332_p10;

assign mul_ln68_fu_332_p10 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_9_out;

assign mul_ln74_fu_552_p0 = mul_ln74_fu_552_p00;

assign mul_ln74_fu_552_p00 = trunc_ln74_1_reg_2350;

assign mul_ln74_fu_552_p1 = 44'd19;

assign out1_w_1_fu_1855_p2 = (zext_ln75_2_fu_1851_p1 + add_ln75_2_reg_2314);

assign out1_w_2_fu_1885_p2 = (zext_ln76_2_fu_1882_p1 + zext_ln76_1_fu_1878_p1);

assign out1_w_3_fu_1553_p2 = (add_ln77_fu_1547_p2 + add_ln68_7_fu_1395_p2);

assign out1_w_4_fu_1565_p2 = (add_ln78_fu_1559_p2 + add_ln68_12_fu_1443_p2);

assign out1_w_5_fu_1577_p2 = (add_ln79_fu_1571_p2 + add_ln68_18_fu_1491_p2);

assign out1_w_6_fu_1768_p2 = (add_ln80_fu_1763_p2 + add_ln68_26_fu_1603_p2);

assign out1_w_7_fu_1780_p2 = (add_ln81_fu_1774_p2 + add_ln68_36_fu_1641_p2);

assign out1_w_8_fu_1792_p2 = (add_ln82_fu_1786_p2 + add_ln68_47_fu_1689_p2);

assign out1_w_9_fu_1798_p2 = (add_ln74_17_fu_1743_p2 + trunc_ln74_s_fu_1733_p4);

assign out1_w_fu_1822_p2 = (trunc_ln74_10_fu_1818_p1 + trunc_ln74_reg_2148);

assign sext_ln24_fu_587_p1 = $signed(trunc_ln24_1_reg_2066);

assign sext_ln31_fu_597_p1 = $signed(trunc_ln31_1_reg_2072);

assign sext_ln87_fu_1804_p1 = $signed(trunc_ln87_1_reg_2078);

assign shl_ln68_1_fu_774_p2 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out << 32'd1;

assign shl_ln68_2_fu_820_p2 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out << 32'd1;

assign shl_ln68_3_fu_866_p2 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out << 32'd1;

assign shl_ln68_fu_728_p2 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out << 32'd1;

assign tmp_fu_1870_p3 = add_ln76_fu_1864_p2[32'd25];

assign tmp_s_fu_1837_p4 = {{add_ln75_fu_1831_p2[43:26]}};

assign trunc_ln68_10_fu_1065_p1 = add_ln68_14_fu_1047_p2[24:0];

assign trunc_ln68_11_fu_1069_p1 = add_ln68_16_fu_1059_p2[24:0];

assign trunc_ln68_12_fu_1487_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_4202_out[24:0];

assign trunc_ln68_13_fu_1097_p1 = add_ln68_21_fu_1085_p2[25:0];

assign trunc_ln68_14_fu_1101_p1 = add_ln68_22_fu_1091_p2[25:0];

assign trunc_ln68_15_fu_1111_p1 = add_ln68_20_fu_1079_p2[25:0];

assign trunc_ln68_16_fu_1599_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_3201_out[25:0];

assign trunc_ln68_17_fu_1133_p1 = add_ln68_27_fu_1121_p2[24:0];

assign trunc_ln68_18_fu_1137_p1 = add_ln68_28_fu_1127_p2[24:0];

assign trunc_ln68_19_fu_1159_p1 = add_ln68_30_fu_1147_p2[24:0];

assign trunc_ln68_1_fu_933_p1 = add_ln68_fu_923_p2[24:0];

assign trunc_ln68_20_fu_1163_p1 = add_ln68_31_fu_1153_p2[24:0];

assign trunc_ln68_21_fu_1637_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_2184200_out[24:0];

assign trunc_ln68_22_fu_1197_p1 = add_ln68_37_fu_1185_p2[25:0];

assign trunc_ln68_23_fu_1201_p1 = add_ln68_38_fu_1191_p2[25:0];

assign trunc_ln68_24_fu_1229_p1 = add_ln68_40_fu_1211_p2[25:0];

assign trunc_ln68_25_fu_1233_p1 = add_ln68_43_fu_1223_p2[25:0];

assign trunc_ln68_26_fu_1685_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_1169199_out[25:0];

assign trunc_ln68_27_fu_1273_p1 = add_ln68_48_fu_1255_p2[24:0];

assign trunc_ln68_28_fu_1277_p1 = add_ln68_50_fu_1267_p2[24:0];

assign trunc_ln68_29_fu_1305_p1 = add_ln68_52_fu_1287_p2[24:0];

assign trunc_ln68_2_fu_1358_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_7205_out[25:0];

assign trunc_ln68_30_fu_1309_p1 = add_ln68_54_fu_1299_p2[24:0];

assign trunc_ln68_3_fu_981_p1 = add_ln68_3_fu_975_p2[25:0];

assign trunc_ln68_4_fu_1007_p1 = add_ln68_4_fu_995_p2[24:0];

assign trunc_ln68_5_fu_1011_p1 = add_ln68_5_fu_1001_p2[24:0];

assign trunc_ln68_6_fu_1391_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_6204_out[24:0];

assign trunc_ln68_7_fu_1033_p1 = add_ln68_8_fu_1015_p2[25:0];

assign trunc_ln68_8_fu_1037_p1 = add_ln68_10_fu_1027_p2[25:0];

assign trunc_ln68_9_fu_1439_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_5203_out[25:0];

assign trunc_ln68_fu_929_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1_fu_284_add55_8206_out[24:0];

assign trunc_ln74_10_fu_1818_p1 = mul_ln74_fu_552_p2[25:0];

assign trunc_ln74_2_fu_937_p4 = {{arr_fu_895_p2[50:26]}};

assign trunc_ln74_4_fu_1399_p4 = {{add_ln74_1_fu_1368_p2[50:26]}};

assign trunc_ln74_5_fu_1447_p4 = {{add_ln74_2_fu_1415_p2[50:25]}};

assign trunc_ln74_6_fu_1495_p4 = {{add_ln74_3_fu_1463_p2[50:26]}};

assign trunc_ln74_8_fu_1645_p4 = {{add_ln74_5_fu_1613_p2[50:26]}};

assign trunc_ln74_9_fu_1693_p4 = {{add_ln74_6_fu_1661_p2[50:25]}};

assign trunc_ln74_fu_905_p1 = arr_fu_895_p2[25:0];

assign trunc_ln74_s_fu_1733_p4 = {{add_ln74_7_fu_1709_p2[50:26]}};

assign zext_ln68_10_fu_779_p1 = shl_ln68_1_fu_774_p2;

assign zext_ln68_11_fu_786_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_4_out;

assign zext_ln68_12_fu_795_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_4_out;

assign zext_ln68_13_fu_804_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_5_out;

assign zext_ln68_14_fu_810_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_3_out;

assign zext_ln68_15_fu_825_p1 = shl_ln68_2_fu_820_p2;

assign zext_ln68_16_fu_831_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_6_out;

assign zext_ln68_17_fu_838_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_2_out;

assign zext_ln68_18_fu_849_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_7_out;

assign zext_ln68_19_fu_854_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_1_out;

assign zext_ln68_1_fu_695_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_out;

assign zext_ln68_21_fu_876_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_8_out;

assign zext_ln68_22_fu_881_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_out;

assign zext_ln68_2_fu_709_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_8_out;

assign zext_ln68_3_fu_714_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_1_out;

assign zext_ln68_4_fu_722_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_7_out;

assign zext_ln68_5_fu_733_p1 = shl_ln68_fu_728_p2;

assign zext_ln68_6_fu_741_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_2_out;

assign zext_ln68_7_fu_752_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_6_out;

assign zext_ln68_8_fu_759_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_267_arg2_r_3_out;

assign zext_ln68_9_fu_766_p1 = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_250_arg1_r_5_out;

assign zext_ln74_1_fu_919_p1 = lshr_ln_fu_909_p4;

assign zext_ln74_2_fu_1355_p1 = lshr_ln74_1_reg_2154;

assign zext_ln74_3_fu_1383_p1 = lshr_ln74_2_fu_1373_p4;

assign zext_ln74_4_fu_1431_p1 = lshr_ln74_3_fu_1421_p4;

assign zext_ln74_5_fu_1479_p1 = lshr_ln74_4_fu_1469_p4;

assign zext_ln74_6_fu_1592_p1 = lshr_ln74_5_reg_2320;

assign zext_ln74_7_fu_1629_p1 = lshr_ln74_6_fu_1619_p4;

assign zext_ln74_8_fu_1677_p1 = lshr_ln74_7_fu_1667_p4;

assign zext_ln74_9_fu_1725_p1 = lshr_ln74_8_fu_1715_p4;

assign zext_ln75_1_fu_1847_p1 = tmp_s_fu_1837_p4;

assign zext_ln75_2_fu_1851_p1 = tmp_s_fu_1837_p4;

assign zext_ln75_fu_1828_p1 = trunc_ln74_reg_2148;

assign zext_ln76_1_fu_1878_p1 = tmp_fu_1870_p3;

assign zext_ln76_2_fu_1882_p1 = add_ln76_1_reg_2330;

assign zext_ln76_fu_1861_p1 = add_ln75_2_reg_2314;

endmodule //fiat_25519_carry_mul
