/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Jun 26 17:17:10 2014
 *                 Full Compile MD5 Checksum  22755fc5cd9db59ab35bd177df739509
 *                     (minus title and desc)
 *                 MD5 Checksum               cbf5cc36d30db96c1eea99275ce7c786
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14419
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_CAP_0_H__
#define BCHP_CAP_0_H__

/***************************************************************************
 *CAP_0 - Capture UHD 0 (DCXM) Registers
 ***************************************************************************/
#define BCHP_CAP_0_REVISION                      0x00680000 /* Capture Engine Revision ID */
#define BCHP_CAP_0_HW_CONFIGURATION              0x00680004 /* CAP Hardware Configuration Status */
#define BCHP_CAP_0_PIC_SIZE                      0x00680008 /* Capture Vertical and Horizontal Size */
#define BCHP_CAP_0_PIC_OFFSET                    0x0068000c /* Capture 2D or 3D Left View Vertical and Horizontal Start Offset */
#define BCHP_CAP_0_PIC_OFFSET_R                  0x00680010 /* Capture 3D Right View Horizontal Start Offset */
#define BCHP_CAP_0_BVB_IN_SIZE                   0x00680014 /* Capture BVB Source Vertical and Horizontal Size */
#define BCHP_CAP_0_MSTART                        0x00680018 /* Capture Memory Buffer Starting Address */
#define BCHP_CAP_0_MSTART_R                      0x0068001c /* Capture Memory Buffer Right Window Starting Address */
#define BCHP_CAP_0_PITCH                         0x00680020 /* Capture Memory Buffer Pitch */
#define BCHP_CAP_0_CTRL                          0x00680024 /* Capture Control */
#define BCHP_CAP_0_MODE                          0x00680028 /* Capture Mode Control */
#define BCHP_CAP_0_COMP_ORDER                    0x0068002c /* Capture Component Order Control */
#define BCHP_CAP_0_RX_CTRL                       0x00680030 /* Capture BVB Receiver Control */
#define BCHP_CAP_0_TRIG_CTRL                     0x00680034 /* Capture RDMA Trigger Control */
#define BCHP_CAP_0_BVB_TRIG_0_CFG                0x00680038 /* Capture BVB Trigger 0 Configuration */
#define BCHP_CAP_0_BVB_TRIG_1_CFG                0x0068003c /* Capture BVB Trigger 1 Configuration */
#define BCHP_CAP_0_DITHER_LFSR_INIT              0x00680044 /* Capture Dither LFSR Init */
#define BCHP_CAP_0_DITHER_LFSR_CTRL              0x00680048 /* Capture Dither LFSR Control Mux Select */
#define BCHP_CAP_0_DITHER_CTRL                   0x0068004c /* Capture Dither Control */
#define BCHP_CAP_0_DCEM_CFG                      0x00680050 /* DCEM Configuration */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST              0x00680054 /* DCEM Rate Control for First Line Only */
#define BCHP_CAP_0_DCEM_RCTRL                    0x00680058 /* DCEM Rate Control for All Lines Except First Line */
#define BCHP_CAP_0_DCEM_RECT_BIT_RATE            0x0068005c /* DCEM Compression Bit Rate Control */
#define BCHP_CAP_0_DCEM_RECT_CTRL                0x00680060 /* DCEM Rectangle Control */
#define BCHP_CAP_0_DCEM_RECT_ENABLE_MASK         0x00680064 /* DCEM Rectangle Function Enable Mask */
#define BCHP_CAP_0_DCEM_RECT_ID                  0x00680068 /* DCEM Current Rectangle ID */
#define BCHP_CAP_0_STATUS                        0x006800ec /* Capture Engine Status */
#define BCHP_CAP_0_BVB_STATUS                    0x006800f0 /* Capture BVB Status */
#define BCHP_CAP_0_BVB_STATUS_CLEAR              0x006800f4 /* Capture BVB Status Clear */
#define BCHP_CAP_0_FIFO_STATUS                   0x006800f8 /* Capture FIFO Status */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR             0x006800fc /* Capture FIFO Status Clear */
#define BCHP_CAP_0_DEBUG_STATUS                  0x00680100 /* Capture Debug Status Register */
#define BCHP_CAP_0_DCEM_DIAG                     0x00680104 /* Capture DCE Diagnostic Status */
#define BCHP_CAP_0_SCRATCH                       0x0068010c /* Scratch Register */

/***************************************************************************
 *REVISION - Capture Engine Revision ID
 ***************************************************************************/
/* CAP_0 :: REVISION :: reserved0 [31:16] */
#define BCHP_CAP_0_REVISION_reserved0_MASK                         0xffff0000
#define BCHP_CAP_0_REVISION_reserved0_SHIFT                        16

/* CAP_0 :: REVISION :: MAJOR [15:08] */
#define BCHP_CAP_0_REVISION_MAJOR_MASK                             0x0000ff00
#define BCHP_CAP_0_REVISION_MAJOR_SHIFT                            8
#define BCHP_CAP_0_REVISION_MAJOR_DEFAULT                          0x00000000

/* CAP_0 :: REVISION :: MINOR [07:00] */
#define BCHP_CAP_0_REVISION_MINOR_MASK                             0x000000ff
#define BCHP_CAP_0_REVISION_MINOR_SHIFT                            0
#define BCHP_CAP_0_REVISION_MINOR_DEFAULT                          0x000000c8

/***************************************************************************
 *HW_CONFIGURATION - CAP Hardware Configuration Status
 ***************************************************************************/
/* CAP_0 :: HW_CONFIGURATION :: reserved0 [31:05] */
#define BCHP_CAP_0_HW_CONFIGURATION_reserved0_MASK                 0xffffffe0
#define BCHP_CAP_0_HW_CONFIGURATION_reserved0_SHIFT                5

/* CAP_0 :: HW_CONFIGURATION :: SIZE_4K2K [04:04] */
#define BCHP_CAP_0_HW_CONFIGURATION_SIZE_4K2K_MASK                 0x00000010
#define BCHP_CAP_0_HW_CONFIGURATION_SIZE_4K2K_SHIFT                4
#define BCHP_CAP_0_HW_CONFIGURATION_SIZE_4K2K_DEFAULT              0x00000001
#define BCHP_CAP_0_HW_CONFIGURATION_SIZE_4K2K_NO_SUPPORT           0
#define BCHP_CAP_0_HW_CONFIGURATION_SIZE_4K2K_SUPPORT              1

/* CAP_0 :: HW_CONFIGURATION :: BVB2X_CLK [03:03] */
#define BCHP_CAP_0_HW_CONFIGURATION_BVB2X_CLK_MASK                 0x00000008
#define BCHP_CAP_0_HW_CONFIGURATION_BVB2X_CLK_SHIFT                3
#define BCHP_CAP_0_HW_CONFIGURATION_BVB2X_CLK_DEFAULT              0x00000001
#define BCHP_CAP_0_HW_CONFIGURATION_BVB2X_CLK_NO_SUPPORT           0
#define BCHP_CAP_0_HW_CONFIGURATION_BVB2X_CLK_SUPPORT              1

/* CAP_0 :: HW_CONFIGURATION :: DUAL_PIXEL [02:02] */
#define BCHP_CAP_0_HW_CONFIGURATION_DUAL_PIXEL_MASK                0x00000004
#define BCHP_CAP_0_HW_CONFIGURATION_DUAL_PIXEL_SHIFT               2
#define BCHP_CAP_0_HW_CONFIGURATION_DUAL_PIXEL_DEFAULT             0x00000001
#define BCHP_CAP_0_HW_CONFIGURATION_DUAL_PIXEL_NO_SUPPORT          0
#define BCHP_CAP_0_HW_CONFIGURATION_DUAL_PIXEL_SUPPORT             1

/* CAP_0 :: HW_CONFIGURATION :: DCEM_EN [01:01] */
#define BCHP_CAP_0_HW_CONFIGURATION_DCEM_EN_MASK                   0x00000002
#define BCHP_CAP_0_HW_CONFIGURATION_DCEM_EN_SHIFT                  1
#define BCHP_CAP_0_HW_CONFIGURATION_DCEM_EN_DEFAULT                0x00000001
#define BCHP_CAP_0_HW_CONFIGURATION_DCEM_EN_NO_SUPPORT             0
#define BCHP_CAP_0_HW_CONFIGURATION_DCEM_EN_SUPPORT                1

/* CAP_0 :: HW_CONFIGURATION :: DATA_WIDTH [00:00] */
#define BCHP_CAP_0_HW_CONFIGURATION_DATA_WIDTH_MASK                0x00000001
#define BCHP_CAP_0_HW_CONFIGURATION_DATA_WIDTH_SHIFT               0
#define BCHP_CAP_0_HW_CONFIGURATION_DATA_WIDTH_DEFAULT             0x00000001
#define BCHP_CAP_0_HW_CONFIGURATION_DATA_WIDTH_CORE_8B             0
#define BCHP_CAP_0_HW_CONFIGURATION_DATA_WIDTH_CORE_10B            1

/***************************************************************************
 *PIC_SIZE - Capture Vertical and Horizontal Size
 ***************************************************************************/
/* CAP_0 :: PIC_SIZE :: reserved0 [31:29] */
#define BCHP_CAP_0_PIC_SIZE_reserved0_MASK                         0xe0000000
#define BCHP_CAP_0_PIC_SIZE_reserved0_SHIFT                        29

/* CAP_0 :: PIC_SIZE :: HSIZE [28:16] */
#define BCHP_CAP_0_PIC_SIZE_HSIZE_MASK                             0x1fff0000
#define BCHP_CAP_0_PIC_SIZE_HSIZE_SHIFT                            16
#define BCHP_CAP_0_PIC_SIZE_HSIZE_DEFAULT                          0x00000000

/* CAP_0 :: PIC_SIZE :: reserved1 [15:12] */
#define BCHP_CAP_0_PIC_SIZE_reserved1_MASK                         0x0000f000
#define BCHP_CAP_0_PIC_SIZE_reserved1_SHIFT                        12

/* CAP_0 :: PIC_SIZE :: VSIZE [11:00] */
#define BCHP_CAP_0_PIC_SIZE_VSIZE_MASK                             0x00000fff
#define BCHP_CAP_0_PIC_SIZE_VSIZE_SHIFT                            0
#define BCHP_CAP_0_PIC_SIZE_VSIZE_DEFAULT                          0x00000000

/***************************************************************************
 *PIC_OFFSET - Capture 2D or 3D Left View Vertical and Horizontal Start Offset
 ***************************************************************************/
/* CAP_0 :: PIC_OFFSET :: reserved0 [31:29] */
#define BCHP_CAP_0_PIC_OFFSET_reserved0_MASK                       0xe0000000
#define BCHP_CAP_0_PIC_OFFSET_reserved0_SHIFT                      29

/* CAP_0 :: PIC_OFFSET :: HSIZE [28:16] */
#define BCHP_CAP_0_PIC_OFFSET_HSIZE_MASK                           0x1fff0000
#define BCHP_CAP_0_PIC_OFFSET_HSIZE_SHIFT                          16
#define BCHP_CAP_0_PIC_OFFSET_HSIZE_DEFAULT                        0x00000000

/* CAP_0 :: PIC_OFFSET :: reserved1 [15:12] */
#define BCHP_CAP_0_PIC_OFFSET_reserved1_MASK                       0x0000f000
#define BCHP_CAP_0_PIC_OFFSET_reserved1_SHIFT                      12

/* CAP_0 :: PIC_OFFSET :: VSIZE [11:00] */
#define BCHP_CAP_0_PIC_OFFSET_VSIZE_MASK                           0x00000fff
#define BCHP_CAP_0_PIC_OFFSET_VSIZE_SHIFT                          0
#define BCHP_CAP_0_PIC_OFFSET_VSIZE_DEFAULT                        0x00000000

/***************************************************************************
 *PIC_OFFSET_R - Capture 3D Right View Horizontal Start Offset
 ***************************************************************************/
/* CAP_0 :: PIC_OFFSET_R :: ENABLE [31:31] */
#define BCHP_CAP_0_PIC_OFFSET_R_ENABLE_MASK                        0x80000000
#define BCHP_CAP_0_PIC_OFFSET_R_ENABLE_SHIFT                       31
#define BCHP_CAP_0_PIC_OFFSET_R_ENABLE_DEFAULT                     0x00000000
#define BCHP_CAP_0_PIC_OFFSET_R_ENABLE_DISABLE                     0
#define BCHP_CAP_0_PIC_OFFSET_R_ENABLE_ENABLE                      1

/* CAP_0 :: PIC_OFFSET_R :: reserved0 [30:29] */
#define BCHP_CAP_0_PIC_OFFSET_R_reserved0_MASK                     0x60000000
#define BCHP_CAP_0_PIC_OFFSET_R_reserved0_SHIFT                    29

/* CAP_0 :: PIC_OFFSET_R :: HSIZE [28:16] */
#define BCHP_CAP_0_PIC_OFFSET_R_HSIZE_MASK                         0x1fff0000
#define BCHP_CAP_0_PIC_OFFSET_R_HSIZE_SHIFT                        16
#define BCHP_CAP_0_PIC_OFFSET_R_HSIZE_DEFAULT                      0x00000000

/* CAP_0 :: PIC_OFFSET_R :: reserved1 [15:00] */
#define BCHP_CAP_0_PIC_OFFSET_R_reserved1_MASK                     0x0000ffff
#define BCHP_CAP_0_PIC_OFFSET_R_reserved1_SHIFT                    0

/***************************************************************************
 *BVB_IN_SIZE - Capture BVB Source Vertical and Horizontal Size
 ***************************************************************************/
/* CAP_0 :: BVB_IN_SIZE :: reserved0 [31:29] */
#define BCHP_CAP_0_BVB_IN_SIZE_reserved0_MASK                      0xe0000000
#define BCHP_CAP_0_BVB_IN_SIZE_reserved0_SHIFT                     29

/* CAP_0 :: BVB_IN_SIZE :: HSIZE [28:16] */
#define BCHP_CAP_0_BVB_IN_SIZE_HSIZE_MASK                          0x1fff0000
#define BCHP_CAP_0_BVB_IN_SIZE_HSIZE_SHIFT                         16
#define BCHP_CAP_0_BVB_IN_SIZE_HSIZE_DEFAULT                       0x00000000

/* CAP_0 :: BVB_IN_SIZE :: reserved1 [15:12] */
#define BCHP_CAP_0_BVB_IN_SIZE_reserved1_MASK                      0x0000f000
#define BCHP_CAP_0_BVB_IN_SIZE_reserved1_SHIFT                     12

/* CAP_0 :: BVB_IN_SIZE :: VSIZE [11:00] */
#define BCHP_CAP_0_BVB_IN_SIZE_VSIZE_MASK                          0x00000fff
#define BCHP_CAP_0_BVB_IN_SIZE_VSIZE_SHIFT                         0
#define BCHP_CAP_0_BVB_IN_SIZE_VSIZE_DEFAULT                       0x00000000

/***************************************************************************
 *MSTART - Capture Memory Buffer Starting Address
 ***************************************************************************/
/* CAP_0 :: MSTART :: MSTART [31:00] */
#define BCHP_CAP_0_MSTART_MSTART_MASK                              0xffffffff
#define BCHP_CAP_0_MSTART_MSTART_SHIFT                             0
#define BCHP_CAP_0_MSTART_MSTART_DEFAULT                           0x00000000

/***************************************************************************
 *MSTART_R - Capture Memory Buffer Right Window Starting Address
 ***************************************************************************/
/* CAP_0 :: MSTART_R :: MSTART [31:00] */
#define BCHP_CAP_0_MSTART_R_MSTART_MASK                            0xffffffff
#define BCHP_CAP_0_MSTART_R_MSTART_SHIFT                           0
#define BCHP_CAP_0_MSTART_R_MSTART_DEFAULT                         0x00000000

/***************************************************************************
 *PITCH - Capture Memory Buffer Pitch
 ***************************************************************************/
/* CAP_0 :: PITCH :: reserved0 [31:16] */
#define BCHP_CAP_0_PITCH_reserved0_MASK                            0xffff0000
#define BCHP_CAP_0_PITCH_reserved0_SHIFT                           16

/* CAP_0 :: PITCH :: PITCH [15:00] */
#define BCHP_CAP_0_PITCH_PITCH_MASK                                0x0000ffff
#define BCHP_CAP_0_PITCH_PITCH_SHIFT                               0
#define BCHP_CAP_0_PITCH_PITCH_DEFAULT                             0x00000000

/***************************************************************************
 *CTRL - Capture Control
 ***************************************************************************/
/* CAP_0 :: CTRL :: reserved0 [31:03] */
#define BCHP_CAP_0_CTRL_reserved0_MASK                             0xfffffff8
#define BCHP_CAP_0_CTRL_reserved0_SHIFT                            3

/* CAP_0 :: CTRL :: FIFO_STALL_BVB [02:02] */
#define BCHP_CAP_0_CTRL_FIFO_STALL_BVB_MASK                        0x00000004
#define BCHP_CAP_0_CTRL_FIFO_STALL_BVB_SHIFT                       2
#define BCHP_CAP_0_CTRL_FIFO_STALL_BVB_DEFAULT                     0x00000000
#define BCHP_CAP_0_CTRL_FIFO_STALL_BVB_DISABLE                     0
#define BCHP_CAP_0_CTRL_FIFO_STALL_BVB_ENABLE                      1

/* CAP_0 :: CTRL :: ENABLE_CTRL [01:01] */
#define BCHP_CAP_0_CTRL_ENABLE_CTRL_MASK                           0x00000002
#define BCHP_CAP_0_CTRL_ENABLE_CTRL_SHIFT                          1
#define BCHP_CAP_0_CTRL_ENABLE_CTRL_DEFAULT                        0x00000000
#define BCHP_CAP_0_CTRL_ENABLE_CTRL_ENABLE_BY_PICTURE              1
#define BCHP_CAP_0_CTRL_ENABLE_CTRL_ALWAYS_ENABLE                  0

/* CAP_0 :: CTRL :: CAP_ENABLE [00:00] */
#define BCHP_CAP_0_CTRL_CAP_ENABLE_MASK                            0x00000001
#define BCHP_CAP_0_CTRL_CAP_ENABLE_SHIFT                           0
#define BCHP_CAP_0_CTRL_CAP_ENABLE_DEFAULT                         0x00000000
#define BCHP_CAP_0_CTRL_CAP_ENABLE_DISABLE                         0
#define BCHP_CAP_0_CTRL_CAP_ENABLE_ENABLE                          1

/***************************************************************************
 *MODE - Capture Mode Control
 ***************************************************************************/
/* CAP_0 :: MODE :: reserved0 [31:07] */
#define BCHP_CAP_0_MODE_reserved0_MASK                             0xffffff80
#define BCHP_CAP_0_MODE_reserved0_SHIFT                            7

/* CAP_0 :: MODE :: MEM_VIDEO [06:06] */
#define BCHP_CAP_0_MODE_MEM_VIDEO_MASK                             0x00000040
#define BCHP_CAP_0_MODE_MEM_VIDEO_SHIFT                            6
#define BCHP_CAP_0_MODE_MEM_VIDEO_DEFAULT                          0x00000000
#define BCHP_CAP_0_MODE_MEM_VIDEO_MODE_2D                          0
#define BCHP_CAP_0_MODE_MEM_VIDEO_MODE_3D_DUAL_POINTER             1

/* CAP_0 :: MODE :: BVB_VIDEO [05:04] */
#define BCHP_CAP_0_MODE_BVB_VIDEO_MASK                             0x00000030
#define BCHP_CAP_0_MODE_BVB_VIDEO_SHIFT                            4
#define BCHP_CAP_0_MODE_BVB_VIDEO_DEFAULT                          0x00000000
#define BCHP_CAP_0_MODE_BVB_VIDEO_MODE_2D                          0
#define BCHP_CAP_0_MODE_BVB_VIDEO_MODE_3D_LEFT_RIGHT               1
#define BCHP_CAP_0_MODE_BVB_VIDEO_MODE_3D_OVER_UNDER               2

/* CAP_0 :: MODE :: reserved1 [03:01] */
#define BCHP_CAP_0_MODE_reserved1_MASK                             0x0000000e
#define BCHP_CAP_0_MODE_reserved1_SHIFT                            1

/* CAP_0 :: MODE :: PIXEL_MODE [00:00] */
#define BCHP_CAP_0_MODE_PIXEL_MODE_MASK                            0x00000001
#define BCHP_CAP_0_MODE_PIXEL_MODE_SHIFT                           0
#define BCHP_CAP_0_MODE_PIXEL_MODE_DEFAULT                         0x00000000
#define BCHP_CAP_0_MODE_PIXEL_MODE_MODE_8_BIT_422                  0
#define BCHP_CAP_0_MODE_PIXEL_MODE_MODE_10_BIT_422                 1

/***************************************************************************
 *COMP_ORDER - Capture Component Order Control
 ***************************************************************************/
/* CAP_0 :: COMP_ORDER :: reserved0 [31:08] */
#define BCHP_CAP_0_COMP_ORDER_reserved0_MASK                       0xffffff00
#define BCHP_CAP_0_COMP_ORDER_reserved0_SHIFT                      8

/* CAP_0 :: COMP_ORDER :: COMP_3_SEL [07:06] */
#define BCHP_CAP_0_COMP_ORDER_COMP_3_SEL_MASK                      0x000000c0
#define BCHP_CAP_0_COMP_ORDER_COMP_3_SEL_SHIFT                     6
#define BCHP_CAP_0_COMP_ORDER_COMP_3_SEL_DEFAULT                   0x00000003
#define BCHP_CAP_0_COMP_ORDER_COMP_3_SEL_CB                        0
#define BCHP_CAP_0_COMP_ORDER_COMP_3_SEL_Y0                        1
#define BCHP_CAP_0_COMP_ORDER_COMP_3_SEL_CR                        2
#define BCHP_CAP_0_COMP_ORDER_COMP_3_SEL_Y1                        3

/* CAP_0 :: COMP_ORDER :: COMP_2_SEL [05:04] */
#define BCHP_CAP_0_COMP_ORDER_COMP_2_SEL_MASK                      0x00000030
#define BCHP_CAP_0_COMP_ORDER_COMP_2_SEL_SHIFT                     4
#define BCHP_CAP_0_COMP_ORDER_COMP_2_SEL_DEFAULT                   0x00000002
#define BCHP_CAP_0_COMP_ORDER_COMP_2_SEL_CB                        0
#define BCHP_CAP_0_COMP_ORDER_COMP_2_SEL_Y0                        1
#define BCHP_CAP_0_COMP_ORDER_COMP_2_SEL_CR                        2
#define BCHP_CAP_0_COMP_ORDER_COMP_2_SEL_Y1                        3

/* CAP_0 :: COMP_ORDER :: COMP_1_SEL [03:02] */
#define BCHP_CAP_0_COMP_ORDER_COMP_1_SEL_MASK                      0x0000000c
#define BCHP_CAP_0_COMP_ORDER_COMP_1_SEL_SHIFT                     2
#define BCHP_CAP_0_COMP_ORDER_COMP_1_SEL_DEFAULT                   0x00000001
#define BCHP_CAP_0_COMP_ORDER_COMP_1_SEL_CB                        0
#define BCHP_CAP_0_COMP_ORDER_COMP_1_SEL_Y0                        1
#define BCHP_CAP_0_COMP_ORDER_COMP_1_SEL_CR                        2
#define BCHP_CAP_0_COMP_ORDER_COMP_1_SEL_Y1                        3

/* CAP_0 :: COMP_ORDER :: COMP_0_SEL [01:00] */
#define BCHP_CAP_0_COMP_ORDER_COMP_0_SEL_MASK                      0x00000003
#define BCHP_CAP_0_COMP_ORDER_COMP_0_SEL_SHIFT                     0
#define BCHP_CAP_0_COMP_ORDER_COMP_0_SEL_DEFAULT                   0x00000000
#define BCHP_CAP_0_COMP_ORDER_COMP_0_SEL_CB                        0
#define BCHP_CAP_0_COMP_ORDER_COMP_0_SEL_Y0                        1
#define BCHP_CAP_0_COMP_ORDER_COMP_0_SEL_CR                        2
#define BCHP_CAP_0_COMP_ORDER_COMP_0_SEL_Y1                        3

/***************************************************************************
 *RX_CTRL - Capture BVB Receiver Control
 ***************************************************************************/
/* CAP_0 :: RX_CTRL :: reserved0 [31:01] */
#define BCHP_CAP_0_RX_CTRL_reserved0_MASK                          0xfffffffe
#define BCHP_CAP_0_RX_CTRL_reserved0_SHIFT                         1

/* CAP_0 :: RX_CTRL :: PADDING_MODE [00:00] */
#define BCHP_CAP_0_RX_CTRL_PADDING_MODE_MASK                       0x00000001
#define BCHP_CAP_0_RX_CTRL_PADDING_MODE_SHIFT                      0
#define BCHP_CAP_0_RX_CTRL_PADDING_MODE_DEFAULT                    0x00000001
#define BCHP_CAP_0_RX_CTRL_PADDING_MODE_DISABLE                    0
#define BCHP_CAP_0_RX_CTRL_PADDING_MODE_ENABLE                     1

/***************************************************************************
 *TRIG_CTRL - Capture RDMA Trigger Control
 ***************************************************************************/
/* CAP_0 :: TRIG_CTRL :: reserved0 [31:02] */
#define BCHP_CAP_0_TRIG_CTRL_reserved0_MASK                        0xfffffffc
#define BCHP_CAP_0_TRIG_CTRL_reserved0_SHIFT                       2

/* CAP_0 :: TRIG_CTRL :: TRIG_1 [01:01] */
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_MASK                           0x00000002
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_SHIFT                          1
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_DEFAULT                        0x00000000
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_DISABLE                        0
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_ENABLE                         1

/* CAP_0 :: TRIG_CTRL :: TRIG_0 [00:00] */
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_MASK                           0x00000001
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_SHIFT                          0
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_DEFAULT                        0x00000000
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_DISABLE                        0
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_ENABLE                         1

/***************************************************************************
 *BVB_TRIG_0_CFG - Capture BVB Trigger 0 Configuration
 ***************************************************************************/
/* CAP_0 :: BVB_TRIG_0_CFG :: reserved0 [31:01] */
#define BCHP_CAP_0_BVB_TRIG_0_CFG_reserved0_MASK                   0xfffffffe
#define BCHP_CAP_0_BVB_TRIG_0_CFG_reserved0_SHIFT                  1

/* CAP_0 :: BVB_TRIG_0_CFG :: TRIG_CFG [00:00] */
#define BCHP_CAP_0_BVB_TRIG_0_CFG_TRIG_CFG_MASK                    0x00000001
#define BCHP_CAP_0_BVB_TRIG_0_CFG_TRIG_CFG_SHIFT                   0
#define BCHP_CAP_0_BVB_TRIG_0_CFG_TRIG_CFG_DEFAULT                 0x00000000
#define BCHP_CAP_0_BVB_TRIG_0_CFG_TRIG_CFG_START_OF_PICTURE        0
#define BCHP_CAP_0_BVB_TRIG_0_CFG_TRIG_CFG_END_OF_PICTURE          1

/***************************************************************************
 *BVB_TRIG_1_CFG - Capture BVB Trigger 1 Configuration
 ***************************************************************************/
/* CAP_0 :: BVB_TRIG_1_CFG :: reserved0 [31:01] */
#define BCHP_CAP_0_BVB_TRIG_1_CFG_reserved0_MASK                   0xfffffffe
#define BCHP_CAP_0_BVB_TRIG_1_CFG_reserved0_SHIFT                  1

/* CAP_0 :: BVB_TRIG_1_CFG :: TRIG_CFG [00:00] */
#define BCHP_CAP_0_BVB_TRIG_1_CFG_TRIG_CFG_MASK                    0x00000001
#define BCHP_CAP_0_BVB_TRIG_1_CFG_TRIG_CFG_SHIFT                   0
#define BCHP_CAP_0_BVB_TRIG_1_CFG_TRIG_CFG_DEFAULT                 0x00000000
#define BCHP_CAP_0_BVB_TRIG_1_CFG_TRIG_CFG_START_OF_PICTURE        0
#define BCHP_CAP_0_BVB_TRIG_1_CFG_TRIG_CFG_END_OF_PICTURE          1

/***************************************************************************
 *DITHER_LFSR_INIT - Capture Dither LFSR Init
 ***************************************************************************/
/* CAP_0 :: DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_CAP_0_DITHER_LFSR_INIT_reserved0_MASK                 0xffc00000
#define BCHP_CAP_0_DITHER_LFSR_INIT_reserved0_SHIFT                22

/* CAP_0 :: DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_CAP_0_DITHER_LFSR_INIT_SEQ_MASK                       0x00300000
#define BCHP_CAP_0_DITHER_LFSR_INIT_SEQ_SHIFT                      20
#define BCHP_CAP_0_DITHER_LFSR_INIT_SEQ_DEFAULT                    0x00000003
#define BCHP_CAP_0_DITHER_LFSR_INIT_SEQ_ONCE                       0
#define BCHP_CAP_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP               1
#define BCHP_CAP_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP              2
#define BCHP_CAP_0_DITHER_LFSR_INIT_SEQ_NEVER                      3

/* CAP_0 :: DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_CAP_0_DITHER_LFSR_INIT_VALUE_MASK                     0x000fffff
#define BCHP_CAP_0_DITHER_LFSR_INIT_VALUE_SHIFT                    0
#define BCHP_CAP_0_DITHER_LFSR_INIT_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *DITHER_LFSR_CTRL - Capture Dither LFSR Control Mux Select
 ***************************************************************************/
/* CAP_0 :: DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_CAP_0_DITHER_LFSR_CTRL_reserved0_MASK                 0xfffff800
#define BCHP_CAP_0_DITHER_LFSR_CTRL_reserved0_SHIFT                11

/* CAP_0 :: DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_MASK                        0x00000700
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_SHIFT                       8
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_DEFAULT                     0x00000000
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_ZERO                        0
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_B12                         1
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_B13                         2
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_B14                         3
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_B15                         4
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_B16                         5
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_B17                         6
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T2_B18                         7

/* CAP_0 :: DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_CAP_0_DITHER_LFSR_CTRL_reserved1_MASK                 0x00000080
#define BCHP_CAP_0_DITHER_LFSR_CTRL_reserved1_SHIFT                7

/* CAP_0 :: DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_MASK                        0x00000070
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_SHIFT                       4
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_DEFAULT                     0x00000000
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_ZERO                        0
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_B8                          1
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_B9                          2
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_B10                         3
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_B11                         4
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_B12                         5
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_B13                         6
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T1_B14                         7

/* CAP_0 :: DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_CAP_0_DITHER_LFSR_CTRL_reserved2_MASK                 0x00000008
#define BCHP_CAP_0_DITHER_LFSR_CTRL_reserved2_SHIFT                3

/* CAP_0 :: DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_MASK                        0x00000007
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_SHIFT                       0
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_DEFAULT                     0x00000000
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_B2                          0
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_B3                          1
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_B4                          2
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_B6                          3
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_B7                          4
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_B8                          5
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_B9                          6
#define BCHP_CAP_0_DITHER_LFSR_CTRL_T0_B10                         7

/***************************************************************************
 *DITHER_CTRL - Capture Dither Control
 ***************************************************************************/
/* CAP_0 :: DITHER_CTRL :: MODE [31:30] */
#define BCHP_CAP_0_DITHER_CTRL_MODE_MASK                           0xc0000000
#define BCHP_CAP_0_DITHER_CTRL_MODE_SHIFT                          30
#define BCHP_CAP_0_DITHER_CTRL_MODE_DEFAULT                        0x00000000
#define BCHP_CAP_0_DITHER_CTRL_MODE_ROUNDING                       0
#define BCHP_CAP_0_DITHER_CTRL_MODE_TRUNCATE                       1
#define BCHP_CAP_0_DITHER_CTRL_MODE_DITHER                         2

/* CAP_0 :: DITHER_CTRL :: reserved0 [29:20] */
#define BCHP_CAP_0_DITHER_CTRL_reserved0_MASK                      0x3ff00000
#define BCHP_CAP_0_DITHER_CTRL_reserved0_SHIFT                     20

/* CAP_0 :: DITHER_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_CAP_0_DITHER_CTRL_OFFSET_CH1_MASK                     0x000f8000
#define BCHP_CAP_0_DITHER_CTRL_OFFSET_CH1_SHIFT                    15
#define BCHP_CAP_0_DITHER_CTRL_OFFSET_CH1_DEFAULT                  0x00000001

/* CAP_0 :: DITHER_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_CAP_0_DITHER_CTRL_SCALE_CH1_MASK                      0x00007c00
#define BCHP_CAP_0_DITHER_CTRL_SCALE_CH1_SHIFT                     10
#define BCHP_CAP_0_DITHER_CTRL_SCALE_CH1_DEFAULT                   0x00000000

/* CAP_0 :: DITHER_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_CAP_0_DITHER_CTRL_OFFSET_CH0_MASK                     0x000003e0
#define BCHP_CAP_0_DITHER_CTRL_OFFSET_CH0_SHIFT                    5
#define BCHP_CAP_0_DITHER_CTRL_OFFSET_CH0_DEFAULT                  0x00000001

/* CAP_0 :: DITHER_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_CAP_0_DITHER_CTRL_SCALE_CH0_MASK                      0x0000001f
#define BCHP_CAP_0_DITHER_CTRL_SCALE_CH0_SHIFT                     0
#define BCHP_CAP_0_DITHER_CTRL_SCALE_CH0_DEFAULT                   0x00000000

/***************************************************************************
 *DCEM_CFG - DCEM Configuration
 ***************************************************************************/
/* CAP_0 :: DCEM_CFG :: ENABLE [31:31] */
#define BCHP_CAP_0_DCEM_CFG_ENABLE_MASK                            0x80000000
#define BCHP_CAP_0_DCEM_CFG_ENABLE_SHIFT                           31
#define BCHP_CAP_0_DCEM_CFG_ENABLE_DEFAULT                         0x00000001
#define BCHP_CAP_0_DCEM_CFG_ENABLE_Disable                         0
#define BCHP_CAP_0_DCEM_CFG_ENABLE_Enable                          1

/* CAP_0 :: DCEM_CFG :: reserved0 [30:05] */
#define BCHP_CAP_0_DCEM_CFG_reserved0_MASK                         0x7fffffe0
#define BCHP_CAP_0_DCEM_CFG_reserved0_SHIFT                        5

/* CAP_0 :: DCEM_CFG :: APPLY_QERR [04:03] */
#define BCHP_CAP_0_DCEM_CFG_APPLY_QERR_MASK                        0x00000018
#define BCHP_CAP_0_DCEM_CFG_APPLY_QERR_SHIFT                       3
#define BCHP_CAP_0_DCEM_CFG_APPLY_QERR_DEFAULT                     0x00000001
#define BCHP_CAP_0_DCEM_CFG_APPLY_QERR_Apply_No_Qerr               0
#define BCHP_CAP_0_DCEM_CFG_APPLY_QERR_Apply_Qerr                  1
#define BCHP_CAP_0_DCEM_CFG_APPLY_QERR_Apply_Half_Qerr             2
#define BCHP_CAP_0_DCEM_CFG_APPLY_QERR_Reserved                    3

/* CAP_0 :: DCEM_CFG :: FIXED_RATE [02:02] */
#define BCHP_CAP_0_DCEM_CFG_FIXED_RATE_MASK                        0x00000004
#define BCHP_CAP_0_DCEM_CFG_FIXED_RATE_SHIFT                       2
#define BCHP_CAP_0_DCEM_CFG_FIXED_RATE_DEFAULT                     0x00000000
#define BCHP_CAP_0_DCEM_CFG_FIXED_RATE_Variable                    0
#define BCHP_CAP_0_DCEM_CFG_FIXED_RATE_Fixed                       1

/* CAP_0 :: DCEM_CFG :: COMPRESSION [01:00] */
#define BCHP_CAP_0_DCEM_CFG_COMPRESSION_MASK                       0x00000003
#define BCHP_CAP_0_DCEM_CFG_COMPRESSION_SHIFT                      0
#define BCHP_CAP_0_DCEM_CFG_COMPRESSION_DEFAULT                    0x00000000
#define BCHP_CAP_0_DCEM_CFG_COMPRESSION_BPP_10                     0
#define BCHP_CAP_0_DCEM_CFG_COMPRESSION_BPP_12                     1
#define BCHP_CAP_0_DCEM_CFG_COMPRESSION_Reserved0                  2
#define BCHP_CAP_0_DCEM_CFG_COMPRESSION_Reserved1                  3

/***************************************************************************
 *DCEM_RCTRL_FIRST - DCEM Rate Control for First Line Only
 ***************************************************************************/
/* CAP_0 :: DCEM_RCTRL_FIRST :: reserved0 [31:24] */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_reserved0_MASK                 0xff000000
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_reserved0_SHIFT                24

/* CAP_0 :: DCEM_RCTRL_FIRST :: SPEND_QP_3 [23:21] */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_3_MASK                0x00e00000
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_3_SHIFT               21
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_3_DEFAULT             0x00000000

/* CAP_0 :: DCEM_RCTRL_FIRST :: SPEND_QP_2 [20:18] */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_2_MASK                0x001c0000
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_2_SHIFT               18
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_2_DEFAULT             0x00000000

/* CAP_0 :: DCEM_RCTRL_FIRST :: SPEND_QP_1 [17:15] */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_1_MASK                0x00038000
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_1_SHIFT               15
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_1_DEFAULT             0x00000001

/* CAP_0 :: DCEM_RCTRL_FIRST :: SPEND_QP_0 [14:12] */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_0_MASK                0x00007000
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_0_SHIFT               12
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SPEND_QP_0_DEFAULT             0x00000002

/* CAP_0 :: DCEM_RCTRL_FIRST :: SAVE_QP_3 [11:09] */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_3_MASK                 0x00000e00
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_3_SHIFT                9
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_3_DEFAULT              0x00000000

/* CAP_0 :: DCEM_RCTRL_FIRST :: SAVE_QP_2 [08:06] */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_2_MASK                 0x000001c0
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_2_SHIFT                6
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_2_DEFAULT              0x00000000

/* CAP_0 :: DCEM_RCTRL_FIRST :: SAVE_QP_1 [05:03] */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_1_MASK                 0x00000038
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_1_SHIFT                3
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_1_DEFAULT              0x00000001

/* CAP_0 :: DCEM_RCTRL_FIRST :: SAVE_QP_0 [02:00] */
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_0_MASK                 0x00000007
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_0_SHIFT                0
#define BCHP_CAP_0_DCEM_RCTRL_FIRST_SAVE_QP_0_DEFAULT              0x00000002

/***************************************************************************
 *DCEM_RCTRL - DCEM Rate Control for All Lines Except First Line
 ***************************************************************************/
/* CAP_0 :: DCEM_RCTRL :: reserved0 [31:24] */
#define BCHP_CAP_0_DCEM_RCTRL_reserved0_MASK                       0xff000000
#define BCHP_CAP_0_DCEM_RCTRL_reserved0_SHIFT                      24

/* CAP_0 :: DCEM_RCTRL :: SPEND_QP_3 [23:21] */
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_3_MASK                      0x00e00000
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_3_SHIFT                     21
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_3_DEFAULT                   0x00000000

/* CAP_0 :: DCEM_RCTRL :: SPEND_QP_2 [20:18] */
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_2_MASK                      0x001c0000
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_2_SHIFT                     18
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_2_DEFAULT                   0x00000001

/* CAP_0 :: DCEM_RCTRL :: SPEND_QP_1 [17:15] */
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_1_MASK                      0x00038000
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_1_SHIFT                     15
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_1_DEFAULT                   0x00000002

/* CAP_0 :: DCEM_RCTRL :: SPEND_QP_0 [14:12] */
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_0_MASK                      0x00007000
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_0_SHIFT                     12
#define BCHP_CAP_0_DCEM_RCTRL_SPEND_QP_0_DEFAULT                   0x00000003

/* CAP_0 :: DCEM_RCTRL :: SAVE_QP_3 [11:09] */
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_3_MASK                       0x00000e00
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_3_SHIFT                      9
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_3_DEFAULT                    0x00000000

/* CAP_0 :: DCEM_RCTRL :: SAVE_QP_2 [08:06] */
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_2_MASK                       0x000001c0
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_2_SHIFT                      6
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_2_DEFAULT                    0x00000001

/* CAP_0 :: DCEM_RCTRL :: SAVE_QP_1 [05:03] */
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_1_MASK                       0x00000038
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_1_SHIFT                      3
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_1_DEFAULT                    0x00000002

/* CAP_0 :: DCEM_RCTRL :: SAVE_QP_0 [02:00] */
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_0_MASK                       0x00000007
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_0_SHIFT                      0
#define BCHP_CAP_0_DCEM_RCTRL_SAVE_QP_0_DEFAULT                    0x00000003

/***************************************************************************
 *DCEM_RECT_BIT_RATE - DCEM Compression Bit Rate Control
 ***************************************************************************/
/* CAP_0 :: DCEM_RECT_BIT_RATE :: reserved0 [31:16] */
#define BCHP_CAP_0_DCEM_RECT_BIT_RATE_reserved0_MASK               0xffff0000
#define BCHP_CAP_0_DCEM_RECT_BIT_RATE_reserved0_SHIFT              16

/* CAP_0 :: DCEM_RECT_BIT_RATE :: RECT_BIT_RATE [15:00] */
#define BCHP_CAP_0_DCEM_RECT_BIT_RATE_RECT_BIT_RATE_MASK           0x0000ffff
#define BCHP_CAP_0_DCEM_RECT_BIT_RATE_RECT_BIT_RATE_SHIFT          0
#define BCHP_CAP_0_DCEM_RECT_BIT_RATE_RECT_BIT_RATE_DEFAULT        0x00000000

/***************************************************************************
 *DCEM_RECT_CTRL - DCEM Rectangle Control
 ***************************************************************************/
/* CAP_0 :: DCEM_RECT_CTRL :: RECT_ENABLE [31:31] */
#define BCHP_CAP_0_DCEM_RECT_CTRL_RECT_ENABLE_MASK                 0x80000000
#define BCHP_CAP_0_DCEM_RECT_CTRL_RECT_ENABLE_SHIFT                31
#define BCHP_CAP_0_DCEM_RECT_CTRL_RECT_ENABLE_DEFAULT              0x00000000
#define BCHP_CAP_0_DCEM_RECT_CTRL_RECT_ENABLE_DISABLE              0
#define BCHP_CAP_0_DCEM_RECT_CTRL_RECT_ENABLE_ENABLE               1

/* CAP_0 :: DCEM_RECT_CTRL :: reserved0 [30:00] */
#define BCHP_CAP_0_DCEM_RECT_CTRL_reserved0_MASK                   0x7fffffff
#define BCHP_CAP_0_DCEM_RECT_CTRL_reserved0_SHIFT                  0

/***************************************************************************
 *DCEM_RECT_ENABLE_MASK - DCEM Rectangle Function Enable Mask
 ***************************************************************************/
/* CAP_0 :: DCEM_RECT_ENABLE_MASK :: reserved0 [31:16] */
#define BCHP_CAP_0_DCEM_RECT_ENABLE_MASK_reserved0_MASK            0xffff0000
#define BCHP_CAP_0_DCEM_RECT_ENABLE_MASK_reserved0_SHIFT           16

/* CAP_0 :: DCEM_RECT_ENABLE_MASK :: RECT_ENABLE_MASK [15:00] */
#define BCHP_CAP_0_DCEM_RECT_ENABLE_MASK_RECT_ENABLE_MASK_MASK     0x0000ffff
#define BCHP_CAP_0_DCEM_RECT_ENABLE_MASK_RECT_ENABLE_MASK_SHIFT    0
#define BCHP_CAP_0_DCEM_RECT_ENABLE_MASK_RECT_ENABLE_MASK_DEFAULT  0x00000000

/***************************************************************************
 *DCEM_RECT_ID - DCEM Current Rectangle ID
 ***************************************************************************/
/* CAP_0 :: DCEM_RECT_ID :: reserved0 [31:04] */
#define BCHP_CAP_0_DCEM_RECT_ID_reserved0_MASK                     0xfffffff0
#define BCHP_CAP_0_DCEM_RECT_ID_reserved0_SHIFT                    4

/* CAP_0 :: DCEM_RECT_ID :: REC_CURR_ID [03:00] */
#define BCHP_CAP_0_DCEM_RECT_ID_REC_CURR_ID_MASK                   0x0000000f
#define BCHP_CAP_0_DCEM_RECT_ID_REC_CURR_ID_SHIFT                  0
#define BCHP_CAP_0_DCEM_RECT_ID_REC_CURR_ID_DEFAULT                0x00000000

/***************************************************************************
 *DCEM_RECT_SIZE%i - DCEM Rectangle Vertical and Horizontal Size
 ***************************************************************************/
#define BCHP_CAP_0_DCEM_RECT_SIZEi_ARRAY_BASE                      0x0068006c
#define BCHP_CAP_0_DCEM_RECT_SIZEi_ARRAY_START                     0
#define BCHP_CAP_0_DCEM_RECT_SIZEi_ARRAY_END                       15
#define BCHP_CAP_0_DCEM_RECT_SIZEi_ARRAY_ELEMENT_SIZE              32

/***************************************************************************
 *DCEM_RECT_SIZE%i - DCEM Rectangle Vertical and Horizontal Size
 ***************************************************************************/
/* CAP_0 :: DCEM_RECT_SIZEi :: reserved0 [31:29] */
#define BCHP_CAP_0_DCEM_RECT_SIZEi_reserved0_MASK                  0xe0000000
#define BCHP_CAP_0_DCEM_RECT_SIZEi_reserved0_SHIFT                 29

/* CAP_0 :: DCEM_RECT_SIZEi :: HSIZE [28:16] */
#define BCHP_CAP_0_DCEM_RECT_SIZEi_HSIZE_MASK                      0x1fff0000
#define BCHP_CAP_0_DCEM_RECT_SIZEi_HSIZE_SHIFT                     16
#define BCHP_CAP_0_DCEM_RECT_SIZEi_HSIZE_DEFAULT                   0x00000000

/* CAP_0 :: DCEM_RECT_SIZEi :: reserved1 [15:12] */
#define BCHP_CAP_0_DCEM_RECT_SIZEi_reserved1_MASK                  0x0000f000
#define BCHP_CAP_0_DCEM_RECT_SIZEi_reserved1_SHIFT                 12

/* CAP_0 :: DCEM_RECT_SIZEi :: VSIZE [11:00] */
#define BCHP_CAP_0_DCEM_RECT_SIZEi_VSIZE_MASK                      0x00000fff
#define BCHP_CAP_0_DCEM_RECT_SIZEi_VSIZE_SHIFT                     0
#define BCHP_CAP_0_DCEM_RECT_SIZEi_VSIZE_DEFAULT                   0x00000000


/***************************************************************************
 *DCEM_RECT_OFFSET%i - DCEM Rectangle Starting Point Offset
 ***************************************************************************/
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_ARRAY_BASE                    0x006800ac
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_ARRAY_START                   0
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_ARRAY_END                     15
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *DCEM_RECT_OFFSET%i - DCEM Rectangle Starting Point Offset
 ***************************************************************************/
/* CAP_0 :: DCEM_RECT_OFFSETi :: reserved0 [31:29] */
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_reserved0_MASK                0xe0000000
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_reserved0_SHIFT               29

/* CAP_0 :: DCEM_RECT_OFFSETi :: X_OFFSET [28:16] */
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_X_OFFSET_MASK                 0x1fff0000
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_X_OFFSET_SHIFT                16
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_X_OFFSET_DEFAULT              0x00000000

/* CAP_0 :: DCEM_RECT_OFFSETi :: reserved1 [15:12] */
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_reserved1_MASK                0x0000f000
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_reserved1_SHIFT               12

/* CAP_0 :: DCEM_RECT_OFFSETi :: Y_OFFSET [11:00] */
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_Y_OFFSET_MASK                 0x00000fff
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_Y_OFFSET_SHIFT                0
#define BCHP_CAP_0_DCEM_RECT_OFFSETi_Y_OFFSET_DEFAULT              0x00000000


/***************************************************************************
 *STATUS - Capture Engine Status
 ***************************************************************************/
/* CAP_0 :: STATUS :: BUSY [31:31] */
#define BCHP_CAP_0_STATUS_BUSY_MASK                                0x80000000
#define BCHP_CAP_0_STATUS_BUSY_SHIFT                               31
#define BCHP_CAP_0_STATUS_BUSY_DEFAULT                             0x00000000

/* CAP_0 :: STATUS :: reserved0 [30:12] */
#define BCHP_CAP_0_STATUS_reserved0_MASK                           0x7ffff000
#define BCHP_CAP_0_STATUS_reserved0_SHIFT                          12

/* CAP_0 :: STATUS :: CUR_CAP_LINE [11:00] */
#define BCHP_CAP_0_STATUS_CUR_CAP_LINE_MASK                        0x00000fff
#define BCHP_CAP_0_STATUS_CUR_CAP_LINE_SHIFT                       0
#define BCHP_CAP_0_STATUS_CUR_CAP_LINE_DEFAULT                     0x00000000

/***************************************************************************
 *BVB_STATUS - Capture BVB Status
 ***************************************************************************/
/* CAP_0 :: BVB_STATUS :: reserved0 [31:08] */
#define BCHP_CAP_0_BVB_STATUS_reserved0_MASK                       0xffffff00
#define BCHP_CAP_0_BVB_STATUS_reserved0_SHIFT                      8

/* CAP_0 :: BVB_STATUS :: ENABLE_ERROR [07:07] */
#define BCHP_CAP_0_BVB_STATUS_ENABLE_ERROR_MASK                    0x00000080
#define BCHP_CAP_0_BVB_STATUS_ENABLE_ERROR_SHIFT                   7

/* CAP_0 :: BVB_STATUS :: reserved1 [06:05] */
#define BCHP_CAP_0_BVB_STATUS_reserved1_MASK                       0x00000060
#define BCHP_CAP_0_BVB_STATUS_reserved1_SHIFT                      5

/* CAP_0 :: BVB_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_CAP_0_BVB_STATUS_MISSING_SYNC_MASK                    0x00000010
#define BCHP_CAP_0_BVB_STATUS_MISSING_SYNC_SHIFT                   4

/* CAP_0 :: BVB_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_CAP_0_BVB_STATUS_LONG_SOURCE_MASK                     0x00000008
#define BCHP_CAP_0_BVB_STATUS_LONG_SOURCE_SHIFT                    3

/* CAP_0 :: BVB_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_CAP_0_BVB_STATUS_SHORT_SOURCE_MASK                    0x00000004
#define BCHP_CAP_0_BVB_STATUS_SHORT_SOURCE_SHIFT                   2

/* CAP_0 :: BVB_STATUS :: LONG_LINE [01:01] */
#define BCHP_CAP_0_BVB_STATUS_LONG_LINE_MASK                       0x00000002
#define BCHP_CAP_0_BVB_STATUS_LONG_LINE_SHIFT                      1

/* CAP_0 :: BVB_STATUS :: SHORT_LINE [00:00] */
#define BCHP_CAP_0_BVB_STATUS_SHORT_LINE_MASK                      0x00000001
#define BCHP_CAP_0_BVB_STATUS_SHORT_LINE_SHIFT                     0

/***************************************************************************
 *BVB_STATUS_CLEAR - Capture BVB Status Clear
 ***************************************************************************/
/* CAP_0 :: BVB_STATUS_CLEAR :: reserved0 [31:08] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_reserved0_MASK                 0xffffff00
#define BCHP_CAP_0_BVB_STATUS_CLEAR_reserved0_SHIFT                8

/* CAP_0 :: BVB_STATUS_CLEAR :: ENABLE_ERROR [07:07] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_ENABLE_ERROR_MASK              0x00000080
#define BCHP_CAP_0_BVB_STATUS_CLEAR_ENABLE_ERROR_SHIFT             7
#define BCHP_CAP_0_BVB_STATUS_CLEAR_ENABLE_ERROR_DEFAULT           0x00000000

/* CAP_0 :: BVB_STATUS_CLEAR :: reserved1 [06:05] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_reserved1_MASK                 0x00000060
#define BCHP_CAP_0_BVB_STATUS_CLEAR_reserved1_SHIFT                5

/* CAP_0 :: BVB_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_MISSING_SYNC_MASK              0x00000010
#define BCHP_CAP_0_BVB_STATUS_CLEAR_MISSING_SYNC_SHIFT             4
#define BCHP_CAP_0_BVB_STATUS_CLEAR_MISSING_SYNC_DEFAULT           0x00000000

/* CAP_0 :: BVB_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_SOURCE_MASK               0x00000008
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_SOURCE_SHIFT              3
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_SOURCE_DEFAULT            0x00000000

/* CAP_0 :: BVB_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_SOURCE_MASK              0x00000004
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_SOURCE_SHIFT             2
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_SOURCE_DEFAULT           0x00000000

/* CAP_0 :: BVB_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_LINE_MASK                 0x00000002
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_LINE_SHIFT                1
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_LINE_DEFAULT              0x00000000

/* CAP_0 :: BVB_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_LINE_MASK                0x00000001
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_LINE_SHIFT               0
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_LINE_DEFAULT             0x00000000

/***************************************************************************
 *FIFO_STATUS - Capture FIFO Status
 ***************************************************************************/
/* CAP_0 :: FIFO_STATUS :: reserved0 [31:03] */
#define BCHP_CAP_0_FIFO_STATUS_reserved0_MASK                      0xfffffff8
#define BCHP_CAP_0_FIFO_STATUS_reserved0_SHIFT                     3

/* CAP_0 :: FIFO_STATUS :: FIFO_STALL_BVB [02:02] */
#define BCHP_CAP_0_FIFO_STATUS_FIFO_STALL_BVB_MASK                 0x00000004
#define BCHP_CAP_0_FIFO_STATUS_FIFO_STALL_BVB_SHIFT                2
#define BCHP_CAP_0_FIFO_STATUS_FIFO_STALL_BVB_DEFAULT              0x00000000

/* CAP_0 :: FIFO_STATUS :: OVERFLOW [01:01] */
#define BCHP_CAP_0_FIFO_STATUS_OVERFLOW_MASK                       0x00000002
#define BCHP_CAP_0_FIFO_STATUS_OVERFLOW_SHIFT                      1
#define BCHP_CAP_0_FIFO_STATUS_OVERFLOW_DEFAULT                    0x00000000

/* CAP_0 :: FIFO_STATUS :: UNDERFLOW [00:00] */
#define BCHP_CAP_0_FIFO_STATUS_UNDERFLOW_MASK                      0x00000001
#define BCHP_CAP_0_FIFO_STATUS_UNDERFLOW_SHIFT                     0
#define BCHP_CAP_0_FIFO_STATUS_UNDERFLOW_DEFAULT                   0x00000000

/***************************************************************************
 *FIFO_STATUS_CLEAR - Capture FIFO Status Clear
 ***************************************************************************/
/* CAP_0 :: FIFO_STATUS_CLEAR :: reserved0 [31:03] */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_reserved0_MASK                0xfffffff8
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_reserved0_SHIFT               3

/* CAP_0 :: FIFO_STATUS_CLEAR :: FIFO_STALL_BVB [02:02] */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_FIFO_STALL_BVB_MASK           0x00000004
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_FIFO_STALL_BVB_SHIFT          2
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_FIFO_STALL_BVB_DEFAULT        0x00000000

/* CAP_0 :: FIFO_STATUS_CLEAR :: OVERFLOW [01:01] */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_OVERFLOW_MASK                 0x00000002
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_OVERFLOW_SHIFT                1
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_OVERFLOW_DEFAULT              0x00000000

/* CAP_0 :: FIFO_STATUS_CLEAR :: UNDERFLOW [00:00] */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_UNDERFLOW_MASK                0x00000001
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_UNDERFLOW_SHIFT               0
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_UNDERFLOW_DEFAULT             0x00000000

/***************************************************************************
 *DEBUG_STATUS - Capture Debug Status Register
 ***************************************************************************/
/* CAP_0 :: DEBUG_STATUS :: reserved0 [31:08] */
#define BCHP_CAP_0_DEBUG_STATUS_reserved0_MASK                     0xffffff00
#define BCHP_CAP_0_DEBUG_STATUS_reserved0_SHIFT                    8

/* CAP_0 :: DEBUG_STATUS :: SCB_ADDR_SEL [07:07] */
#define BCHP_CAP_0_DEBUG_STATUS_SCB_ADDR_SEL_MASK                  0x00000080
#define BCHP_CAP_0_DEBUG_STATUS_SCB_ADDR_SEL_SHIFT                 7

/* CAP_0 :: DEBUG_STATUS :: SCB2_INIT_STATE [06:06] */
#define BCHP_CAP_0_DEBUG_STATUS_SCB2_INIT_STATE_MASK               0x00000040
#define BCHP_CAP_0_DEBUG_STATUS_SCB2_INIT_STATE_SHIFT              6

/* CAP_0 :: DEBUG_STATUS :: SCB1_INIT_STATE [05:05] */
#define BCHP_CAP_0_DEBUG_STATUS_SCB1_INIT_STATE_MASK               0x00000020
#define BCHP_CAP_0_DEBUG_STATUS_SCB1_INIT_STATE_SHIFT              5

/* CAP_0 :: DEBUG_STATUS :: SCB0_INIT_STATE [04:04] */
#define BCHP_CAP_0_DEBUG_STATUS_SCB0_INIT_STATE_MASK               0x00000010
#define BCHP_CAP_0_DEBUG_STATUS_SCB0_INIT_STATE_SHIFT              4

/* CAP_0 :: DEBUG_STATUS :: SCB_BUSY [03:03] */
#define BCHP_CAP_0_DEBUG_STATUS_SCB_BUSY_MASK                      0x00000008
#define BCHP_CAP_0_DEBUG_STATUS_SCB_BUSY_SHIFT                     3

/* CAP_0 :: DEBUG_STATUS :: TRIGGER [02:02] */
#define BCHP_CAP_0_DEBUG_STATUS_TRIGGER_MASK                       0x00000004
#define BCHP_CAP_0_DEBUG_STATUS_TRIGGER_SHIFT                      2

/* CAP_0 :: DEBUG_STATUS :: IN_PICTURE [01:01] */
#define BCHP_CAP_0_DEBUG_STATUS_IN_PICTURE_MASK                    0x00000002
#define BCHP_CAP_0_DEBUG_STATUS_IN_PICTURE_SHIFT                   1

/* CAP_0 :: DEBUG_STATUS :: BLOCK_RX_ACCEPT [00:00] */
#define BCHP_CAP_0_DEBUG_STATUS_BLOCK_RX_ACCEPT_MASK               0x00000001
#define BCHP_CAP_0_DEBUG_STATUS_BLOCK_RX_ACCEPT_SHIFT              0

/***************************************************************************
 *DCEM_DIAG - Capture DCE Diagnostic Status
 ***************************************************************************/
/* CAP_0 :: DCEM_DIAG :: VALUE [31:00] */
#define BCHP_CAP_0_DCEM_DIAG_VALUE_MASK                            0xffffffff
#define BCHP_CAP_0_DCEM_DIAG_VALUE_SHIFT                           0

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* CAP_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_CAP_0_SCRATCH_VALUE_MASK                              0xffffffff
#define BCHP_CAP_0_SCRATCH_VALUE_SHIFT                             0
#define BCHP_CAP_0_SCRATCH_VALUE_DEFAULT                           0x00000000

#endif /* #ifndef BCHP_CAP_0_H__ */

/* End of File */
