<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1520" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1520{left:582px;bottom:68px;letter-spacing:0.11px;}
#t2_1520{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1520{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1520{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1520{left:69px;bottom:1083px;letter-spacing:0.17px;}
#t6_1520{left:359px;bottom:396px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1520{left:69px;bottom:259px;letter-spacing:0.13px;}
#t8_1520{left:69px;bottom:235px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_1520{left:69px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_1520{left:69px;bottom:201px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_1520{left:69px;bottom:184px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tc_1520{left:69px;bottom:167px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#td_1520{left:69px;bottom:151px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#te_1520{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tf_1520{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tg_1520{left:378px;bottom:1065px;letter-spacing:-0.14px;word-spacing:0.06px;}
#th_1520{left:429px;bottom:1065px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#ti_1520{left:429px;bottom:1050px;letter-spacing:-0.13px;}
#tj_1520{left:429px;bottom:1034px;letter-spacing:-0.15px;}
#tk_1520{left:503px;bottom:1065px;letter-spacing:-0.12px;}
#tl_1520{left:503px;bottom:1050px;letter-spacing:-0.12px;}
#tm_1520{left:503px;bottom:1034px;letter-spacing:-0.12px;}
#tn_1520{left:583px;bottom:1065px;letter-spacing:-0.12px;}
#to_1520{left:74px;bottom:1011px;letter-spacing:-0.11px;}
#tp_1520{left:74px;bottom:995px;letter-spacing:-0.13px;}
#tq_1520{left:378px;bottom:1011px;}
#tr_1520{left:429px;bottom:1011px;letter-spacing:-0.11px;}
#ts_1520{left:503px;bottom:1011px;letter-spacing:-0.15px;}
#tt_1520{left:584px;bottom:1011px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tu_1520{left:583px;bottom:995px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_1520{left:583px;bottom:978px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_1520{left:74px;bottom:955px;letter-spacing:-0.11px;}
#tx_1520{left:74px;bottom:938px;letter-spacing:-0.13px;}
#ty_1520{left:378px;bottom:955px;}
#tz_1520{left:429px;bottom:955px;letter-spacing:-0.13px;}
#t10_1520{left:503px;bottom:955px;letter-spacing:-0.14px;}
#t11_1520{left:583px;bottom:955px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t12_1520{left:583px;bottom:938px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t13_1520{left:583px;bottom:921px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_1520{left:74px;bottom:898px;letter-spacing:-0.12px;}
#t15_1520{left:74px;bottom:881px;letter-spacing:-0.13px;}
#t16_1520{left:378px;bottom:898px;}
#t17_1520{left:429px;bottom:898px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_1520{left:503px;bottom:898px;letter-spacing:-0.14px;}
#t19_1520{left:583px;bottom:898px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_1520{left:583px;bottom:881px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1b_1520{left:583px;bottom:865px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_1520{left:74px;bottom:842px;letter-spacing:-0.12px;}
#t1d_1520{left:74px;bottom:825px;letter-spacing:-0.14px;}
#t1e_1520{left:378px;bottom:842px;}
#t1f_1520{left:429px;bottom:842px;}
#t1g_1520{left:438px;bottom:848px;}
#t1h_1520{left:445px;bottom:842px;letter-spacing:-0.14px;}
#t1i_1520{left:70px;bottom:497px;letter-spacing:-0.14px;}
#t1j_1520{left:69px;bottom:478px;letter-spacing:-0.12px;}
#t1k_1520{left:503px;bottom:842px;letter-spacing:-0.18px;}
#t1l_1520{left:584px;bottom:842px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_1520{left:583px;bottom:825px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1n_1520{left:583px;bottom:808px;letter-spacing:-0.12px;}
#t1o_1520{left:74px;bottom:785px;letter-spacing:-0.12px;}
#t1p_1520{left:74px;bottom:768px;letter-spacing:-0.13px;}
#t1q_1520{left:378px;bottom:785px;}
#t1r_1520{left:429px;bottom:785px;letter-spacing:-0.11px;}
#t1s_1520{left:503px;bottom:785px;letter-spacing:-0.18px;}
#t1t_1520{left:584px;bottom:785px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_1520{left:583px;bottom:768px;letter-spacing:-0.12px;}
#t1v_1520{left:583px;bottom:752px;letter-spacing:-0.11px;}
#t1w_1520{left:74px;bottom:729px;letter-spacing:-0.12px;}
#t1x_1520{left:74px;bottom:712px;letter-spacing:-0.14px;}
#t1y_1520{left:378px;bottom:729px;}
#t1z_1520{left:429px;bottom:729px;letter-spacing:-0.09px;}
#t20_1520{left:446px;bottom:735px;}
#t21_1520{left:69px;bottom:458px;letter-spacing:-0.11px;}
#t22_1520{left:503px;bottom:729px;letter-spacing:-0.18px;}
#t23_1520{left:584px;bottom:729px;letter-spacing:-0.12px;}
#t24_1520{left:583px;bottom:712px;letter-spacing:-0.12px;}
#t25_1520{left:583px;bottom:695px;letter-spacing:-0.11px;}
#t26_1520{left:74px;bottom:672px;letter-spacing:-0.12px;}
#t27_1520{left:74px;bottom:655px;letter-spacing:-0.14px;}
#t28_1520{left:378px;bottom:672px;}
#t29_1520{left:429px;bottom:672px;letter-spacing:-0.13px;}
#t2a_1520{left:503px;bottom:672px;letter-spacing:-0.17px;}
#t2b_1520{left:583px;bottom:672px;letter-spacing:-0.12px;}
#t2c_1520{left:583px;bottom:655px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t2d_1520{left:583px;bottom:639px;letter-spacing:-0.12px;}
#t2e_1520{left:74px;bottom:616px;letter-spacing:-0.12px;}
#t2f_1520{left:74px;bottom:599px;letter-spacing:-0.13px;}
#t2g_1520{left:378px;bottom:616px;}
#t2h_1520{left:429px;bottom:616px;letter-spacing:-0.11px;}
#t2i_1520{left:503px;bottom:616px;letter-spacing:-0.16px;}
#t2j_1520{left:584px;bottom:616px;letter-spacing:-0.12px;}
#t2k_1520{left:583px;bottom:599px;letter-spacing:-0.12px;}
#t2l_1520{left:583px;bottom:582px;letter-spacing:-0.11px;}
#t2m_1520{left:74px;bottom:559px;letter-spacing:-0.12px;}
#t2n_1520{left:74px;bottom:542px;letter-spacing:-0.14px;}
#t2o_1520{left:378px;bottom:559px;}
#t2p_1520{left:429px;bottom:559px;letter-spacing:-0.12px;}
#t2q_1520{left:464px;bottom:566px;}
#t2r_1520{left:503px;bottom:559px;letter-spacing:-0.16px;}
#t2s_1520{left:583px;bottom:559px;letter-spacing:-0.12px;}
#t2t_1520{left:583px;bottom:542px;letter-spacing:-0.12px;}
#t2u_1520{left:583px;bottom:525px;letter-spacing:-0.11px;}
#t2v_1520{left:87px;bottom:375px;letter-spacing:-0.14px;}
#t2w_1520{left:160px;bottom:375px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2x_1520{left:285px;bottom:375px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2y_1520{left:438px;bottom:375px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2z_1520{left:595px;bottom:375px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t30_1520{left:744px;bottom:375px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t31_1520{left:102px;bottom:351px;}
#t32_1520{left:183px;bottom:351px;letter-spacing:-0.17px;}
#t33_1520{left:274px;bottom:351px;letter-spacing:-0.13px;}
#t34_1520{left:429px;bottom:351px;letter-spacing:-0.12px;}
#t35_1520{left:611px;bottom:351px;letter-spacing:-0.15px;}
#t36_1520{left:765px;bottom:351px;letter-spacing:-0.12px;}
#t37_1520{left:102px;bottom:326px;}
#t38_1520{left:183px;bottom:326px;letter-spacing:-0.17px;}
#t39_1520{left:274px;bottom:326px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3a_1520{left:434px;bottom:326px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3b_1520{left:586px;bottom:326px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3c_1520{left:760px;bottom:326px;letter-spacing:-0.15px;}
#t3d_1520{left:103px;bottom:302px;}
#t3e_1520{left:155px;bottom:302px;letter-spacing:-0.12px;}
#t3f_1520{left:274px;bottom:302px;letter-spacing:-0.13px;}
#t3g_1520{left:430px;bottom:302px;letter-spacing:-0.11px;}
#t3h_1520{left:586px;bottom:302px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3i_1520{left:760px;bottom:302px;letter-spacing:-0.15px;}

.s1_1520{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1520{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1520{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1520{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1520{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1520{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1520{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1520{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_1520{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1520" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1520Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1520" style="-webkit-user-select: none;"><object width="935" height="1210" data="1520/1520.svg" type="image/svg+xml" id="pdf1520" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1520" class="t s1_1520">PINSRB/PINSRD/PINSRQ—Insert Byte/Dword/Qword </span>
<span id="t2_1520" class="t s2_1520">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1520" class="t s1_1520">4-300 </span><span id="t4_1520" class="t s1_1520">Vol. 2B </span>
<span id="t5_1520" class="t s3_1520">PINSRB/PINSRD/PINSRQ—Insert Byte/Dword/Qword </span>
<span id="t6_1520" class="t s4_1520">Instruction Operand Encoding </span>
<span id="t7_1520" class="t s4_1520">Description </span>
<span id="t8_1520" class="t s5_1520">Copies a byte/dword/qword from the source operand (second operand) and inserts it in the destination operand </span>
<span id="t9_1520" class="t s5_1520">(first operand) at the location specified with the count operand (third operand). (The other elements in the desti- </span>
<span id="ta_1520" class="t s5_1520">nation register are left untouched.) The source operand can be a general-purpose register or a memory location. </span>
<span id="tb_1520" class="t s5_1520">(When the source operand is a general-purpose register, PINSRB copies the low byte of the register.) The destina- </span>
<span id="tc_1520" class="t s5_1520">tion operand is an XMM register. The count operand is an 8-bit immediate. When specifying a qword[dword, byte] </span>
<span id="td_1520" class="t s5_1520">location in an XMM register, the [2, 4] least-significant bit(s) of the count operand specify the location. </span>
<span id="te_1520" class="t s6_1520">Opcode/ </span>
<span id="tf_1520" class="t s6_1520">Instruction </span>
<span id="tg_1520" class="t s6_1520">Op/ En </span><span id="th_1520" class="t s6_1520">64/32 bit </span>
<span id="ti_1520" class="t s6_1520">Mode </span>
<span id="tj_1520" class="t s6_1520">Support </span>
<span id="tk_1520" class="t s6_1520">CPUID </span>
<span id="tl_1520" class="t s6_1520">Feature </span>
<span id="tm_1520" class="t s6_1520">Flag </span>
<span id="tn_1520" class="t s6_1520">Description </span>
<span id="to_1520" class="t s7_1520">66 0F 3A 20 /r ib </span>
<span id="tp_1520" class="t s7_1520">PINSRB xmm1, r32/m8, imm8 </span>
<span id="tq_1520" class="t s7_1520">A </span><span id="tr_1520" class="t s7_1520">V/V </span><span id="ts_1520" class="t s7_1520">SSE4_1 </span><span id="tt_1520" class="t s7_1520">Insert a byte integer value from r32/m8 into </span>
<span id="tu_1520" class="t s7_1520">xmm1 at the destination element in xmm1 </span>
<span id="tv_1520" class="t s7_1520">specified by imm8. </span>
<span id="tw_1520" class="t s7_1520">66 0F 3A 22 /r ib </span>
<span id="tx_1520" class="t s7_1520">PINSRD xmm1, r/m32, imm8 </span>
<span id="ty_1520" class="t s7_1520">A </span><span id="tz_1520" class="t s7_1520">V/V </span><span id="t10_1520" class="t s7_1520">SSE4_1 </span><span id="t11_1520" class="t s7_1520">Insert a dword integer value from r/m32 into </span>
<span id="t12_1520" class="t s7_1520">the xmm1 at the destination element </span>
<span id="t13_1520" class="t s7_1520">specified by imm8. </span>
<span id="t14_1520" class="t s7_1520">66 REX.W 0F 3A 22 /r ib </span>
<span id="t15_1520" class="t s7_1520">PINSRQ xmm1, r/m64, imm8 </span>
<span id="t16_1520" class="t s7_1520">A </span><span id="t17_1520" class="t s7_1520">V/N. E. </span><span id="t18_1520" class="t s7_1520">SSE4_1 </span><span id="t19_1520" class="t s7_1520">Insert a qword integer value from r/m64 into </span>
<span id="t1a_1520" class="t s7_1520">the xmm1 at the destination element </span>
<span id="t1b_1520" class="t s7_1520">specified by imm8. </span>
<span id="t1c_1520" class="t s7_1520">VEX.128.66.0F3A.W0 20 /r ib </span>
<span id="t1d_1520" class="t s7_1520">VPINSRB xmm1, xmm2, r32/m8, imm8 </span>
<span id="t1e_1520" class="t s7_1520">B </span><span id="t1f_1520" class="t s7_1520">V </span>
<span id="t1g_1520" class="t s8_1520">1 </span>
<span id="t1h_1520" class="t s7_1520">/V </span>
<span id="t1i_1520" class="t s9_1520">NOTES: </span>
<span id="t1j_1520" class="t s7_1520">1. In 64-bit mode, VEX.W1 is ignored for VPINSRB (similar to legacy REX.W=1 prefix with PINSRB). </span>
<span id="t1k_1520" class="t s7_1520">AVX </span><span id="t1l_1520" class="t s7_1520">Merge a byte integer value from r32/m8 and </span>
<span id="t1m_1520" class="t s7_1520">rest from xmm2 into xmm1 at the byte offset </span>
<span id="t1n_1520" class="t s7_1520">in imm8. </span>
<span id="t1o_1520" class="t s7_1520">VEX.128.66.0F3A.W0 22 /r ib </span>
<span id="t1p_1520" class="t s7_1520">VPINSRD xmm1, xmm2, r/m32, imm8 </span>
<span id="t1q_1520" class="t s7_1520">B </span><span id="t1r_1520" class="t s7_1520">V/V </span><span id="t1s_1520" class="t s7_1520">AVX </span><span id="t1t_1520" class="t s7_1520">Insert a dword integer value from r32/m32 </span>
<span id="t1u_1520" class="t s7_1520">and rest from xmm2 into xmm1 at the dword </span>
<span id="t1v_1520" class="t s7_1520">offset in imm8. </span>
<span id="t1w_1520" class="t s7_1520">VEX.128.66.0F3A.W1 22 /r ib </span>
<span id="t1x_1520" class="t s7_1520">VPINSRQ xmm1, xmm2, r/m64, imm8 </span>
<span id="t1y_1520" class="t s7_1520">B </span><span id="t1z_1520" class="t s7_1520">V/I </span>
<span id="t20_1520" class="t s8_1520">2 </span>
<span id="t21_1520" class="t s7_1520">2. VEX.W/EVEX.W in non-64 bit is ignored; the instructions behaves as if the W0 version is used. </span>
<span id="t22_1520" class="t s7_1520">AVX </span><span id="t23_1520" class="t s7_1520">Insert a qword integer value from r64/m64 </span>
<span id="t24_1520" class="t s7_1520">and rest from xmm2 into xmm1 at the qword </span>
<span id="t25_1520" class="t s7_1520">offset in imm8. </span>
<span id="t26_1520" class="t s7_1520">EVEX.128.66.0F3A.WIG 20 /r ib </span>
<span id="t27_1520" class="t s7_1520">VPINSRB xmm1, xmm2, r32/m8, imm8 </span>
<span id="t28_1520" class="t s7_1520">C </span><span id="t29_1520" class="t s7_1520">V/V </span><span id="t2a_1520" class="t s7_1520">AVX512BW </span><span id="t2b_1520" class="t s7_1520">Merge a byte integer value from r32/m8 and </span>
<span id="t2c_1520" class="t s7_1520">rest from xmm2 into xmm1 at the byte offset </span>
<span id="t2d_1520" class="t s7_1520">in imm8. </span>
<span id="t2e_1520" class="t s7_1520">EVEX.128.66.0F3A.W0 22 /r ib </span>
<span id="t2f_1520" class="t s7_1520">VPINSRD xmm1, xmm2, r32/m32, imm8 </span>
<span id="t2g_1520" class="t s7_1520">C </span><span id="t2h_1520" class="t s7_1520">V/V </span><span id="t2i_1520" class="t s7_1520">AVX512DQ </span><span id="t2j_1520" class="t s7_1520">Insert a dword integer value from r32/m32 </span>
<span id="t2k_1520" class="t s7_1520">and rest from xmm2 into xmm1 at the dword </span>
<span id="t2l_1520" class="t s7_1520">offset in imm8. </span>
<span id="t2m_1520" class="t s7_1520">EVEX.128.66.0F3A.W1 22 /r ib </span>
<span id="t2n_1520" class="t s7_1520">VPINSRQ xmm1, xmm2, r64/m64, imm8 </span>
<span id="t2o_1520" class="t s7_1520">C </span><span id="t2p_1520" class="t s7_1520">V/N.E. </span>
<span id="t2q_1520" class="t s8_1520">2 </span>
<span id="t2r_1520" class="t s7_1520">AVX512DQ </span><span id="t2s_1520" class="t s7_1520">Insert a qword integer value from r64/m64 </span>
<span id="t2t_1520" class="t s7_1520">and rest from xmm2 into xmm1 at the qword </span>
<span id="t2u_1520" class="t s7_1520">offset in imm8. </span>
<span id="t2v_1520" class="t s6_1520">Op/En </span><span id="t2w_1520" class="t s6_1520">Tuple Type </span><span id="t2x_1520" class="t s6_1520">Operand 1 </span><span id="t2y_1520" class="t s6_1520">Operand 2 </span><span id="t2z_1520" class="t s6_1520">Operand 3 </span><span id="t30_1520" class="t s6_1520">Operand 4 </span>
<span id="t31_1520" class="t s7_1520">A </span><span id="t32_1520" class="t s7_1520">N/A </span><span id="t33_1520" class="t s7_1520">ModRM:reg (w) </span><span id="t34_1520" class="t s7_1520">ModRM:r/m (r) </span><span id="t35_1520" class="t s7_1520">imm8 </span><span id="t36_1520" class="t s7_1520">N/A </span>
<span id="t37_1520" class="t s7_1520">B </span><span id="t38_1520" class="t s7_1520">N/A </span><span id="t39_1520" class="t s7_1520">ModRM:reg (w) </span><span id="t3a_1520" class="t s7_1520">VEX.vvvv (r) </span><span id="t3b_1520" class="t s7_1520">ModRM:r/m (r) </span><span id="t3c_1520" class="t s7_1520">imm8 </span>
<span id="t3d_1520" class="t s7_1520">C </span><span id="t3e_1520" class="t s7_1520">Tuple1 Scalar </span><span id="t3f_1520" class="t s7_1520">ModRM:reg (w) </span><span id="t3g_1520" class="t s7_1520">EVEX.vvvv (r) </span><span id="t3h_1520" class="t s7_1520">ModRM:r/m (r) </span><span id="t3i_1520" class="t s7_1520">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
