Analysis & Synthesis report for RISCV_CORE
Thu Nov 26 22:32:28 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_rx:u1|f_state
 12. State Machine - |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0|f_state
 13. State Machine - |RISCV_CORE|system:system_inst|Core:nu_core|core2avl:core2avl_inst|current
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g262:auto_generated
 22. Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
 23. Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux
 24. Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 25. Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002
 26. Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003
 27. Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 28. Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 29. Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 30. Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 31. Source assignments for system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Source assignments for system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Source assignments for system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0|altsyncram_jpg1:auto_generated
 36. Source assignments for system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_1|altsyncram_jpg1:auto_generated
 37. Source assignments for system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_0|altsyncram_jpg1:auto_generated
 38. Source assignments for system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_1|altsyncram_jpg1:auto_generated
 39. Parameter Settings for User Entity Instance: pll_8m:pll_8m_inst|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core
 41. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register_stall:reg_pc_out_sync
 42. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register_stall:regID_im
 43. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register_stall:regID_pc
 44. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_fpu
 45. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_wb
 46. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_m
 47. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_ex
 48. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_pc
 49. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rs1
 50. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rs2
 51. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_imm
 52. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rd
 53. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rs1add
 54. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rs2add
 55. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_mode
 56. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_rs2
 57. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_aluout
 58. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_wb
 59. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_rd
 60. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_m
 61. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_pc
 62. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_mode
 63. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_fpu
 64. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|core2avl:core2avl_inst
 65. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_wb
 66. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_fpu
 67. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_aluout
 68. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_dmout
 69. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_rd
 70. Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_pc
 71. Parameter Settings for User Entity Instance: system:system_inst|system_onchip_memory2_0:onchip_memory2_0
 72. Parameter Settings for User Entity Instance: system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0
 74. Parameter Settings for User Entity Instance: system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_rx:u1
 75. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nu_core_data_master_translator
 76. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator
 77. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator
 78. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator
 79. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 80. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent
 81. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent
 82. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent
 85. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo
 88. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent
 89. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 92. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_002|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_003|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_004|system_mm_interconnect_0_router_001_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
102. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
103. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
104. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
105. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
106. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
107. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
108. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
109. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
110. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
111. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
112. Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
113. Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller
114. Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
115. Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller_001
117. Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
118. Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
119. Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0
120. Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_1
121. Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_0
122. Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_1
123. Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult0
124. Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst|lpm_mult:Mult0
125. Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult1
126. altpll Parameter Settings by Entity Instance
127. altsyncram Parameter Settings by Entity Instance
128. lpm_mult Parameter Settings by Entity Instance
129. Port Connectivity Checks: "system:system_inst|altera_reset_controller:rst_controller_001"
130. Port Connectivity Checks: "system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
131. Port Connectivity Checks: "system:system_inst|altera_reset_controller:rst_controller"
132. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
133. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
134. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
135. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode"
136. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode"
137. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
138. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
139. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo"
140. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent"
141. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo"
142. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo"
143. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent"
144. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo"
145. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent"
146. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent"
147. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
148. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator"
149. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator"
150. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator"
151. Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nu_core_data_master_translator"
152. Port Connectivity Checks: "system:system_inst|system_onchip_memory2_0:onchip_memory2_0"
153. Port Connectivity Checks: "system:system_inst"
154. Post-Synthesis Netlist Statistics for Top Partition
155. Elapsed Time Per Partition
156. Analysis & Synthesis Messages
157. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 26 22:32:28 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; RISCV_CORE                                  ;
; Top-level Entity Name              ; RISCV_CORE                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,267                                       ;
;     Total combinational functions  ; 4,847                                       ;
;     Dedicated logic registers      ; 1,231                                       ;
; Total registers                    ; 1231                                        ;
; Total pins                         ; 67                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 331,776                                     ;
; Embedded Multiplier 9-bit elements ; 23                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; RISCV_CORE         ; RISCV_CORE         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                       ; Library ;
+-------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../Code/flash/main.hex                                                                    ; yes             ; User Hexadecimal (Intel-Format) File                  ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/Code/flash/main.hex                                                                                  ;         ;
; system/synthesis/system.v                                                                 ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/system.v                                                                 ; system  ;
; system/synthesis/submodules/altera_reset_controller.v                                     ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_reset_controller.v                                     ; system  ;
; system/synthesis/submodules/altera_reset_synchronizer.v                                   ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_reset_synchronizer.v                                   ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v                                    ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; system  ;
; system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                    ; system  ;
; system/synthesis/submodules/altera_avalon_st_clock_crosser.v                              ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_avalon_st_clock_crosser.v                              ; system  ;
; system/synthesis/submodules/altera_std_synchronizer_nocut.v                               ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_std_synchronizer_nocut.v                               ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; system  ;
; system/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_arbitrator.sv                                   ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv                     ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv                        ; system  ;
; system/synthesis/submodules/system_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router.sv                            ; system  ;
; system/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_avalon_sc_fifo.v                                       ; system  ;
; system/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_slave_agent.sv                                  ; system  ;
; system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ; system  ;
; system/synthesis/submodules/altera_merlin_master_agent.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_master_agent.sv                                 ; system  ;
; system/synthesis/submodules/altera_merlin_slave_translator.sv                             ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_slave_translator.sv                             ; system  ;
; system/synthesis/submodules/altera_merlin_master_translator.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_master_translator.sv                            ; system  ;
; system/synthesis/submodules/uart_ip.vhd                                                   ; yes             ; User VHDL File                                        ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip.vhd                                                   ; system  ;
; system/synthesis/submodules/uart_ip_avalon_interface.v                                    ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip_avalon_interface.v                                    ; system  ;
; system/synthesis/submodules/uart_ip_verilog_wrapper.v                                     ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip_verilog_wrapper.v                                     ; system  ;
; system/synthesis/submodules/uart_rx.vhd                                                   ; yes             ; User VHDL File                                        ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_rx.vhd                                                   ; system  ;
; system/synthesis/submodules/uart_tx.vhd                                                   ; yes             ; User VHDL File                                        ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_tx.vhd                                                   ; system  ;
; system/synthesis/submodules/timer_module.v                                                ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/timer_module.v                                                ; system  ;
; system/synthesis/submodules/system_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_onchip_memory2_0.v                                     ; system  ;
; system/synthesis/submodules/gpio_module.v                                                 ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/gpio_module.v                                                 ; system  ;
; system/synthesis/submodules/ALU.v                                                         ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v                                                         ; system  ;
; system/synthesis/submodules/Branch_comp.v                                                 ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Branch_comp.v                                                 ; system  ;
; system/synthesis/submodules/Control_Path.v                                                ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Control_Path.v                                                ; system  ;
; system/synthesis/submodules/Core.v                                                        ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v                                                        ; system  ;
; system/synthesis/submodules/FPU.v                                                         ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v                                                         ; system  ;
; system/synthesis/submodules/IMM_gen.v                                                     ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/IMM_gen.v                                                     ; system  ;
; system/synthesis/submodules/Program_Counter.v                                             ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Program_Counter.v                                             ; system  ;
; system/synthesis/submodules/REG_FILE.v                                                    ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/REG_FILE.v                                                    ; system  ;
; system/synthesis/submodules/core2avl.v                                                    ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/core2avl.v                                                    ; system  ;
; system/synthesis/submodules/forward_mem.v                                                 ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/forward_mem.v                                                 ; system  ;
; system/synthesis/submodules/forwarding_br.v                                               ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/forwarding_br.v                                               ; system  ;
; system/synthesis/submodules/mux2to1.v                                                     ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/mux2to1.v                                                     ; system  ;
; system/synthesis/submodules/mux5to1.v                                                     ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/mux5to1.v                                                     ; system  ;
; system/synthesis/submodules/pcALU.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/pcALU.v                                                       ; system  ;
; system/synthesis/submodules/reg.v                                                         ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/reg.v                                                         ; system  ;
; system/synthesis/submodules/register_stall.v                                              ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/register_stall.v                                              ; system  ;
; system/synthesis/submodules/stall_line.v                                                  ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/stall_line.v                                                  ; system  ;
; pll_8m.v                                                                                  ; yes             ; User Wizard-Generated File                            ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/pll_8m.v                                                                                  ;         ;
; RISCV_CORE.v                                                                              ; yes             ; User Verilog HDL File                                 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v                                                                              ;         ;
; regfile.txt                                                                               ; yes             ; Auto-Found File                                       ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/regfile.txt                                                                               ;         ;
; altpll.tdf                                                                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                                ;         ;
; aglobal181.inc                                                                            ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                            ;         ;
; stratix_pll.inc                                                                           ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                           ;         ;
; stratixii_pll.inc                                                                         ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                         ;         ;
; cycloneii_pll.inc                                                                         ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                         ;         ;
; db/pll_8m_altpll.v                                                                        ; yes             ; Auto-Generated Megafunction                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/pll_8m_altpll.v                                                                        ;         ;
; altsyncram.tdf                                                                            ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;         ;
; stratix_ram_block.inc                                                                     ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;         ;
; lpm_mux.inc                                                                               ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;         ;
; lpm_decode.inc                                                                            ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;         ;
; a_rdenreg.inc                                                                             ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;         ;
; altrom.inc                                                                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                ;         ;
; altram.inc                                                                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                ;         ;
; altdpram.inc                                                                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                              ;         ;
; db/altsyncram_g262.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/altsyncram_g262.tdf                                                                    ;         ;
; db/decode_97a.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/decode_97a.tdf                                                                         ;         ;
; db/mux_63b.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/mux_63b.tdf                                                                            ;         ;
; db/altsyncram_jpg1.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/altsyncram_jpg1.tdf                                                                    ;         ;
; db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif                                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif                                              ;         ;
; lpm_mult.tdf                                                                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                              ;         ;
; lpm_add_sub.inc                                                                           ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                           ;         ;
; multcore.inc                                                                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                              ;         ;
; bypassff.inc                                                                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                              ;         ;
; altshift.inc                                                                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                              ;         ;
; db/mult_qgs.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/mult_qgs.tdf                                                                           ;         ;
; db/mult_tns.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/mult_tns.tdf                                                                           ;         ;
; db/mult_uns.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/mult_uns.tdf                                                                           ;         ;
+-------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                        ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimated Total logic elements              ; 5,267                                ;
;                                             ;                                      ;
; Total combinational functions               ; 4847                                 ;
; Logic element usage by number of LUT inputs ;                                      ;
;     -- 4 input functions                    ; 2365                                 ;
;     -- 3 input functions                    ; 1791                                 ;
;     -- <=2 input functions                  ; 691                                  ;
;                                             ;                                      ;
; Logic elements by mode                      ;                                      ;
;     -- normal mode                          ; 3967                                 ;
;     -- arithmetic mode                      ; 880                                  ;
;                                             ;                                      ;
; Total registers                             ; 1231                                 ;
;     -- Dedicated logic registers            ; 1231                                 ;
;     -- I/O registers                        ; 0                                    ;
;                                             ;                                      ;
; I/O pins                                    ; 67                                   ;
; Total memory bits                           ; 331776                               ;
;                                             ;                                      ;
; Embedded Multiplier 9-bit elements          ; 23                                   ;
;                                             ;                                      ;
; Total PLLs                                  ; 1                                    ;
;     -- PLLs                                 ; 1                                    ;
;                                             ;                                      ;
; Maximum fan-out node                        ; system:system_inst|Core:nu_core|clk1 ;
; Maximum fan-out                             ; 929                                  ;
; Total fan-out                               ; 23412                                ;
; Average fan-out                             ; 3.63                                 ;
+---------------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                          ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |RISCV_CORE                                                                 ; 4847 (22)           ; 1231 (0)                  ; 331776      ; 0          ; 23           ; 1       ; 11        ; 67   ; 0            ; 0          ; |RISCV_CORE                                                                                                                                                                                                                  ; RISCV_CORE                               ; work         ;
;    |hex_out:h0|                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|hex_out:h0                                                                                                                                                                                                       ; hex_out                                  ; work         ;
;    |hex_out:h1|                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|hex_out:h1                                                                                                                                                                                                       ; hex_out                                  ; work         ;
;    |hex_out:h2|                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|hex_out:h2                                                                                                                                                                                                       ; hex_out                                  ; work         ;
;    |hex_out:h3|                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|hex_out:h3                                                                                                                                                                                                       ; hex_out                                  ; work         ;
;    |hex_out:h4|                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|hex_out:h4                                                                                                                                                                                                       ; hex_out                                  ; work         ;
;    |pll_8m:pll_8m_inst|                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|pll_8m:pll_8m_inst                                                                                                                                                                                               ; pll_8m                                   ; work         ;
;       |altpll:altpll_component|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|pll_8m:pll_8m_inst|altpll:altpll_component                                                                                                                                                                       ; altpll                                   ; work         ;
;          |pll_8m_altpll:auto_generated|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|pll_8m:pll_8m_inst|altpll:altpll_component|pll_8m_altpll:auto_generated                                                                                                                                          ; pll_8m_altpll                            ; work         ;
;    |system:system_inst|                                                     ; 4790 (0)            ; 1231 (0)                  ; 331776      ; 0          ; 23           ; 1       ; 11        ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst                                                                                                                                                                                               ; system                                   ; system       ;
;       |Core:nu_core|                                                        ; 4366 (395)          ; 802 (1)                   ; 4096        ; 0          ; 23           ; 1       ; 11        ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core                                                                                                                                                                                  ; Core                                     ; system       ;
;          |ALU:alu|                                                          ; 2557 (1205)         ; 0 (0)                     ; 0           ; 0          ; 23           ; 1       ; 11        ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu                                                                                                                                                                          ; ALU                                      ; system       ;
;             |FPU:FPU_inst|                                                  ; 1181 (4)            ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst                                                                                                                                                             ; FPU                                      ; system       ;
;                |adder:adder_inst|                                           ; 724 (724)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst                                                                                                                                            ; adder                                    ; system       ;
;                |fp2int:fp2int_inst|                                         ; 191 (191)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|fp2int:fp2int_inst                                                                                                                                          ; fp2int                                   ; system       ;
;                |int2fp:int2fp_inst|                                         ; 180 (180)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|int2fp:int2fp_inst                                                                                                                                          ; int2fp                                   ; system       ;
;                |multiply:multiply_inst|                                     ; 82 (30)             ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst                                                                                                                                      ; multiply                                 ; system       ;
;                   |lpm_mult:Mult0|                                          ; 52 (0)              ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst|lpm_mult:Mult0                                                                                                                       ; lpm_mult                                 ; work         ;
;                      |mult_tns:auto_generated|                              ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 7            ; 1       ; 3         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst|lpm_mult:Mult0|mult_tns:auto_generated                                                                                               ; mult_tns                                 ; work         ;
;             |lpm_mult:Mult0|                                                ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult0                                                                                                                                                           ; lpm_mult                                 ; work         ;
;                |mult_qgs:auto_generated|                                    ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated                                                                                                                                   ; mult_qgs                                 ; work         ;
;             |lpm_mult:Mult1|                                                ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult1                                                                                                                                                           ; lpm_mult                                 ; work         ;
;                |mult_uns:auto_generated|                                    ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult1|mult_uns:auto_generated                                                                                                                                   ; mult_uns                                 ; work         ;
;          |Branch_comp:branch|                                               ; 85 (85)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|Branch_comp:branch                                                                                                                                                               ; Branch_comp                              ; system       ;
;          |Control_Path:Control|                                             ; 58 (58)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|Control_Path:Control                                                                                                                                                             ; Control_Path                             ; system       ;
;          |IMM_gen:IMM_gen_inst|                                             ; 57 (57)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|IMM_gen:IMM_gen_inst                                                                                                                                                             ; IMM_gen                                  ; system       ;
;          |Program_Counter:pc|                                               ; 31 (31)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|Program_Counter:pc                                                                                                                                                               ; Program_Counter                          ; system       ;
;          |REG_FILE:regfile_float|                                           ; 9 (9)               ; 150 (150)                 ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile_float                                                                                                                                                           ; REG_FILE                                 ; system       ;
;             |altsyncram:regfile_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_0                                                                                                                                  ; altsyncram                               ; work         ;
;                |altsyncram_jpg1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_0|altsyncram_jpg1:auto_generated                                                                                                   ; altsyncram_jpg1                          ; work         ;
;             |altsyncram:regfile_rtl_1|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_1                                                                                                                                  ; altsyncram                               ; work         ;
;                |altsyncram_jpg1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_1|altsyncram_jpg1:auto_generated                                                                                                   ; altsyncram_jpg1                          ; work         ;
;          |REG_FILE:regfile|                                                 ; 10 (10)             ; 150 (150)                 ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile                                                                                                                                                                 ; REG_FILE                                 ; system       ;
;             |altsyncram:regfile_rtl_0|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0                                                                                                                                        ; altsyncram                               ; work         ;
;                |altsyncram_jpg1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0|altsyncram_jpg1:auto_generated                                                                                                         ; altsyncram_jpg1                          ; work         ;
;             |altsyncram:regfile_rtl_1|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_1                                                                                                                                        ; altsyncram                               ; work         ;
;                |altsyncram_jpg1:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_1|altsyncram_jpg1:auto_generated                                                                                                         ; altsyncram_jpg1                          ; work         ;
;          |core2avl:core2avl_inst|                                           ; 207 (207)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|core2avl:core2avl_inst                                                                                                                                                           ; core2avl                                 ; system       ;
;          |forward_mem:forward_mem_inst|                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|forward_mem:forward_mem_inst                                                                                                                                                     ; forward_mem                              ; system       ;
;          |forwarding_br:forwarding_br_inst|                                 ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|forwarding_br:forwarding_br_inst                                                                                                                                                 ; forwarding_br                            ; system       ;
;          |mux2to1:mux2to1_inst1|                                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|mux2to1:mux2to1_inst1                                                                                                                                                            ; mux2to1                                  ; system       ;
;          |mux2to1:mux2to1_inst2|                                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|mux2to1:mux2to1_inst2                                                                                                                                                            ; mux2to1                                  ; system       ;
;          |mux2to1:mux2to1_inst4|                                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|mux2to1:mux2to1_inst4                                                                                                                                                            ; mux2to1                                  ; system       ;
;          |mux2to1:mux2to1_inst8|                                            ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|mux2to1:mux2to1_inst8                                                                                                                                                            ; mux2to1                                  ; system       ;
;          |mux5to1:mux5to1_inst1|                                            ; 105 (105)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|mux5to1:mux5to1_inst1                                                                                                                                                            ; mux5to1                                  ; system       ;
;          |mux5to1:mux5to1_inst|                                             ; 106 (106)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|mux5to1:mux5to1_inst                                                                                                                                                             ; mux5to1                                  ; system       ;
;          |pcALU:pcALU_inst|                                                 ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|pcALU:pcALU_inst                                                                                                                                                                 ; pcALU                                    ; system       ;
;          |register:regIE_ex|                                                ; 11 (11)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_ex                                                                                                                                                                ; register                                 ; system       ;
;          |register:regIE_fpu|                                               ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_fpu                                                                                                                                                               ; register                                 ; system       ;
;          |register:regIE_imm|                                               ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_imm                                                                                                                                                               ; register                                 ; system       ;
;          |register:regIE_mode|                                              ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_mode                                                                                                                                                              ; register                                 ; system       ;
;          |register:regIE_m|                                                 ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_m                                                                                                                                                                 ; register                                 ; system       ;
;          |register:regIE_pc|                                                ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_pc                                                                                                                                                                ; register                                 ; system       ;
;          |register:regIE_rd|                                                ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_rd                                                                                                                                                                ; register                                 ; system       ;
;          |register:regIE_rs1add|                                            ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_rs1add                                                                                                                                                            ; register                                 ; system       ;
;          |register:regIE_rs1|                                               ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_rs1                                                                                                                                                               ; register                                 ; system       ;
;          |register:regIE_rs2add|                                            ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_rs2add                                                                                                                                                            ; register                                 ; system       ;
;          |register:regIE_rs2|                                               ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_rs2                                                                                                                                                               ; register                                 ; system       ;
;          |register:regIE_wb|                                                ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIE_wb                                                                                                                                                                ; register                                 ; system       ;
;          |register:regIMEM_aluout|                                          ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIMEM_aluout                                                                                                                                                          ; register                                 ; system       ;
;          |register:regIMEM_fpu|                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIMEM_fpu                                                                                                                                                             ; register                                 ; system       ;
;          |register:regIMEM_mode|                                            ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIMEM_mode                                                                                                                                                            ; register                                 ; system       ;
;          |register:regIMEM_m|                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIMEM_m                                                                                                                                                               ; register                                 ; system       ;
;          |register:regIMEM_pc|                                              ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIMEM_pc                                                                                                                                                              ; register                                 ; system       ;
;          |register:regIMEM_rd|                                              ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIMEM_rd                                                                                                                                                              ; register                                 ; system       ;
;          |register:regIMEM_rs2|                                             ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIMEM_rs2                                                                                                                                                             ; register                                 ; system       ;
;          |register:regIMEM_wb|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIMEM_wb                                                                                                                                                              ; register                                 ; system       ;
;          |register:regIWB_aluout|                                           ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIWB_aluout                                                                                                                                                           ; register                                 ; system       ;
;          |register:regIWB_dmout|                                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIWB_dmout                                                                                                                                                            ; register                                 ; system       ;
;          |register:regIWB_fpu|                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIWB_fpu                                                                                                                                                              ; register                                 ; system       ;
;          |register:regIWB_pc|                                               ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIWB_pc                                                                                                                                                               ; register                                 ; system       ;
;          |register:regIWB_rd|                                               ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIWB_rd                                                                                                                                                               ; register                                 ; system       ;
;          |register:regIWB_wb|                                               ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIWB_wb                                                                                                                                                               ; register                                 ; system       ;
;          |register_stall:regID_im|                                          ; 50 (50)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register_stall:regID_im                                                                                                                                                          ; register_stall                           ; system       ;
;          |register_stall:regID_pc|                                          ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register_stall:regID_pc                                                                                                                                                          ; register_stall                           ; system       ;
;          |register_stall:reg_pc_out_sync|                                   ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|register_stall:reg_pc_out_sync                                                                                                                                                   ; register_stall                           ; system       ;
;          |stall_line:stall_line_inst|                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|Core:nu_core|stall_line:stall_line_inst                                                                                                                                                       ; stall_line                               ; system       ;
;       |altera_reset_controller:rst_controller_001|                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|altera_reset_controller:rst_controller_001                                                                                                                                                    ; altera_reset_controller                  ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                         ; altera_reset_synchronizer                ; system       ;
;       |altera_reset_controller:rst_controller|                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|altera_reset_controller:rst_controller                                                                                                                                                        ; altera_reset_controller                  ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                             ; altera_reset_synchronizer                ; system       ;
;       |gpio_module:gpio_0|                                                  ; 67 (67)             ; 96 (96)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|gpio_module:gpio_0                                                                                                                                                                            ; gpio_module                              ; system       ;
;       |system_mm_interconnect_0:mm_interconnect_0|                          ; 180 (0)             ; 161 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                    ; system_mm_interconnect_0                 ; system       ;
;          |altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|       ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo                                                                                         ; altera_avalon_sc_fifo                    ; system       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|         ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                           ; altera_avalon_sc_fifo                    ; system       ;
;          |altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|      ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo                                                                                        ; altera_avalon_sc_fifo                    ; system       ;
;          |altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|     ; 20 (20)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo                                                                                       ; altera_avalon_sc_fifo                    ; system       ;
;          |altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|       ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo                                                                                         ; altera_avalon_sc_fifo                    ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|             ; 4 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                               ; altera_avalon_st_handshake_clock_crosser ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                      ; 4 (4)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                      ; altera_avalon_st_clock_crosser           ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|       ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ; altera_std_synchronizer_nocut            ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|       ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ; altera_std_synchronizer_nocut            ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                 ; 4 (0)               ; 32 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                   ; altera_avalon_st_handshake_clock_crosser ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                      ; 4 (4)               ; 32 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                          ; altera_avalon_st_clock_crosser           ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|       ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer     ; altera_std_synchronizer_nocut            ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|       ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer     ; altera_std_synchronizer_nocut            ; system       ;
;          |altera_merlin_master_agent:nu_core_data_master_agent|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent                                                                                               ; altera_merlin_master_agent               ; system       ;
;          |altera_merlin_master_translator:nu_core_data_master_translator|   ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nu_core_data_master_translator                                                                                     ; altera_merlin_master_translator          ; system       ;
;          |altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|            ; 4 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent                                                                                              ; altera_merlin_slave_agent                ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                ; altera_merlin_burst_uncompressor         ; system       ;
;          |altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator|  ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator                                                                                    ; altera_merlin_slave_translator           ; system       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                      ; altera_merlin_slave_translator           ; system       ;
;          |altera_merlin_slave_translator:timer_0_avalon_slave_0_translator| ; 34 (34)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator                                                                                   ; altera_merlin_slave_translator           ; system       ;
;          |altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|  ; 2 (2)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator                                                                                    ; altera_merlin_slave_translator           ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                       ; system_mm_interconnect_0_cmd_demux       ; system       ;
;          |system_mm_interconnect_0_router:router|                           ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                             ; system_mm_interconnect_0_router          ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                         ; 77 (77)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                           ; system_mm_interconnect_0_rsp_mux         ; system       ;
;       |system_onchip_memory2_0:onchip_memory2_0|                            ; 3 (0)               ; 2 (0)                     ; 327680      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                      ; system_onchip_memory2_0                  ; system       ;
;          |altsyncram:the_altsyncram|                                        ; 3 (0)               ; 2 (0)                     ; 327680      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                            ; altsyncram                               ; work         ;
;             |altsyncram_g262:auto_generated|                                ; 3 (0)               ; 2 (2)                     ; 327680      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g262:auto_generated                                                                                             ; altsyncram_g262                          ; work         ;
;                |decode_97a:decode2|                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g262:auto_generated|decode_97a:decode2                                                                          ; decode_97a                               ; work         ;
;       |timer_module:timer_0|                                                ; 66 (66)             ; 107 (107)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|timer_module:timer_0                                                                                                                                                                          ; timer_module                             ; system       ;
;       |uart_ip_avalon_interface:uart_0|                                     ; 108 (21)            ; 57 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0                                                                                                                                                               ; uart_ip_avalon_interface                 ; system       ;
;          |uart_ip_verilog_wrapper:inst1|                                    ; 87 (0)              ; 47 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1                                                                                                                                 ; uart_ip_verilog_wrapper                  ; system       ;
;             |uart_ip:u0|                                                    ; 87 (0)              ; 47 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0                                                                                                                      ; uart_ip                                  ; system       ;
;                |uart_rx:u1|                                                 ; 56 (56)             ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_rx:u1                                                                                                           ; uart_rx                                  ; system       ;
;                |uart_tx:u0|                                                 ; 31 (31)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0                                                                                                           ; uart_tx                                  ; system       ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------+
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_0|altsyncram_jpg1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif                      ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_1|altsyncram_jpg1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif                      ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0|altsyncram_jpg1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif                      ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_1|altsyncram_jpg1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif                      ;
; system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g262:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 10240        ; 32           ; 10240        ; 32           ; 327680 ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/Code/flash/main.hex ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 11          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 23          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 9           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                       ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL                                   ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|pll_8m:pll_8m_inst                                                                                                                                                                                        ; pll_8m.v        ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst                                                                                                                                                                                        ; system.qsys     ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                             ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                ; system.qsys     ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                            ; system.qsys     ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                            ; system.qsys     ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; system.qsys     ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                            ; system.qsys     ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                    ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                            ; system.qsys     ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                        ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent                                                                                       ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo                                                                                  ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator                                                                             ; system.qsys     ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent                                                                                        ; system.qsys     ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nu_core_data_master_translator                                                                              ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                         ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                    ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                               ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                      ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                              ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_002                                                                                              ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_003                                                                                              ; system.qsys     ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_004                                                                                              ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                        ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                            ; system.qsys     ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                    ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent                                                                                      ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo                                                                                 ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator                                                                            ; system.qsys     ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent                                                                                       ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo                                                                                ; system.qsys     ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo                                                                                  ; system.qsys     ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator                                                                             ; system.qsys     ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|system_onchip_memory2_0:onchip_memory2_0                                                                                                                                               ; system.qsys     ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|altera_reset_controller:rst_controller                                                                                                                                                 ; system.qsys     ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |RISCV_CORE|system:system_inst|altera_reset_controller:rst_controller_001                                                                                                                                             ; system.qsys     ;
+--------+------------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_rx:u1|f_state ;
+---------------------+----------------+--------------------+---------------------+----------------------------------------------------------+
; Name                ; f_state.s_done ; f_state.s_get_data ; f_state.s_get_start ; f_state.s_idle                                           ;
+---------------------+----------------+--------------------+---------------------+----------------------------------------------------------+
; f_state.s_idle      ; 0              ; 0                  ; 0                   ; 0                                                        ;
; f_state.s_get_start ; 0              ; 0                  ; 1                   ; 1                                                        ;
; f_state.s_get_data  ; 0              ; 1                  ; 0                   ; 1                                                        ;
; f_state.s_done      ; 1              ; 0                  ; 0                   ; 1                                                        ;
+---------------------+----------------+--------------------+---------------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0|f_state ;
+-----------------+----------------+----------------+-----------------+----------------------------------------------------------------------+
; Name            ; f_state.s_stop ; f_state.s_data ; f_state.s_start ; f_state.s_idle                                                       ;
+-----------------+----------------+----------------+-----------------+----------------------------------------------------------------------+
; f_state.s_idle  ; 0              ; 0              ; 0               ; 0                                                                    ;
; f_state.s_start ; 0              ; 0              ; 1               ; 1                                                                    ;
; f_state.s_data  ; 0              ; 1              ; 0               ; 1                                                                    ;
; f_state.s_stop  ; 1              ; 0              ; 0               ; 1                                                                    ;
+-----------------+----------------+----------------+-----------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |RISCV_CORE|system:system_inst|Core:nu_core|core2avl:core2avl_inst|current ;
+--------------+--------------+------------+-------------------------------------------------+
; Name         ; current.IDLE ; current.S2 ; current.S1                                      ;
+--------------+--------------+------------+-------------------------------------------------+
; current.IDLE ; 0            ; 0          ; 0                                               ;
; current.S1   ; 1            ; 0          ; 1                                               ;
; current.S2   ; 1            ; 1          ; 0                                               ;
+--------------+--------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                              ; yes                                                              ; yes                                        ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                              ; yes                                                              ; yes                                        ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; yes                                                              ; yes                                        ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 12                                                                                                                                                                                ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                          ; Reason for Removal                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,87,88]                 ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,87,88]                ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                          ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[8..31]                                                   ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_chipselect_pre                                                        ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator|av_chipselect_pre                                                        ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                      ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                      ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                   ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                   ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                      ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                      ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                   ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                   ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                      ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]     ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                      ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]     ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                   ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                   ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                    ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                    ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                    ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                    ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]   ;
; system:system_inst|Core:nu_core|Program_Counter:pc|pc_out[0]                                                                                                                                           ; Merged with system:system_inst|Core:nu_core|register_stall:reg_pc_out_sync|out[0]                                                                 ;
; system:system_inst|Core:nu_core|Program_Counter:pc|pc_out[1]                                                                                                                                           ; Merged with system:system_inst|Core:nu_core|register_stall:reg_pc_out_sync|out[1]                                                                 ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator|waitrequest_reset_override                                               ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent|hold_waitrequest   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                 ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent|hold_waitrequest   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator|waitrequest_reset_override                                              ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent|hold_waitrequest   ;
; system:system_inst|Core:nu_core|register:regIMEM_wb|out[2]                                                                                                                                             ; Merged with system:system_inst|Core:nu_core|register:regIMEM_m|out[1]                                                                             ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                    ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                    ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                    ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                    ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                      ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]     ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                      ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]     ;
; system:system_inst|Core:nu_core|register:regIE_wb|out[2]                                                                                                                                               ; Merged with system:system_inst|Core:nu_core|register:regIE_m|out[1]                                                                               ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                  ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                   ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                   ; Merged with system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10] ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]    ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8..31]                      ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8..31]                     ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                             ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                            ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                      ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                    ; Lost fanout                                                                                                                                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][104]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][104]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                            ;
; system:system_inst|Core:nu_core|core2avl:core2avl_inst|current.S1                                                                                                                                      ; Lost fanout                                                                                                                                       ;
; system:system_inst|Core:nu_core|core2avl:core2avl_inst|current.S2                                                                                                                                      ; Lost fanout                                                                                                                                       ;
; system:system_inst|Core:nu_core|core2avl:core2avl_inst|current.IDLE                                                                                                                                    ; Lost fanout                                                                                                                                       ;
; Total Number of Removed Registers = 216                                                                                                                                                                ;                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68] ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                         ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                 ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],  ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],  ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],  ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                       ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                        ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                 ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],  ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],  ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],  ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                   ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],    ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],    ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],    ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[10]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[0][10],                                                               ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                      ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[31]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo|mem[1][31],                                                               ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                      ;
;                                                                                                                                                                            ;                           ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[8]                           ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                       ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[9]                           ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                       ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                       ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[20]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[11]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[12]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[13]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[14]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[15]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[16]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[17]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[18]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[19]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[21]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[22]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[23]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[24]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[25]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[26]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[27]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[28]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[29]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[30]                          ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                      ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75] ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                         ;
;                                                                                                                                                                            ; due to stuck port data_in ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                        ; Lost Fanouts              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][104]                                      ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][104]                                                                ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                        ; Lost Fanouts              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][104]                                       ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][104]                                                                 ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88] ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                          ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104]                                         ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104]                                                                   ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                        ; Lost Fanouts              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                        ; Lost Fanouts              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                  ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][87]                                       ; Lost Fanouts              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][87]                                                                 ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[0][88]                                       ; Lost Fanouts              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo|mem[1][88]                                                                 ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                          ; Lost Fanouts              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                    ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                          ; Lost Fanouts              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                    ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74] ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                          ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87] ; Stuck at GND              ; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                          ;
;                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1231  ;
; Number of registers using Synchronous Clear  ; 149   ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 209   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 323   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 592     ;
; system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent|hold_waitrequest          ; 8       ;
; system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[16]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[16]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[14]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[14]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[12]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[12]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[74]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[74]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[74]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[74]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[72]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[72]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[72]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[72]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[70]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[70]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[70]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[70]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[68]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[68]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[68]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[68]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[66]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[66]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[66]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[66]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[64]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[64]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[64]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[64]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[62]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[62]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[62]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[62]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[60]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[60]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[60]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[60]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[58]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[58]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[58]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[58]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[56]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[56]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[56]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[56]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[54]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[54]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[54]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[54]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[52]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[52]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[52]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[52]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[50]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[50]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[50]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[50]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[48]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[48]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[48]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[48]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[46]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[46]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[46]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[46]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[44]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[44]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[44]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[44]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[42]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[42]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[42]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[42]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[40]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[40]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[40]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[40]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[38]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[38]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[38]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[38]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[36]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[36]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[36]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[36]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[34]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[34]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[34]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[34]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[32]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[32]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[32]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[32]                                                                    ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[30]                                                              ; 1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[30]                                                                    ; 1       ;
; Total number of inverted registers = 144*                                                                                                    ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                             ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register Name                                                                   ; RAM Name                                                             ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[0]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[1]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[2]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[3]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[4]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[5]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[6]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[7]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[8]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[9]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[10]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[11]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[12]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[13]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[14]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[15]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[16]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[17]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[18]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[19]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[20]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[21]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[22]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[23]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[24]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[25]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[26]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[27]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[28]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[29]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[30]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[31]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[32]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[33]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[34]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[35]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[36]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[37]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[38]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[39]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[40]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[41]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[42]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[43]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[44]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[45]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[46]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[47]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[48]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[49]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[50]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[51]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[52]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[53]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[54]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[55]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[56]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[57]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[58]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[59]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[60]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[61]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[62]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[63]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[64]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[65]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[66]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[67]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[68]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[69]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[70]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[71]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[72]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[73]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0_bypass[74]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[0]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[1]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[2]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[3]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[4]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[5]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[6]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[7]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[8]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[9]        ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[10]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[11]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[12]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[13]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[14]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[15]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[16]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[17]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[18]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[19]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[20]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[21]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[22]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[23]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[24]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[25]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[26]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[27]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[28]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[29]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[30]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[31]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[32]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[33]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[34]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[35]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[36]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[37]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[38]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[39]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[40]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[41]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[42]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[43]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[44]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[45]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[46]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[47]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[48]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[49]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[50]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[51]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[52]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[53]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[54]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[55]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[56]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[57]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[58]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[59]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[60]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[61]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[62]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[63]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[64]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[65]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[66]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[67]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[68]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[69]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[70]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[71]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[72]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[73]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1_bypass[74]       ; system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1       ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[0]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[1]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[2]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[3]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[4]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[5]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[6]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[7]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[8]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[9]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[10] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[11] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[12] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[13] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[14] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[15] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[16] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[17] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[18] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[19] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[20] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[21] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[22] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[23] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[24] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[25] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[26] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[27] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[28] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[29] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[30] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[31] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[32] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[33] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[34] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[35] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[36] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[37] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[38] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[39] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[40] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[41] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[42] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[43] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[44] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[45] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[46] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[47] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[48] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[49] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[50] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[51] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[52] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[53] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[54] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[55] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[56] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[57] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[58] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[59] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[60] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[61] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[62] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[63] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[64] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[65] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[66] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[67] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[68] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[69] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[70] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[71] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[72] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[73] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0_bypass[74] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[0]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[1]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[2]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[3]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[4]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[5]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[6]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[7]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[8]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[9]  ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[10] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[11] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[12] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[13] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[14] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[15] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[16] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[17] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[18] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[19] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[20] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[21] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[22] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[23] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[24] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[25] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[26] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[27] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[28] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[29] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[30] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[31] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[32] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[33] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[34] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[35] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[36] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[37] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[38] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[39] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[40] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[41] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[42] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[43] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[44] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[45] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[46] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[47] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[48] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[49] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[50] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[51] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[52] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[53] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[54] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[55] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[56] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[57] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[58] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[59] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[60] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[61] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[62] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[63] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[64] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[65] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[66] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[67] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[68] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[69] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[70] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[71] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[72] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[73] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1_bypass[74] ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1 ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0|f_clk_count[3]                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_rx:u1|f_clk_cnt[6]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_rx:u1|f_bit_cnt[2]                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |RISCV_CORE|system:system_inst|Core:nu_core|register_stall:reg_pc_out_sync|out[10]                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|Core:nu_core|register:regIMEM_rs2|out[12]                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISCV_CORE|system:system_inst|timer_module:timer_0|module_reg[0][1]                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISCV_CORE|system:system_inst|timer_module:timer_0|module_reg[2][11]                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|udr_tx[7]                                                                                      ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |RISCV_CORE|system:system_inst|Core:nu_core|Program_Counter:pc|pc_out[17]                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[7]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator|av_readdata_pre[0]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0|f_bit_count[2]                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator|av_readdata_pre[6] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|Core:nu_core|register_stall:reg_pc_out_sync|out[1]                                                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|Core:nu_core|register_stall:regID_im|out[7]                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |RISCV_CORE|system:system_inst|timer_module:timer_0|div[1]                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |RISCV_CORE|system:system_inst|timer_module:timer_0|module_reg[1][31]                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|gpio_module:gpio_0|module_reg[1][17]                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |RISCV_CORE|system:system_inst|gpio_module:gpio_0|module_reg[0][21]                                                                                           ;
; 1:1                ; 32 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|timer_module:timer_0|Add0                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RISCV_CORE|system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_channel[0]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|core2avl:core2avl_inst|Mux17                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|core2avl:core2avl_inst|Mux5                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|mux2to1:mux2to1_inst8|mux_out[6]                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|r_m[12]                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|mux2to1:mux2to1_inst4|mux_out[15]                                                                                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|inst_addr[2]                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|IMM_gen:IMM_gen_inst|Mux24                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|compare[0]                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|b_m[22]                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|a_m[21]                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|fp2int:fp2int_inst|abs_int[17]                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|register_stall:regID_im|out                                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|IMM_gen:IMM_gen_inst|Mux0                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|core2avl:core2avl_inst|Mux43                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|b_m[15]                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|a_m[14]                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|fp2int:fp2int_inst|abs_int[14]                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|IMM_gen:IMM_gen_inst|Mux30                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|b_m[7]                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|a_m[7]                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|fp2int:fp2int_inst|abs_int[1]                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|fp2int:fp2int_inst|abs_int[4]                                                                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|IMM_gen:IMM_gen_inst|Mux15                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|b_m[3]                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|a_m[3]                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_rx:u1|Selector0                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0|Selector1                                  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 28 LEs               ; 21 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|core2avl:core2avl_inst|data2read[1]                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|b_m[0]                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst|a_m[0]                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |RISCV_CORE|system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0|Selector2                                  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 28 LEs               ; 21 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|core2avl:core2avl_inst|Mux62                                                                                      ;
; 48:1               ; 4 bits    ; 128 LEs       ; 68 LEs               ; 60 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|result[24]                                                                                                ;
; 48:1               ; 2 bits    ; 64 LEs        ; 36 LEs               ; 28 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|result[29]                                                                                                ;
; 56:1               ; 3 bits    ; 111 LEs       ; 66 LEs               ; 45 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|result[4]                                                                                                 ;
; 58:1               ; 3 bits    ; 114 LEs       ; 69 LEs               ; 45 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|result[16]                                                                                                ;
; 58:1               ; 6 bits    ; 228 LEs       ; 126 LEs              ; 102 LEs                ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|result[11]                                                                                                ;
; 58:1               ; 2 bits    ; 76 LEs        ; 44 LEs               ; 32 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|result[2]                                                                                                 ;
; 60:1               ; 2 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|result[19]                                                                                                ;
; 62:1               ; 2 bits    ; 82 LEs        ; 48 LEs               ; 34 LEs                 ; No         ; |RISCV_CORE|system:system_inst|Core:nu_core|ALU:alu|result[21]                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g262:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                   ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0|altsyncram_jpg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_1|altsyncram_jpg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_0|altsyncram_jpg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_1|altsyncram_jpg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_8m:pll_8m_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_8m ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 8                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 25                       ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                   ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; pll_8m_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; MAX 10                   ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; FLASH_SIZE     ; 11    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register_stall:reg_pc_out_sync ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register_stall:regID_im ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register_stall:regID_pc ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_fpu ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_wb ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_m ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_ex ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_pc ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rs1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rs2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_imm ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rd ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rs1add ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_rs2add ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIE_mode ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_rs2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_aluout ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_wb ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_rd ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_m ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_pc ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_mode ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIMEM_fpu ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|core2avl:core2avl_inst ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                             ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_wb ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_fpu ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_aluout ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_dmout ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_rd ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|Core:nu_core|register:regIWB_pc ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------------------------------------------+---------------------+
; Parameter Name ; Value                                                             ; Type                ;
+----------------+-------------------------------------------------------------------+---------------------+
; INIT_FILE      ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/Code/flash/main.hex ; String              ;
+----------------+-------------------------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                                             ; Type                      ;
+------------------------------------+-------------------------------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                 ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                                                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                                                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                               ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                                                 ; Untyped                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                   ; Untyped                   ;
; WIDTH_A                            ; 32                                                                ; Signed Integer            ;
; WIDTHAD_A                          ; 14                                                                ; Signed Integer            ;
; NUMWORDS_A                         ; 10240                                                             ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                      ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                                              ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                                              ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                                              ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                                              ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                                              ; Untyped                   ;
; WIDTH_B                            ; 32                                                                ; Signed Integer            ;
; WIDTHAD_B                          ; 14                                                                ; Signed Integer            ;
; NUMWORDS_B                         ; 10240                                                             ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK1                                                            ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                            ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                                            ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                                                            ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                      ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                                            ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                                              ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                                              ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                                              ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                                              ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                                              ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                                              ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 4                                                                 ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 4                                                                 ; Signed Integer            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                              ; Untyped                   ;
; BYTE_SIZE                          ; 8                                                                 ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                              ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                              ; Untyped                   ;
; INIT_FILE                          ; /home/shaheer/Desktop/Projects/RISC/Demo/DE10/Code/flash/main.hex ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                            ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 10240                                                             ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                            ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                            ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                            ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                            ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                   ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                   ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                                             ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                             ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                                                 ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10                                                            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_g262                                                   ; Untyped                   ;
+------------------------------------+-------------------------------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0 ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                    ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; g_baudrate     ; 115200   ; Signed Integer                                                                                                          ;
; g_clkrate      ; 50000000 ; Signed Integer                                                                                                          ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_rx:u1 ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                    ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
; g_baudrate     ; 115200   ; Signed Integer                                                                                                          ;
; g_clkrate      ; 50000000 ; Signed Integer                                                                                                          ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nu_core_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_002|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_003|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_004|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                   ;
+------------------------------------+----------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                ;
; WIDTH_A                            ; 32                                           ; Untyped                                ;
; WIDTHAD_A                          ; 5                                            ; Untyped                                ;
; NUMWORDS_A                         ; 32                                           ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                ;
; WIDTH_B                            ; 32                                           ; Untyped                                ;
; WIDTHAD_B                          ; 5                                            ; Untyped                                ;
; NUMWORDS_B                         ; 32                                           ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                ;
; INIT_FILE                          ; db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                ;
; DEVICE_FAMILY                      ; MAX 10                                       ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_jpg1                              ; Untyped                                ;
+------------------------------------+----------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_1 ;
+------------------------------------+----------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                   ;
+------------------------------------+----------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                ;
; WIDTH_A                            ; 32                                           ; Untyped                                ;
; WIDTHAD_A                          ; 5                                            ; Untyped                                ;
; NUMWORDS_A                         ; 32                                           ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                ;
; WIDTH_B                            ; 32                                           ; Untyped                                ;
; WIDTHAD_B                          ; 5                                            ; Untyped                                ;
; NUMWORDS_B                         ; 32                                           ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                ;
; INIT_FILE                          ; db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                ;
; DEVICE_FAMILY                      ; MAX 10                                       ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_jpg1                              ; Untyped                                ;
+------------------------------------+----------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                         ;
+------------------------------------+----------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                      ;
; WIDTH_A                            ; 32                                           ; Untyped                                      ;
; WIDTHAD_A                          ; 5                                            ; Untyped                                      ;
; NUMWORDS_A                         ; 32                                           ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                      ;
; WIDTH_B                            ; 32                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 5                                            ; Untyped                                      ;
; NUMWORDS_B                         ; 32                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                      ;
; INIT_FILE                          ; db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                      ;
; DEVICE_FAMILY                      ; MAX 10                                       ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_jpg1                              ; Untyped                                      ;
+------------------------------------+----------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_1 ;
+------------------------------------+----------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                         ;
+------------------------------------+----------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                      ;
; WIDTH_A                            ; 32                                           ; Untyped                                      ;
; WIDTHAD_A                          ; 5                                            ; Untyped                                      ;
; NUMWORDS_A                         ; 32                                           ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                      ;
; WIDTH_B                            ; 32                                           ; Untyped                                      ;
; WIDTHAD_B                          ; 5                                            ; Untyped                                      ;
; NUMWORDS_B                         ; 32                                           ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                      ;
; INIT_FILE                          ; db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                      ;
; DEVICE_FAMILY                      ; MAX 10                                       ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_jpg1                              ; Untyped                                      ;
+------------------------------------+----------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                        ;
+------------------------------------------------+----------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                     ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                     ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                     ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                     ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                     ;
; LATENCY                                        ; 0        ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                     ;
+------------------------------------------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                            ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTHA                                     ; 23       ; Untyped                                                                         ;
; LPM_WIDTHB                                     ; 23       ; Untyped                                                                         ;
; LPM_WIDTHP                                     ; 46       ; Untyped                                                                         ;
; LPM_WIDTHR                                     ; 46       ; Untyped                                                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                         ;
; LATENCY                                        ; 0        ; Untyped                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                         ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                         ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult1 ;
+------------------------------------------------+----------+---------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                        ;
+------------------------------------------------+----------+---------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                              ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                     ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                     ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                     ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                     ;
; LATENCY                                        ; 0        ; Untyped                                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                     ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                     ;
; USE_EAB                                        ; OFF      ; Untyped                                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                     ;
; CBXI_PARAMETER                                 ; mult_uns ; Untyped                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                     ;
+------------------------------------------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; pll_8m:pll_8m_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                     ;
; Entity Instance                           ; system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 10240                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 10240                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_1             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; system:system_inst|Core:nu_core|REG_FILE:regfile_float|altsyncram:regfile_rtl_1       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                          ;
; Entity Instance                       ; system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult0                                     ;
;     -- LPM_WIDTHA                     ; 32                                                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                         ;
; Entity Instance                       ; system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                         ;
;     -- LPM_WIDTHB                     ; 23                                                                                         ;
;     -- LPM_WIDTHP                     ; 46                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                         ;
; Entity Instance                       ; system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult1                                     ;
;     -- LPM_WIDTHA                     ; 32                                                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                    ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nu_core_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst|system_onchip_memory2_0:onchip_memory2_0" ;
+------------+-------+----------+---------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                 ;
+------------+-------+----------+---------------------------------------------------------+
; reset_req  ; Input ; Info     ; Stuck at GND                                            ;
; freeze     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req2 ; Input ; Info     ; Stuck at GND                                            ;
+------------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system_inst"                                                                                                                                                                            ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; flash_address    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; flash_chipselect ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; flash_write      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; flash_writedata  ; Input ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; flash_byteenable ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 1231                        ;
;     CLR               ; 133                         ;
;     CLR SCLR          ; 9                           ;
;     CLR SCLR SLD      ; 32                          ;
;     ENA               ; 214                         ;
;     ENA CLR           ; 35                          ;
;     ENA SCLR          ; 42                          ;
;     ENA SCLR SLD      ; 32                          ;
;     SCLR              ; 34                          ;
;     plain             ; 700                         ;
; cycloneiii_io_obuf    ; 22                          ;
; cycloneiii_lcell_comb ; 4853                        ;
;     arith             ; 880                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 211                         ;
;         3 data inputs ; 667                         ;
;     normal            ; 3973                        ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 456                         ;
;         3 data inputs ; 1124                        ;
;         4 data inputs ; 2365                        ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 53.90                       ;
; Average LUT depth     ; 27.32                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 26 22:31:53 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_CORE -c RISCV_CORE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/system.v
    Info (12023): Found entity 1: system File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_001 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/uart_ip.vhd
    Info (12022): Found design unit 1: uart_ip-arch File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip.vhd Line: 23
    Info (12023): Found entity 1: uart_ip File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_ip_avalon_interface.v
    Info (12023): Found entity 1: uart_ip_avalon_interface File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip_avalon_interface.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/uart_ip_verilog_wrapper.v
    Info (12023): Found entity 1: uart_ip_verilog_wrapper File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip_verilog_wrapper.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/uart_rx.vhd
    Info (12022): Found design unit 1: uart_rx-rtl File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_rx.vhd Line: 19
    Info (12023): Found entity 1: uart_rx File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_rx.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file system/synthesis/submodules/uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-behave File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_tx.vhd Line: 21
    Info (12023): Found entity 1: uart_tx File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_tx.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer_module.v
    Info (12023): Found entity 1: timer_module File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/timer_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_memory2_0.v
    Info (12023): Found entity 1: system_onchip_memory2_0 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/gpio_module.v
    Info (12023): Found entity 1: gpio_module File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/gpio_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/ALU.v
    Info (12023): Found entity 1: ALU File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/Branch_comp.v
    Info (12023): Found entity 1: Branch_comp File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Branch_comp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/Control_Path.v
    Info (12023): Found entity 1: Control_Path File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Control_Path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/Core.v
    Info (12023): Found entity 1: Core File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file system/synthesis/submodules/FPU.v
    Info (12023): Found entity 1: FPU File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 1
    Info (12023): Found entity 2: adder File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 68
    Info (12023): Found entity 3: multiply File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 182
    Info (12023): Found entity 4: int2fp File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 233
    Info (12023): Found entity 5: fp2int File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/IMM_gen.v
    Info (12023): Found entity 1: IMM_gen File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/IMM_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/Program_Counter.v
    Info (12023): Found entity 1: Program_Counter File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Program_Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/REG_FILE.v
    Info (12023): Found entity 1: REG_FILE File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/REG_FILE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/core2avl.v
    Info (12023): Found entity 1: core2avl File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/core2avl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/forward_mem.v
    Info (12023): Found entity 1: forward_mem File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/forward_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/forwarding_br.v
    Info (12023): Found entity 1: forwarding_br File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/forwarding_br.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mux5to1.v
    Info (12023): Found entity 1: mux5to1 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/mux5to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pcALU.v
    Info (12023): Found entity 1: pcALU File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/pcALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/reg.v
    Info (12023): Found entity 1: register File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/register_stall.v
    Info (12023): Found entity 1: register_stall File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/register_stall.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system/synthesis/submodules/stall_line.v
    Info (12023): Found entity 1: stall_line File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/stall_line.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_8m.v
    Info (12023): Found entity 1: pll_8m File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/pll_8m.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_br.v
    Info (12023): Found entity 1: forwarding_br File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/forwarding_br.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcALU.v
    Info (12023): Found entity 1: pcALU File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/pcALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file REG_FILE.v
    Info (12023): Found entity 1: REG_FILE File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/REG_FILE.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file DMEM.v
    Info (12023): Found entity 1: DMEM File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/DMEM.v Line: 1
    Info (12023): Found entity 2: DRAM File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/DMEM.v Line: 96
Info (12021): Found 1 design units, including 1 entities, in source file stall_line.v
    Info (12023): Found entity 1: stall_line File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/stall_line.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg.v
    Info (12023): Found entity 1: register File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IMM_gen.v
    Info (12023): Found entity 1: IMM_gen File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/IMM_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Branch_comp.v
    Info (12023): Found entity 1: Branch_comp File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/Branch_comp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gpio_module.v
    Info (12023): Found entity 1: gpio_module File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/gpio_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer_module.v
    Info (12023): Found entity 1: timer_module File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/timer_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Core.v
    Info (12023): Found entity 1: Core File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/Core.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file FPU.v
    Info (12023): Found entity 1: FPU File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/FPU.v Line: 1
    Info (12023): Found entity 2: adder File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/FPU.v Line: 68
    Info (12023): Found entity 3: multiply File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/FPU.v Line: 182
    Info (12023): Found entity 4: int2fp File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/FPU.v Line: 233
    Info (12023): Found entity 5: fp2int File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/FPU.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file Program_Counter.v
    Info (12023): Found entity 1: Program_Counter File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/Program_Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Control_Path.v
    Info (12023): Found entity 1: Control_Path File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/Control_Path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file LED_7.v
    Info (12023): Found entity 1: LED_7 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/LED_7.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file RISCV_CORE.v
    Info (12023): Found entity 1: RISCV_CORE File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 1
    Info (12023): Found entity 2: hex_out File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forward_mem.v
    Info (12023): Found entity 1: forward_mem File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/forward_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file core2avl.v
    Info (12023): Found entity 1: core2avl File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/core2avl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux5to1.v
    Info (12023): Found entity 1: mux5to1 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/mux5to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IM.v
    Info (12023): Found entity 1: IM File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/IM.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_stall.v
    Info (12023): Found entity 1: register_stall File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/register_stall.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at core2avl.v(32): Parameter Declaration in module "core2avl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/core2avl.v Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at core2avl.v(33): Parameter Declaration in module "core2avl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/core2avl.v Line: 33
Warning (10222): Verilog HDL Parameter Declaration warning at core2avl.v(34): Parameter Declaration in module "core2avl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/core2avl.v Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at core2avl.v(32): Parameter Declaration in module "core2avl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/core2avl.v Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at core2avl.v(33): Parameter Declaration in module "core2avl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/core2avl.v Line: 33
Warning (10222): Verilog HDL Parameter Declaration warning at core2avl.v(34): Parameter Declaration in module "core2avl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/core2avl.v Line: 34
Info (12127): Elaborating entity "RISCV_CORE" for the top level hierarchy
Info (12128): Elaborating entity "hex_out" for hierarchy "hex_out:h5" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 13
Info (12128): Elaborating entity "pll_8m" for hierarchy "pll_8m:pll_8m_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 26
Info (12128): Elaborating entity "altpll" for hierarchy "pll_8m:pll_8m_inst|altpll:altpll_component" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/pll_8m.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll_8m:pll_8m_inst|altpll:altpll_component" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/pll_8m.v Line: 90
Info (12133): Instantiated megafunction "pll_8m:pll_8m_inst|altpll:altpll_component" with the following parameter: File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/pll_8m.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_8m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_8m_altpll.v
    Info (12023): Found entity 1: pll_8m_altpll File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/pll_8m_altpll.v Line: 29
Info (12128): Elaborating entity "pll_8m_altpll" for hierarchy "pll_8m:pll_8m_inst|altpll:altpll_component|pll_8m_altpll:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "system" for hierarchy "system:system_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 47
Info (12128): Elaborating entity "Core" for hierarchy "system:system_inst|Core:nu_core" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/system.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at Core.v(102): object "mask" assigned a value but never read File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 102
Info (12128): Elaborating entity "mux2to1" for hierarchy "system:system_inst|Core:nu_core|mux2to1:mux2to1_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 115
Info (12128): Elaborating entity "Program_Counter" for hierarchy "system:system_inst|Core:nu_core|Program_Counter:pc" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 122
Info (12128): Elaborating entity "register_stall" for hierarchy "system:system_inst|Core:nu_core|register_stall:reg_pc_out_sync" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 130
Info (12128): Elaborating entity "REG_FILE" for hierarchy "system:system_inst|Core:nu_core|REG_FILE:regfile" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 181
Info (12128): Elaborating entity "IMM_gen" for hierarchy "system:system_inst|Core:nu_core|IMM_gen:IMM_gen_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 203
Info (12128): Elaborating entity "register" for hierarchy "system:system_inst|Core:nu_core|register:regIE_fpu" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 217
Info (12128): Elaborating entity "register" for hierarchy "system:system_inst|Core:nu_core|register:regIE_wb" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 224
Info (12128): Elaborating entity "register" for hierarchy "system:system_inst|Core:nu_core|register:regIE_m" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 231
Info (12128): Elaborating entity "register" for hierarchy "system:system_inst|Core:nu_core|register:regIE_ex" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 238
Info (12128): Elaborating entity "register" for hierarchy "system:system_inst|Core:nu_core|register:regIE_pc" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 245
Info (12128): Elaborating entity "register" for hierarchy "system:system_inst|Core:nu_core|register:regIE_rd" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 274
Info (12128): Elaborating entity "forwarding_br" for hierarchy "system:system_inst|Core:nu_core|forwarding_br:forwarding_br_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 318
Info (12128): Elaborating entity "mux5to1" for hierarchy "system:system_inst|Core:nu_core|mux5to1:mux5to1_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 328
Info (12128): Elaborating entity "forward_mem" for hierarchy "system:system_inst|Core:nu_core|forward_mem:forward_mem_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 352
Info (12128): Elaborating entity "stall_line" for hierarchy "system:system_inst|Core:nu_core|stall_line:stall_line_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 382
Info (12128): Elaborating entity "pcALU" for hierarchy "system:system_inst|Core:nu_core|pcALU:pcALU_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 403
Info (12128): Elaborating entity "ALU" for hierarchy "system:system_inst|Core:nu_core|ALU:alu" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 425
Warning (10230): Verilog HDL assignment warning at ALU.v(44): truncated value with size 64 to match size of target (32) File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 44
Warning (10230): Verilog HDL assignment warning at ALU.v(45): truncated value with size 64 to match size of target (32) File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 45
Info (12128): Elaborating entity "FPU" for hierarchy "system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 18
Info (12128): Elaborating entity "adder" for hierarchy "system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|adder:adder_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 19
Warning (10230): Verilog HDL assignment warning at FPU.v(165): truncated value with size 32 to match size of target (8) File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 165
Info (12128): Elaborating entity "multiply" for hierarchy "system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 25
Warning (10230): Verilog HDL assignment warning at FPU.v(217): truncated value with size 9 to match size of target (8) File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 217
Info (12128): Elaborating entity "fp2int" for hierarchy "system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|fp2int:fp2int_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 31
Info (12128): Elaborating entity "int2fp" for hierarchy "system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|int2fp:int2fp_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 37
Warning (10230): Verilog HDL assignment warning at FPU.v(291): truncated value with size 31 to match size of target (23) File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 291
Warning (10230): Verilog HDL assignment warning at FPU.v(292): truncated value with size 32 to match size of target (8) File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 292
Info (12128): Elaborating entity "register" for hierarchy "system:system_inst|Core:nu_core|register:regIMEM_fpu" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 486
Info (12128): Elaborating entity "core2avl" for hierarchy "system:system_inst|Core:nu_core|core2avl:core2avl_inst" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 511
Warning (10036): Verilog HDL or VHDL warning at core2avl.v(30): object "read_assert" assigned a value but never read File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/core2avl.v Line: 30
Warning (10230): Verilog HDL assignment warning at core2avl.v(53): truncated value with size 32 to match size of target (2) File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/core2avl.v Line: 53
Warning (10230): Verilog HDL assignment warning at core2avl.v(77): truncated value with size 32 to match size of target (4) File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/core2avl.v Line: 77
Info (12128): Elaborating entity "Branch_comp" for hierarchy "system:system_inst|Core:nu_core|Branch_comp:branch" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 591
Info (12128): Elaborating entity "Control_Path" for hierarchy "system:system_inst|Core:nu_core|Control_Path:Control" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/Core.v Line: 612
Info (12128): Elaborating entity "gpio_module" for hierarchy "system:system_inst|gpio_module:gpio_0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/system.v Line: 91
Info (12128): Elaborating entity "system_onchip_memory2_0" for hierarchy "system:system_inst|system_onchip_memory2_0:onchip_memory2_0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/system.v Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_onchip_memory2_0.v Line: 101
Info (12130): Elaborated megafunction instantiation "system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_onchip_memory2_0.v Line: 101
Info (12133): Instantiated megafunction "system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_onchip_memory2_0.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "/home/shaheer/Desktop/Projects/RISC/Demo/DE10/Code/flash/main.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10240"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "numwords_b" = "10240"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g262.tdf
    Info (12023): Found entity 1: altsyncram_g262 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/altsyncram_g262.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_g262" for hierarchy "system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g262:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (10240) in the design file differs from memory depth (4113) in the Memory Initialization File "/home/shaheer/Desktop/Projects/RISC/Demo/DE10/Code/flash/main.hex" -- setting initial value for remaining addresses to 0 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_onchip_memory2_0.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/decode_97a.tdf Line: 22
Info (12128): Elaborating entity "decode_97a" for hierarchy "system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g262:auto_generated|decode_97a:decode2" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/altsyncram_g262.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_63b.tdf
    Info (12023): Found entity 1: mux_63b File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/mux_63b.tdf Line: 22
Info (12128): Elaborating entity "mux_63b" for hierarchy "system:system_inst|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_g262:auto_generated|mux_63b:mux4" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/altsyncram_g262.tdf Line: 53
Info (12128): Elaborating entity "timer_module" for hierarchy "system:system_inst|timer_module:timer_0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/system.v Line: 127
Info (12128): Elaborating entity "uart_ip_avalon_interface" for hierarchy "system:system_inst|uart_ip_avalon_interface:uart_0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/system.v Line: 141
Info (12128): Elaborating entity "uart_ip_verilog_wrapper" for hierarchy "system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip_avalon_interface.v Line: 82
Info (12128): Elaborating entity "uart_ip" for hierarchy "system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip_verilog_wrapper.v Line: 29
Info (12128): Elaborating entity "uart_tx" for hierarchy "system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_tx:u0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip.vhd Line: 48
Info (12128): Elaborating entity "uart_rx" for hierarchy "system:system_inst|uart_ip_avalon_interface:uart_0|uart_ip_verilog_wrapper:inst1|uart_ip:u0|uart_rx:u1" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/uart_ip.vhd Line: 58
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/system.v Line: 183
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nu_core_data_master_translator" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 381
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 445
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_avalon_slave_0_translator" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 573
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 637
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nu_core_data_master_agent" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 718
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 802
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 843
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_avalon_slave_0_agent_rdata_fifo" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1009
Info (12128): Elaborating entity "system_mm_interconnect_0_router" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1275
Info (12128): Elaborating entity "system_mm_interconnect_0_router_default_decode" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1291
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001_default_decode" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1374
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1391
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1459
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_001" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1476
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1545
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1579
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0.v Line: 1642
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:system_inst|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:system_inst|altera_reset_controller:rst_controller" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/system.v Line: 246
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (276020): Inferred RAM node "system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system_inst|Core:nu_core|REG_FILE:regfile|regfile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system_inst|Core:nu_core|REG_FILE:regfile_float|regfile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system:system_inst|Core:nu_core|ALU:alu|Mult0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 44
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst|Mult0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 208
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system:system_inst|Core:nu_core|ALU:alu|Mult1" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 45
Info (12130): Elaborated megafunction instantiation "system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0"
Info (12133): Instantiated megafunction "system:system_inst|Core:nu_core|REG_FILE:regfile|altsyncram:regfile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISCV_CORE.ram0_REG_FILE_a6e9e1f5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpg1.tdf
    Info (12023): Found entity 1: altsyncram_jpg1 File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/altsyncram_jpg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 44
Info (12133): Instantiated megafunction "system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult0" with the following parameter: File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 44
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/mult_qgs.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst|lpm_mult:Mult0" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 208
Info (12133): Instantiated megafunction "system:system_inst|Core:nu_core|ALU:alu|FPU:FPU_inst|multiply:multiply_inst|lpm_mult:Mult0" with the following parameter: File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/FPU.v Line: 208
    Info (12134): Parameter "LPM_WIDTHA" = "23"
    Info (12134): Parameter "LPM_WIDTHB" = "23"
    Info (12134): Parameter "LPM_WIDTHP" = "46"
    Info (12134): Parameter "LPM_WIDTHR" = "46"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/mult_tns.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult1" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 45
Info (12133): Instantiated megafunction "system:system_inst|Core:nu_core|ALU:alu|lpm_mult:Mult1" with the following parameter: File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/ALU.v Line: 45
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_uns.tdf
    Info (12023): Found entity 1: mult_uns File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/db/mult_uns.tdf Line: 30
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 603 buffer(s)
    Info (13019): Ignored 603 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 6
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "KEY[0]" has no driver File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 4
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 6
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 6
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 6
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 6
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 6
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "num[0]" to the node "hex_out:h0|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[1]" to the node "hex_out:h0|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[2]" to the node "hex_out:h0|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[3]" to the node "hex_out:h0|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[4]" to the node "hex_out:h1|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[5]" to the node "hex_out:h1|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[6]" to the node "hex_out:h1|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[7]" to the node "hex_out:h1|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[8]" to the node "hex_out:h2|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[9]" to the node "hex_out:h2|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[10]" to the node "hex_out:h2|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[11]" to the node "hex_out:h2|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[12]" to the node "hex_out:h3|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[13]" to the node "hex_out:h3|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[14]" to the node "hex_out:h3|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[15]" to the node "hex_out:h3|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[16]" to the node "hex_out:h4|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[17]" to the node "hex_out:h4|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[18]" to the node "hex_out:h4|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[19]" to the node "hex_out:h4|WideOr6" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
    Warning (13047): Converted the fan-out from the tri-state buffer "num[20]" to the node "system:system_inst|gpio_module:gpio_0|data_out[31]" into an OR gate File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 8
Info (13000): Registers with preset signals will power-up high File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 6
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 5
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 5
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 5
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 5
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 5
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 5
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 5
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 5
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.v Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5676 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 5393 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 23 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 1062 megabytes
    Info: Processing ended: Thu Nov 26 22:32:28 2020
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/shaheer/Desktop/Projects/RISC/Demo/DE10/RISCV_CORE/RISCV_CORE.map.smsg.


