Running in Lattice mode

Starting:    D:\LSCC\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     D:\LSCC\diamond\3.12\synpbase
Hostname:    LILGAMING-PC
Date:        Fri Dec  3 14:27:34 2021
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch ram00_ram0_synplify.tcl
ProductType: synplify_pro




Copied D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srr to D:\Clases\Arqui\2doParcial\ram00\ram0\backup\ram00_ram0.srr
log file: "D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srr to D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srf

hdl_info_gen completed
# Fri Dec  3 14:27:34 2021

Return Code: 0
Run Time:00h:00m:00s
log file: "D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srr"
Running: ram0 in foreground

Running proj_1|ram0

Running Flow: compile (Compile) on proj_1|ram0
# Fri Dec  3 14:27:34 2021

Running Flow: compile_flow (Compile Process) on proj_1|ram0
# Fri Dec  3 14:27:34 2021

Running: compiler (Compile Input) on proj_1|ram0
# Fri Dec  3 14:27:34 2021
Copied D:\Clases\Arqui\2doParcial\ram00\ram0\synwork\ram00_ram0_comp.srs to D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srs

compiler completed
# Fri Dec  3 14:27:37 2021

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|ram0
# Fri Dec  3 14:27:37 2021

multi_srs_gen completed
# Fri Dec  3 14:27:37 2021

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Clases\Arqui\2doParcial\ram00\ram0\synwork\ram00_ram0_mult.srs to D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srs
Copied D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srr to D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srf
Complete: Compile Process on proj_1|ram0

Running: premap (Premap) on proj_1|ram0
# Fri Dec  3 14:27:37 2021

premap completed with warnings
# Fri Dec  3 14:27:39 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|ram0

Running Flow: map (Map) on proj_1|ram0
# Fri Dec  3 14:27:39 2021

Running: fpga_mapper (Map & Optimize) on proj_1|ram0
# Fri Dec  3 14:27:39 2021
Copied D:\Clases\Arqui\2doParcial\ram00\ram0\synwork\ram00_ram0_m.srm to D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srm

fpga_mapper completed with warnings
# Fri Dec  3 14:27:41 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|ram0
Copied D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srr to D:\Clases\Arqui\2doParcial\ram00\ram0\ram00_ram0.srf
Complete: Logic Synthesis on proj_1|ram0
TCL script complete: "ram00_ram0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Clases\Arqui\2doParcial\ram00\ram0\proj_1.prj
batch mode default:no
