// Seed: 593963459
module module_0 #(
    parameter id_1 = 32'd34
) ();
  logic _id_1 = id_1;
  parameter id_2 = 1;
  logic [1 : id_1  ==  -1] id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    input supply0 id_4
);
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  module_0 modCall_1 ();
endmodule
