// Seed: 484939097
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    output supply0 id_4
);
  assign id_4 = id_2;
  wire id_6;
  assign id_4 = 1;
  wand id_7;
  assign id_7 = id_3;
  assign id_7 = 1;
  wire id_8;
  id_9(
      .id_0(id_4), .id_1(1), .id_2(id_7 & 1'b0), .id_3(1 == 1'h0), .id_4(id_2), .id_5(1 & 1)
  );
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wor id_2,
    output supply0 id_3,
    output wire id_4,
    output wand id_5,
    output supply0 id_6,
    input tri0 id_7,
    input uwire id_8
);
  assign id_3 = id_7 == id_2;
  or (id_5, id_8, id_0, id_7, id_2, id_1);
  module_0(
      id_0, id_1, id_1, id_8, id_5
  );
endmodule
