

================================================================
== Vivado HLS Report for 'digitrec_kernel'
================================================================
* Date:           Thu Nov  1 12:30:57 2018

* Version:        2017.4.op (Build 2193837 on Tue Apr 10 18:25:10 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.92|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5916|  5916|  5916|  5916|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+--------------------------+------+------+------+------+---------+
        |                                      |                          |   Latency   |   Interval  | Pipeline|
        |               Instance               |          Module          |  min |  max |  min |  max |   Type  |
        +--------------------------------------+--------------------------+------+------+------+------+---------+
        |grp_digitrec_kernel_L_1_para_fu_1959  |digitrec_kernel_L_1_para  |  3604|  3604|  3604|  3604|   none  |
        |grp_merlin_memcpy_0_0_fu_2064         |merlin_memcpy_0_0         |    43|    43|    43|    43|   none  |
        +--------------------------------------+--------------------------+------+------+------+------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2|     2|         1|          1|          1|     2|    yes   |
        |- Loop 2  |  2251|  2251|         3|          1|          1|  2250|    yes   |
        |- Loop 3  |     2|     2|         1|          1|          1|     2|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|     1087|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |       60|      -|    20300|    35626|    -|
|Memory           |      160|      -|        0|        0|    -|
|Multiplexer      |        -|      -|        -|     1382|    -|
|Register         |        -|      -|     1613|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |      220|      0|    21913|    38095|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        5|      0|    ~0   |        3|    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+-------+-------+-------+
    |               Instance               |             Module            | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------------------------+-------------------------------+---------+-------+-------+-------+
    |grp_digitrec_kernel_L_1_para_fu_1959  |digitrec_kernel_L_1_para       |        0|      0|  16902|  31441|
    |digitrec_kernel_control_s_axi_U       |digitrec_kernel_control_s_axi  |        0|      0|    246|    424|
    |digitrec_kernel_gmem2_m_axi_U         |digitrec_kernel_gmem2_m_axi    |       30|      0|   1415|   1585|
    |digitrec_kernel_gmem_m_axi_U          |digitrec_kernel_gmem_m_axi     |       30|      0|   1415|   1585|
    |grp_merlin_memcpy_0_0_fu_2064         |merlin_memcpy_0_0              |        0|      0|    322|    591|
    +--------------------------------------+-------------------------------+---------+-------+-------+-------+
    |Total                                 |                               |       60|      0|  20300|  35626|
    +--------------------------------------+-------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |                 Module                 | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |train_images_buf_0_0_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_0_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_0_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_0_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_1_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_1_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_1_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_1_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_2_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_2_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_2_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_2_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_3_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_3_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_3_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_3_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_4_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_4_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_4_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_4_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_5_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_5_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_5_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_5_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_6_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_6_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_6_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_6_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_7_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_7_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_7_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_7_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_8_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_8_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_8_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_8_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_9_0_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_9_1_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_9_2_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    |train_images_buf_0_9_3_U  |digitrec_kernel_train_images_buf_0_0_0  |        4|  0|   0|   450|   64|     1|        28800|
    +--------------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                                        |      160|  0|   0| 18000| 2560|    40|      1152000|
    +--------------------------+----------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_2437_p2                      |     +    |      0|  0|  19|          12|           1|
    |index1_fu_2451_p2                 |     +    |      0|  0|  71|          64|           1|
    |index2_fu_2463_p2                 |     +    |      0|  0|  71|          64|           1|
    |x_1_fu_2157_p2                    |     +    |      0|  0|   9|           2|           1|
    |x_2_fu_2786_p2                    |     +    |      0|  0|   9|           2|           1|
    |tmp_13_t_fu_2808_p2               |     -    |      0|  0|  11|           1|           3|
    |tmp_t_fu_2179_p2                  |     -    |      0|  0|  11|           1|           3|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   9|           1|           1|
    |ap_ext_blocking_cur_n             |    and   |      0|  0|   9|           1|           1|
    |ap_ext_blocking_n                 |    and   |      0|  0|   9|           1|           1|
    |ap_int_blocking_n                 |    and   |      0|  0|   9|           1|           2|
    |ap_str_blocking_n                 |    and   |      0|  0|   9|           1|           2|
    |cond1_fu_2814_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |cond_fu_2185_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_2780_p2              |   icmp   |      0|  0|   9|           2|           3|
    |exitcond6_fu_2151_p2              |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_i_fu_2431_p2             |   icmp   |      0|  0|  13|          12|          12|
    |tmp_s_fu_2457_p2                  |   icmp   |      0|  0|  29|          64|           8|
    |newIndex1_fu_2610_p2              |    or    |      0|  0|  17|          10|           1|
    |buf_knn_mat_0_0_1_fu_2199_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_0_1_1_fu_2215_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_0_2_1_fu_2231_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_1_0_1_fu_2247_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_1_1_1_fu_2263_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_1_2_1_fu_2279_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_2_0_1_fu_2295_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_2_1_1_fu_2311_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_2_2_1_fu_2327_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_3_0_1_fu_2343_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_3_1_1_fu_2359_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_3_2_1_fu_2375_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_4_0_1_fu_2391_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_4_1_1_fu_2407_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_4_2_1_fu_2423_p3      |  select  |      0|  0|   8|           1|           6|
    |buf_knn_mat_5_0_1_fu_2191_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_5_1_1_fu_2207_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_5_2_1_fu_2223_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_6_0_1_fu_2239_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_6_1_1_fu_2255_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_6_2_1_fu_2271_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_7_0_1_fu_2287_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_7_1_1_fu_2303_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_7_2_1_fu_2319_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_8_0_1_fu_2335_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_8_1_1_fu_2351_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_8_2_1_fu_2367_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_9_0_1_fu_2383_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_9_1_1_fu_2399_p3      |  select  |      0|  0|   8|           1|           8|
    |buf_knn_mat_9_2_1_fu_2415_p3      |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_0_0_1_1_fu_2834_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_0_0_1_3_fu_2820_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_0_0_1_fu_2826_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_0_1_1_1_fu_2856_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_0_1_1_3_fu_2842_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_0_1_1_fu_2848_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_0_2_1_1_fu_2878_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_0_2_1_3_fu_2864_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_0_2_1_fu_2870_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_1_0_1_1_fu_2900_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_1_0_1_3_fu_2886_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_1_0_1_fu_2892_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_1_1_1_1_fu_2922_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_1_1_1_3_fu_2908_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_1_1_1_fu_2914_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_1_2_1_1_fu_2944_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_1_2_1_3_fu_2930_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_1_2_1_fu_2936_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_2_0_1_1_fu_2966_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_2_0_1_3_fu_2952_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_2_0_1_fu_2958_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_2_1_1_1_fu_2988_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_2_1_1_3_fu_2974_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_2_1_1_fu_2980_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_2_2_1_1_fu_3010_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_2_2_1_3_fu_2996_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_2_2_1_fu_3002_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_3_0_1_1_fu_3032_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_3_0_1_3_fu_3018_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_3_0_1_fu_3024_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_3_1_1_1_fu_3054_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_3_1_1_3_fu_3040_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_3_1_1_fu_3046_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_3_2_1_1_fu_3076_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_3_2_1_3_fu_3062_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_3_2_1_fu_3068_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_4_0_1_1_fu_3098_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_4_0_1_3_fu_3084_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_4_0_1_fu_3090_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_4_1_1_1_fu_3120_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_4_1_1_3_fu_3106_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_4_1_1_fu_3112_p3    |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_4_2_1_1_fu_3142_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_4_2_1_3_fu_3128_p3  |  select  |      0|  0|   8|           1|           8|
    |knn_mat_buf_0_4_2_1_fu_3134_p3    |  select  |      0|  0|   8|           1|           8|
    |p_i_fu_2477_p3                    |  select  |      0|  0|  64|           1|           1|
    |p_index2_0_i_fu_2469_p3           |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp1                     |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   9|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1087|         327|         689|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  65|         16|    1|         16|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY      |   9|          2|    1|          2|
    |gmem2_AWVALID                    |   9|          2|    1|          2|
    |gmem2_BREADY                     |   9|          2|    1|          2|
    |gmem2_WVALID                     |   9|          2|    1|          2|
    |gmem_blk_n_AR                    |   9|          2|    1|          2|
    |gmem_blk_n_R                     |   9|          2|    1|          2|
    |i_0_i_reg_1555                   |   9|          2|   12|         24|
    |index1_1_i_reg_1577              |   9|          2|   64|        128|
    |index2_0_i_reg_1566              |   9|          2|   64|        128|
    |train_images_buf_0_0_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_0_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_0_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_0_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_0_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_0_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_0_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_0_3_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_1_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_1_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_1_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_1_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_1_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_1_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_1_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_1_3_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_2_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_2_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_2_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_2_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_2_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_2_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_2_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_2_3_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_3_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_3_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_3_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_3_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_3_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_3_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_3_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_3_3_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_4_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_4_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_4_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_4_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_4_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_4_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_4_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_4_3_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_5_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_5_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_5_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_5_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_5_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_5_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_5_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_5_3_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_6_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_6_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_6_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_6_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_6_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_6_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_6_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_6_3_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_7_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_7_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_7_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_7_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_7_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_7_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_7_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_7_3_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_8_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_8_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_8_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_8_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_8_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_8_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_8_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_8_3_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_9_0_address0  |  15|          3|    9|         27|
    |train_images_buf_0_9_0_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_9_1_address0  |  15|          3|    9|         27|
    |train_images_buf_0_9_1_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_9_2_address0  |  15|          3|    9|         27|
    |train_images_buf_0_9_2_ce0       |  15|          3|    1|          3|
    |train_images_buf_0_9_3_address0  |  15|          3|    9|         27|
    |train_images_buf_0_9_3_ce0       |  15|          3|    1|          3|
    |x2_reg_1948                      |   9|          2|    2|          4|
    |x_reg_1544                       |   9|          2|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |1382|        282|  553|       1520|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  15|   0|   15|          0|
    |ap_enable_reg_pp1_iter0                               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                               |   1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                 |   1|   0|    1|          0|
    |ap_int_blocking_n_reg                                 |   1|   0|    1|          0|
    |ap_reg_grp_digitrec_kernel_L_1_para_fu_1959_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_merlin_memcpy_0_0_fu_2064_ap_start         |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY                           |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_tmp_1484_reg_3333                    |   4|   0|    4|          0|
    |ap_reg_pp1_iter1_tmp_1485_reg_3337                    |   9|   0|    9|          0|
    |ap_rst_n_inv                                          |   1|   0|    1|          0|
    |ap_str_blocking_n_reg                                 |   1|   0|    1|          0|
    |buf_knn_mat_0_0_2_reg_3464                            |   8|   0|    8|          0|
    |buf_knn_mat_0_0_reg_1532                              |   8|   0|    8|          0|
    |buf_knn_mat_0_1_2_reg_3469                            |   8|   0|    8|          0|
    |buf_knn_mat_0_1_reg_1520                              |   8|   0|    8|          0|
    |buf_knn_mat_0_2_2_reg_3474                            |   8|   0|    8|          0|
    |buf_knn_mat_0_2_reg_1508                              |   8|   0|    8|          0|
    |buf_knn_mat_1_0_2_reg_3479                            |   8|   0|    8|          0|
    |buf_knn_mat_1_0_reg_1496                              |   8|   0|    8|          0|
    |buf_knn_mat_1_1_2_reg_3484                            |   8|   0|    8|          0|
    |buf_knn_mat_1_1_reg_1484                              |   8|   0|    8|          0|
    |buf_knn_mat_1_2_2_reg_3489                            |   8|   0|    8|          0|
    |buf_knn_mat_1_2_reg_1472                              |   8|   0|    8|          0|
    |buf_knn_mat_2_0_2_reg_3494                            |   8|   0|    8|          0|
    |buf_knn_mat_2_0_reg_1460                              |   8|   0|    8|          0|
    |buf_knn_mat_2_1_2_reg_3499                            |   8|   0|    8|          0|
    |buf_knn_mat_2_1_reg_1448                              |   8|   0|    8|          0|
    |buf_knn_mat_2_2_2_reg_3504                            |   8|   0|    8|          0|
    |buf_knn_mat_2_2_reg_1436                              |   8|   0|    8|          0|
    |buf_knn_mat_3_0_2_reg_3509                            |   8|   0|    8|          0|
    |buf_knn_mat_3_0_reg_1424                              |   8|   0|    8|          0|
    |buf_knn_mat_3_1_2_reg_3514                            |   8|   0|    8|          0|
    |buf_knn_mat_3_1_reg_1412                              |   8|   0|    8|          0|
    |buf_knn_mat_3_2_2_reg_3519                            |   8|   0|    8|          0|
    |buf_knn_mat_3_2_reg_1400                              |   8|   0|    8|          0|
    |buf_knn_mat_4_0_2_reg_3524                            |   8|   0|    8|          0|
    |buf_knn_mat_4_0_reg_1388                              |   8|   0|    8|          0|
    |buf_knn_mat_4_1_2_reg_3529                            |   8|   0|    8|          0|
    |buf_knn_mat_4_1_reg_1376                              |   8|   0|    8|          0|
    |buf_knn_mat_4_2_2_reg_3534                            |   8|   0|    8|          0|
    |buf_knn_mat_4_2_reg_1364                              |   8|   0|    8|          0|
    |buf_knn_mat_5_0_2_reg_3539                            |   8|   0|    8|          0|
    |buf_knn_mat_5_0_reg_1352                              |   8|   0|    8|          0|
    |buf_knn_mat_5_1_2_reg_3544                            |   8|   0|    8|          0|
    |buf_knn_mat_5_1_reg_1340                              |   8|   0|    8|          0|
    |buf_knn_mat_5_2_2_reg_3549                            |   8|   0|    8|          0|
    |buf_knn_mat_5_2_reg_1328                              |   8|   0|    8|          0|
    |buf_knn_mat_6_0_2_reg_3554                            |   8|   0|    8|          0|
    |buf_knn_mat_6_0_reg_1316                              |   8|   0|    8|          0|
    |buf_knn_mat_6_1_2_reg_3559                            |   8|   0|    8|          0|
    |buf_knn_mat_6_1_reg_1304                              |   8|   0|    8|          0|
    |buf_knn_mat_6_2_2_reg_3564                            |   8|   0|    8|          0|
    |buf_knn_mat_6_2_reg_1292                              |   8|   0|    8|          0|
    |buf_knn_mat_7_0_2_reg_3569                            |   8|   0|    8|          0|
    |buf_knn_mat_7_0_reg_1280                              |   8|   0|    8|          0|
    |buf_knn_mat_7_1_2_reg_3574                            |   8|   0|    8|          0|
    |buf_knn_mat_7_1_reg_1268                              |   8|   0|    8|          0|
    |buf_knn_mat_7_2_2_reg_3579                            |   8|   0|    8|          0|
    |buf_knn_mat_7_2_reg_1256                              |   8|   0|    8|          0|
    |buf_knn_mat_8_0_2_reg_3584                            |   8|   0|    8|          0|
    |buf_knn_mat_8_0_reg_1244                              |   8|   0|    8|          0|
    |buf_knn_mat_8_1_2_reg_3589                            |   8|   0|    8|          0|
    |buf_knn_mat_8_1_reg_1232                              |   8|   0|    8|          0|
    |buf_knn_mat_8_2_2_reg_3594                            |   8|   0|    8|          0|
    |buf_knn_mat_8_2_reg_1220                              |   8|   0|    8|          0|
    |buf_knn_mat_9_0_2_reg_3599                            |   8|   0|    8|          0|
    |buf_knn_mat_9_0_reg_1208                              |   8|   0|    8|          0|
    |buf_knn_mat_9_1_2_reg_3604                            |   8|   0|    8|          0|
    |buf_knn_mat_9_1_reg_1196                              |   8|   0|    8|          0|
    |buf_knn_mat_9_2_2_reg_3609                            |   8|   0|    8|          0|
    |buf_knn_mat_9_2_reg_1184                              |   8|   0|    8|          0|
    |gmem_addr_reg_3160                                    |  58|   0|   64|          6|
    |i_0_i_reg_1555                                        |  12|   0|   12|          0|
    |index1_1_i_reg_1577                                   |  64|   0|   64|          0|
    |index2_0_i_reg_1566                                   |  64|   0|   64|          0|
    |knn_mat_buf_0_0_0_0_s_reg_1936                        |   8|   0|    8|          0|
    |knn_mat_buf_0_0_0_1_s_reg_1924                        |   8|   0|    8|          0|
    |knn_mat_buf_0_0_1_0_s_reg_1912                        |   8|   0|    8|          0|
    |knn_mat_buf_0_0_1_1_s_reg_1900                        |   8|   0|    8|          0|
    |knn_mat_buf_0_0_2_0_s_reg_1888                        |   8|   0|    8|          0|
    |knn_mat_buf_0_0_2_1_s_reg_1876                        |   8|   0|    8|          0|
    |knn_mat_buf_0_1_0_0_s_reg_1864                        |   8|   0|    8|          0|
    |knn_mat_buf_0_1_0_1_s_reg_1852                        |   8|   0|    8|          0|
    |knn_mat_buf_0_1_1_0_s_reg_1840                        |   8|   0|    8|          0|
    |knn_mat_buf_0_1_1_1_s_reg_1828                        |   8|   0|    8|          0|
    |knn_mat_buf_0_1_2_0_s_reg_1816                        |   8|   0|    8|          0|
    |knn_mat_buf_0_1_2_1_s_reg_1804                        |   8|   0|    8|          0|
    |knn_mat_buf_0_2_0_0_s_reg_1792                        |   8|   0|    8|          0|
    |knn_mat_buf_0_2_0_1_s_reg_1780                        |   8|   0|    8|          0|
    |knn_mat_buf_0_2_1_0_s_reg_1768                        |   8|   0|    8|          0|
    |knn_mat_buf_0_2_1_1_s_reg_1756                        |   8|   0|    8|          0|
    |knn_mat_buf_0_2_2_0_s_reg_1744                        |   8|   0|    8|          0|
    |knn_mat_buf_0_2_2_1_s_reg_1732                        |   8|   0|    8|          0|
    |knn_mat_buf_0_3_0_0_s_reg_1720                        |   8|   0|    8|          0|
    |knn_mat_buf_0_3_0_1_s_reg_1708                        |   8|   0|    8|          0|
    |knn_mat_buf_0_3_1_0_s_reg_1696                        |   8|   0|    8|          0|
    |knn_mat_buf_0_3_1_1_s_reg_1684                        |   8|   0|    8|          0|
    |knn_mat_buf_0_3_2_0_s_reg_1672                        |   8|   0|    8|          0|
    |knn_mat_buf_0_3_2_1_s_reg_1660                        |   8|   0|    8|          0|
    |knn_mat_buf_0_4_0_0_s_reg_1648                        |   8|   0|    8|          0|
    |knn_mat_buf_0_4_0_1_s_reg_1636                        |   8|   0|    8|          0|
    |knn_mat_buf_0_4_1_0_s_reg_1624                        |   8|   0|    8|          0|
    |knn_mat_buf_0_4_1_1_s_reg_1612                        |   8|   0|    8|          0|
    |knn_mat_buf_0_4_2_0_s_reg_1600                        |   8|   0|    8|          0|
    |knn_mat_buf_0_4_2_1_s_reg_1588                        |   8|   0|    8|          0|
    |knn_mat_read_reg_3150                                 |  64|   0|   64|          0|
    |ret_1_1_7_reg_3366                                    |  64|   0|   64|          0|
    |ret_1_2_7_reg_3380                                    |  64|   0|   64|          0|
    |ret_1_3_7_reg_3394                                    |  64|   0|   64|          0|
    |ret_1_4_7_reg_3408                                    |  64|   0|   64|          0|
    |ret_1_5_7_reg_3422                                    |  64|   0|   64|          0|
    |ret_1_6_7_reg_3436                                    |  64|   0|   64|          0|
    |ret_1_7_7_reg_3450                                    |  64|   0|   64|          0|
    |test_image_read_reg_3155                              |  64|   0|   64|          0|
    |tmp_1483_reg_3352                                     |  64|   0|   64|          0|
    |tmp_1484_reg_3333                                     |   4|   0|    4|          0|
    |tmp_1485_reg_3337                                     |   9|   0|    9|          0|
    |x2_reg_1948                                           |   2|   0|    2|          0|
    |x_reg_1544                                            |   2|   0|    2|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |1613|   0| 1619|          6|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control     |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control     |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control     |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | digitrec_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | digitrec_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_start_ext        | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_done_ext         | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_start_str        | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_done_str         | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_start_int        | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|stall_done_int         | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WDATA       | out |  512|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WSTRB       | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RDATA       |  in |  512|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WDATA      | out |   32|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WSTRB      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RDATA      |  in |   32|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

