$date
	Sat Oct 22 22:46:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1029279
b11000 !
1"
#1029282
b11000 &
b11000 %
1$
#1029283
0"
#1029286
b1100 &
b1100 %
#1029290
b110 &
b110 %
#1029294
b11 &
b11 %
#1029298
b1010 &
b1010 %
#1029302
b101 &
b101 %
#1029306
b10000 &
b10000 %
#1029310
b1000 &
b1000 %
#1029314
b100 &
b100 %
#1029318
b10 &
b10 %
#1029322
b1 &
b1 %
1#
#1029326
b0 &
0#
b0 %
0$
#1986659
b11101 !
1"
#1986662
b11101 &
b11101 %
1$
#1986663
0"
#1986666
b1011000 &
b1011000 %
#1986670
b101100 &
b101100 %
#1986674
b10110 &
b10110 %
#1986678
b1011 &
b1011 %
#1986682
b100010 &
b100010 %
#1986686
b10001 &
b10001 %
#1986690
b110100 &
b110100 %
#1986694
b11010 &
b11010 %
#1986698
b1101 &
b1101 %
#1986702
b101000 &
b101000 %
#1986706
b10100 &
b10100 %
#1986710
b1010 &
b1010 %
#1986714
b101 &
b101 %
#1986718
b10000 &
b10000 %
#1986722
b1000 &
b1000 %
#1986726
b100 &
b100 %
#1986730
b10 &
b10 %
#1986734
b1 &
1#
b1 %
#1986738
b0 &
b0 %
0#
0$
#2947788
b100 !
1"
#2947790
b100 &
b100 %
1$
#2947791
0"
#2947794
b10 &
b10 %
#2947798
b1 &
1#
b1 %
#2947802
b0 &
b0 %
0#
0$
#4500012
