# GuÃ­a de IntegraciÃ³n PrÃ¡ctica - S-MIPS

**Objetivo**: Conectar todos los componentes del procesador S-MIPS paso a paso
**Audiencia**: Implementador con componentes individuales ya creados
**Prerrequisito**: Haber implementado componentes segÃºn especificaciones

---

## ğŸ¯ Orden de IntegraciÃ³n Recomendado

**NO intentes conectar todo a la vez**. Sigue este orden para debugging incremental:

### Fase 1: Data Path Interno (2-3 dÃ­as)
### Fase 2: Control Unit + Memory Control (3-4 dÃ­as)
### Fase 3: IntegraciÃ³n CPU Completo (2-3 dÃ­as)
### Fase 4: Cache System (opcional, 5-7 dÃ­as)

---

## Fase 1: Integrar Data Path Interno

### Objetivo
Conectar todos los componentes **dentro** del Data Path para que puedan ejecutar instrucciones (asumiendo que la instrucciÃ³n ya estÃ¡ cargada en IR).

### Componentes a Conectar
1. [[Instruction Register]]
2. [[Instruction Decoder]]
3. [[Register File]]
4. [[ALU]]
5. [[Branch Control]]
6. [[Program Counter]]
7. [[Random Generator]] (si existe)

### Paso 1.1: Instruction Decoder â†’ Register File

```
Conexiones:
â”œâ”€ Instruction Register (IR) [31:0]
â”‚  â””â”€â†’ Instruction Decoder input INST[31:0]
â”‚
â”œâ”€ Decoder extrae campos:
â”‚  â”œâ”€ RS[4:0] â†’ Register File READ_ADDR_1
â”‚  â”œâ”€ RT[4:0] â†’ Register File READ_ADDR_2
â”‚  â”œâ”€ RD[4:0] â†’ (a MUX)
â”‚  â”œâ”€ IMM[15:0] â†’ Sign Extender â†’ IMM_EXT[31:0]
â”‚  â””â”€ Signals: WR_EN, USE_IMM, etc.
â”‚
â””â”€ Register File outputs:
   â”œâ”€ RS_DATA[31:0] â†’ ALU operand A
   â””â”€ RT_DATA[31:0] â†’ (a MUX para ALU operand B)
```

**Test**:
```assembly
addi r1, r0, 42  # Cargar manualmente en IR
# Verificar con probes:
# - Decoder extrae RS=0, RT=1, IMM=42
# - Register File lee R0 (=0)
# - Sign Extender produce 0x0000002A
```

### Paso 1.2: ALU Connections

```
Conexiones:
â”œâ”€ ALU Operand A:
â”‚  â””â”€ RS_DATA (direct from Register File)
â”‚
â”œâ”€ ALU Operand B:
â”‚  â””â”€ MUX (2:1, 32-bit):
â”‚     â”œâ”€ Input 0: RT_DATA (para R-type)
â”‚     â”œâ”€ Input 1: IMM_EXT (para I-type)
â”‚     â””â”€ Select: USE_IMM (from Decoder)
â”‚
â”œâ”€ ALU Operation:
â”‚  â””â”€ ALU_OP[4:0] (from Decoder)
â”‚
â””â”€ ALU Outputs:
   â”œâ”€ RESULT[31:0] â†’ (a MUX Writeback)
   â”œâ”€ ZERO flag â†’ Branch Control
   â”œâ”€ NEG flag â†’ Branch Control
   â”œâ”€ HI[31:0] â†’ Register File HI_IN
   â””â”€ LO[31:0] â†’ Register File LO_IN
```

**Test**:
```assembly
add r3, r1, r2  # R1=5, R2=10
# Cargar en IR, activar EXECUTE
# Verificar: ALU_RESULT = 15
```

### Paso 1.3: Branch Control

```
Conexiones:
â”œâ”€ Branch Control Inputs:
â”‚  â”œâ”€ PC_CURRENT[31:0] (from PC register)
â”‚  â”œâ”€ OFFSET[15:0] (from Decoder, sign-extended)
â”‚  â”œâ”€ JUMP_ADDR[25:0] (from Decoder)
â”‚  â”œâ”€ RS_DATA[31:0] (for JR)
â”‚  â”œâ”€ ZERO flag (from ALU)
â”‚  â”œâ”€ NEG flag (from ALU)
â”‚  â””â”€ BRANCH_TYPE[2:0] (from Decoder)
â”‚
â””â”€ Branch Control Output:
   â””â”€ PC_NEXT[31:0] â†’ PC register
```

**Test**:
```assembly
beq r1, r1, label  # R1==R1, debe saltar
# Verificar: PC_NEXT = PC + 4 + (offset Ã— 4)
```

### Paso 1.4: Writeback Path

```
MUX Writeback (8:1, 32-bit):
â”œâ”€ Input 0: ALU_RESULT
â”œâ”€ Input 1: MEM_DATA (from Memory Control, fase 2)
â”œâ”€ Input 2: PC + 4 (for JAL)
â”œâ”€ Input 3: HI_DATA (for MFHI)
â”œâ”€ Input 4: LO_DATA (for MFLO)
â”œâ”€ Input 5: KBD_DATA (for KBD)
â”œâ”€ Input 6: RANDOM_VALUE (from Random Generator)
â”œâ”€ Input 7: (unused/zero)
â”œâ”€ Select: WR_SEL[2:0] (from Decoder)
â””â”€ Output: WR_DATA[31:0] â†’ Register File DATA_IN
```

### Paso 1.5: Register Destination Selector

```
MUX Register Destination (2:1, 5-bit):
â”œâ”€ Input 0: RT[4:0] (para I-type: ADDI, LW)
â”œâ”€ Input 1: RD[4:0] (para R-type: ADD, SUB)
â”œâ”€ Select: USE_RT (from Decoder)
â””â”€ Output: WR_ADDR[4:0] â†’ Register File WRITE_ADDR
```

### VerificaciÃ³n Fase 1

**Checklist**:
- [ ] IR carga instrucciÃ³n correctamente
- [ ] Decoder extrae todos los campos
- [ ] Register File lee registros correctos
- [ ] ALU calcula operaciones correctas
- [ ] Branch Control calcula PC_NEXT correctos
- [ ] Writeback escribe en registro correcto
- [ ] Tests manuales de ADD, ADDI, BEQ pasan

**Tests Recomendados** (sin memoria aÃºn):
```assembly
# Test 1: Arithmetic
addi r1, r0, 10
addi r2, r0, 20
add r3, r1, r2
# r3 debe ser 30

# Test 2: Branch
addi r1, r0, 5
beq r1, r1, skip
addi r2, r0, 99  # No ejecutar
skip:
addi r2, r0, 10  # Ejecutar
# r2 debe ser 10
```

---

## Fase 2: Integrar Control Unit y Memory Control

### Objetivo
AÃ±adir coordinaciÃ³n temporal y acceso a memoria.

### Paso 2.1: Control Unit FSM

```
Crear subcircuito "Control Unit" con:
â”œâ”€ State Register (3-4 bits)
â”œâ”€ Next State Logic
â””â”€ Output Logic

Estados:
â”œâ”€ IDLE
â”œâ”€ START_FETCH
â”œâ”€ WAIT_INST_READ
â”œâ”€ LOAD_INST
â”œâ”€ EXECUTE_INST
â”œâ”€ CHECK_INST
â”œâ”€ START_MEM_WRITE (si necesario)
â”œâ”€ WAIT_WRITE
â”œâ”€ START_MEM_READ (si necesario)
â”œâ”€ WAIT_READ
â”œâ”€ CHECK_STACK (para PUSH/POP)
â””â”€ HALT_STATE
```

### Paso 2.2: Control Unit â†’ Data Path

```
SeÃ±ales de Control Unit a Data Path:
â”œâ”€ LOAD_I â†’ Instruction Register enable
â”œâ”€ EXECUTE â†’ Habilita ejecuciÃ³n (WR_EN cuando apropiado)
â””â”€ PUSH_LOAD â†’ Para segundo ciclo de PUSH

SeÃ±ales de Data Path a Control Unit:
â”œâ”€ HALT â†’ Para detener
â”œâ”€ MC_NEEDED â†’ Necesita acceso a memoria
â”œâ”€ IS_WRITE â†’ Tipo de acceso (0=read, 1=write)
â”œâ”€ PUSH â†’ InstrucciÃ³n PUSH
â””â”€ POP â†’ InstrucciÃ³n POP
```

### Paso 2.3: Memory Control Structure

```
Crear subcircuito "Memory Control" con:
â”œâ”€ [[Memory State Machine]]
â”œâ”€ [[Address Translator]]
â”œâ”€ [[Little-Endian Converter]] (Ã—5 instancias)
â”œâ”€ [[Word Selector]]
â””â”€ [[MASK Generator]]
```

### Paso 2.4: Control Unit â†” Memory Control

```
Conexiones:
â”œâ”€ Control Unit â†’ Memory Control:
â”‚  â”œâ”€ START_MC â†’ Inicia operaciÃ³n
â”‚  â””â”€ R/W â†’ Tipo de operaciÃ³n
â”‚
â””â”€ Memory Control â†’ Control Unit:
   â””â”€ MC_END â†’ OperaciÃ³n completada
```

### Paso 2.5: Memory Control â†” RAM

```
Conexiones:
â”œâ”€ Memory Control â†’ RAM:
â”‚  â”œâ”€ ADDR[15:0] â†’ Block address
â”‚  â”œâ”€ CS â†’ Chip select
â”‚  â”œâ”€ R/W_RAM â†’ Read/Write
â”‚  â”œâ”€ I0-I3[31:0] â†’ Write data
â”‚  â””â”€ MASK[3:0] â†’ Write mask
â”‚
â””â”€ RAM â†’ Memory Control:
   â”œâ”€ O0-O3[31:0] â†’ Read data
   â”œâ”€ RT[3:0] â†’ Read time
   â””â”€ WT[3:0] â†’ Write time
```

### Paso 2.6: Data Path â†” Memory Control

```
Para Fetch (instrucciones):
â”œâ”€ PC_OUT â†’ Memory Control ADDRESS
â””â”€ Memory Control INST_OUT â†’ IR INST_IN

Para Load/Store (datos):
â”œâ”€ ALU_RESULT (direcciÃ³n) â†’ Memory Control ADDRESS
â”œâ”€ RT_DATA (dato) â†’ Memory Control DATA_WRITE
â””â”€ Memory Control DATA_READ â†’ MUX Writeback
```

### VerificaciÃ³n Fase 2

**Checklist**:
- [ ] Control Unit cicla correctamente
- [ ] Fetch de instrucciones funciona
- [ ] LW lee datos correctos de RAM
- [ ] SW escribe datos correctos a RAM
- [ ] Timing correcto (espera RT/WT cycles)

**Tests Recomendados**:
```assembly
# Test 3: Memory
addi r1, r0, 100
sw r1, 0(r0)
lw r2, 0(r0)
beq r1, r2, pass
halt
pass:
addi r10, r0, 99
halt
```

---

## Fase 3: IntegraciÃ³n Completa del CPU

### Paso 3.1: Conectar Todo en "S-MIPS CPU"

```
Circuito "S-MIPS CPU" (componente principal):
â”œâ”€ Control Unit (subcircuito)
â”œâ”€ Memory Control (subcircuito)
â””â”€ Data Path (subcircuito)

Conexiones externas del CPU:
â”œâ”€ A RAM:
â”‚  â”œâ”€ ADDR, CS, R/W, I0-I3, MASK (outputs)
â”‚  â””â”€ O0-O3, RT, WT (inputs)
â”‚
â”œâ”€ Reloj y Reset:
â”‚  â”œâ”€ CLK (input)
â”‚  â””â”€ RESET (input)
â”‚
â””â”€ I/O:
   â”œâ”€ TTY_DATA[6:0], TTY_EN (outputs)
   â””â”€ KBD_DATA[6:0], KBD_AVAIL, KBD_EN (inputs)
```

### Paso 3.2: S-MIPS Board (Top Level)

```
Circuito "S-MIPS Board":
â”œâ”€ S-MIPS CPU (tu implementaciÃ³n)
â”œâ”€ RAM Module (proporcionado)
â”œâ”€ RAM Dispatcher (proporcionado, para tests)
â”œâ”€ TTY Terminal (proporcionado)
â””â”€ KBD Input (proporcionado)

âš ï¸ NO MODIFICAR RAM, RAM Dispatcher, ni Board
```

### VerificaciÃ³n Fase 3

**Checklist Completo**:
- [ ] CPU arranca desde PC=0
- [ ] Ejecuta instrucciones secuencialmente
- [ ] Branches y jumps funcionan
- [ ] LW/SW funcionan
- [ ] PUSH/POP funcionan
- [ ] TTY imprime caracteres
- [ ] HALT detiene procesador
- [ ] RND genera valores (si implementado)

**Tests Completos**:
```bash
# Ejecutar test suite
./test.py tests s-mips.circ -o tests-out

# Tests crÃ­ticos:
tests/add.asm
tests/addi.asm
tests/beq.asm
tests/sw-lw.asm
tests/push-pop.asm
tests/tty.asm
tests/halt.asm
```

---

## Fase 4: AÃ±adir Cache System (Opcional)

**Solo despuÃ©s de que CPU bÃ¡sico funcione al 100%**

### Paso 4.1: Instruction Cache

```
Insertar entre Control Unit y Memory Control:

ANTES:
Control Unit â†’ Memory Control â†’ RAM

DESPUÃ‰S:
Control Unit â†’ I-Cache â†’ Memory Control â†’ RAM
                  â†“ hit
              1 cycle
```

### Paso 4.2: Data Cache

```
Insertar entre Data Path y Memory Control:

ANTES:
Data Path (LW/SW) â†’ Memory Control â†’ RAM

DESPUÃ‰S:
Data Path â†’ D-Cache â†’ Memory Control â†’ RAM
               â†“ hit
           1 cycle
```

### Paso 4.3: Modificar Control Unit

```
Nuevo flujo para Instruction Fetch:
â”œâ”€ START_FETCH â†’ I-Cache
â”œâ”€ I-Cache hit? â†’ LOAD_INST (1 ciclo)
â”œâ”€ I-Cache miss? â†’ Memory Control â†’ wait RT â†’ LOAD_INST
â””â”€ Cache automÃ¡ticamente fill on miss
```

**Ver**: [[Direct-Mapped Cache Implementation]] para detalles

---

## ğŸ› Debugging Tips por Fase

### Fase 1 Issues

**Problema**: Registros no se actualizan
- Verificar WR_EN activo cuando debe
- Verificar CLK conectado a Register File
- Verificar WR_ADDR correcto

**Problema**: ALU resultado incorrecto
- Probes en operandos A y B
- Verificar ALU_OP desde Decoder
- Test ALU aislado con valores conocidos

**Problema**: Branch no salta
- Verificar flags ZERO/NEG
- Verificar BRANCH_TYPE desde Decoder
- Verificar cÃ¡lculo de offset (Ã— 4)

### Fase 2 Issues

**Problema**: CPU no avanza
- Verificar Control Unit FSM con probes
- Verificar MC_END llega a Control Unit
- Verificar CLK conectado a todos los componentes

**Problema**: Fetch infinito
- Verificar Memory Control genera MC_END
- Verificar RT value leÃ­do de RAM
- Verificar Address Translator

**Problema**: LW/SW datos incorrectos
- Verificar Little-Endian Converter
- Verificar Word Selector
- Verificar MASK Generator

### Fase 3 Issues

**Problema**: Tests fallan aleatoriamente
- Verificar timing de todas las seÃ±ales
- Buscar race conditions
- Verificar RESET inicializa todo

**Problema**: Algunos tests pasan, otros fallan
- Identificar patrÃ³n (Â¿solo branches? Â¿solo memoria?)
- Debug componente especÃ­fico aislado
- Verificar casos edge (ej: R0 siempre = 0)

---

## âš¡ OptimizaciÃ³n de IntegraciÃ³n

### Uso de Tunnels

**CRÃTICO**: Usa tunnels extensivamente para evitar wire spaghetti

```
Ejemplo:
â”œâ”€ PC_OUT â†’ Tunnel "PC"
â”œâ”€ Branch Control lee Tunnel "PC"
â”œâ”€ Memory Control lee Tunnel "PC"
â””â”€ Data Path muestra Tunnel "PC" (para debugging)
```

### Subcircuitos Claros

```
JerarquÃ­a recomendada:
S-MIPS Board
â””â”€ S-MIPS CPU
   â”œâ”€ Control Unit
   â”œâ”€ Memory Control
   â”‚  â”œâ”€ Memory FSM
   â”‚  â”œâ”€ Address Translator
   â”‚  â”œâ”€ Little-Endian Converter
   â”‚  â”œâ”€ Word Selector
   â”‚  â””â”€ MASK Generator
   â””â”€ Data Path
      â”œâ”€ Instruction Register
      â”œâ”€ Instruction Decoder
      â”œâ”€ Register File
      â”œâ”€ ALU
      â”œâ”€ Branch Control
      â”œâ”€ Program Counter
      â””â”€ Random Generator
```

### Probes EstratÃ©gicos

```
Probes esenciales:
â”œâ”€ PC (siempre visible)
â”œâ”€ IR (instrucciÃ³n actual)
â”œâ”€ Control Unit state
â”œâ”€ ALU result
â”œâ”€ Register File: R0, R1, R2, R10 (resultados)
â””â”€ Flags: HALT, MC_END, CACHE_HIT
```

---

## ğŸ“Š Checklist de IntegraciÃ³n Completa

### Data Path (Fase 1)
- [ ] Instruction Decoder extrae campos
- [ ] Register File lee/escribe
- [ ] ALU calcula correctamente
- [ ] Branch Control calcula PC_NEXT
- [ ] Writeback path funcional
- [ ] Tests manuales (sin memoria) pasan

### Control + Memory (Fase 2)
- [ ] Control Unit FSM completo
- [ ] Memory Control fetch funcional
- [ ] LW/SW funcionan
- [ ] Timing correcto (RT/WT)
- [ ] Little-endian correcto
- [ ] Tests con memoria pasan

### CPU Completo (Fase 3)
- [ ] IntegraciÃ³n en S-MIPS Board
- [ ] Todos los componentes conectados
- [ ] Test suite completo (15+ tests)
- [ ] Sin warnings de Logisim
- [ ] Cost â‰¤ 100 unidades

### Cache (Fase 4 - Opcional)
- [ ] I-Cache implementado (4+ lÃ­neas)
- [ ] D-Cache implementado (4+ lÃ­neas)
- [ ] Hit/miss logic funcional
- [ ] Performance mejora medible
- [ ] Tests siguen pasando

---

## ğŸ¯ Timeline Estimado

| Fase | DÃ­as | Acumulado |
|------|------|-----------|
| Fase 1: Data Path | 2-3 | 3 dÃ­as |
| Fase 2: Control+Memory | 3-4 | 7 dÃ­as |
| Fase 3: IntegraciÃ³n | 2-3 | 10 dÃ­as |
| Fase 4: Cache (opt) | 5-7 | 17 dÃ­as |

**Total para CPU bÃ¡sico funcional**: ~10 dÃ­as
**Total para CPU con cache (aprobar)**: ~17 dÃ­as

---

## Enlaces Relacionados

- [[Control Unit]] - FSM principal
- [[Memory Control]] - Interfaz RAM
- [[Data Path]] - EjecuciÃ³n
- [[Direct-Mapped Cache Implementation]] - Sistema cache
- [[Dashboard]] - Estado del proyecto

---

**Ãšltima actualizaciÃ³n**: 2025-12-09
**PropÃ³sito**: GuÃ­a paso a paso para integrar S-MIPS
**Nivel**: ImplementaciÃ³n prÃ¡ctica
