;buildInfoPackage: chisel3, version: 3.1.6, scalaVersion: 2.12.4, sbtVersion: 1.1.1, builtAtString: 2018-12-21 23:41:18.566, builtAtMillis: 1545435678566
circuit NV_NVDLA_CMAC_CORE_macSINT : 
  module NV_NVDLA_CMAC_CORE_macSINT : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip nvdla_core_clk : Clock, flip dat_actv_data : SInt<8>[8], flip dat_actv_nz : UInt<1>[8], flip dat_actv_pvld : UInt<1>[8], flip wt_actv_data : SInt<8>[8], flip wt_actv_nz : UInt<1>[8], flip wt_actv_pvld : UInt<1>[8], mac_out_data : SInt<23>, mac_out_pvld : UInt<1>}
    
    wire _T_178 : SInt<16>[8] @[NV_NVDLA_CMAC_CORE_macSINT.scala 54:23]
    _T_178[0] <= asSInt(UInt<16>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 54:23]
    _T_178[1] <= asSInt(UInt<16>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 54:23]
    _T_178[2] <= asSInt(UInt<16>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 54:23]
    _T_178[3] <= asSInt(UInt<16>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 54:23]
    _T_178[4] <= asSInt(UInt<16>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 54:23]
    _T_178[5] <= asSInt(UInt<16>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 54:23]
    _T_178[6] <= asSInt(UInt<16>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 54:23]
    _T_178[7] <= asSInt(UInt<16>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 54:23]
    node _T_189 = and(io.wt_actv_pvld[0], io.dat_actv_pvld[0]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:32]
    node _T_190 = and(_T_189, io.wt_actv_nz[0]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:52]
    node _T_191 = and(_T_190, io.dat_actv_nz[0]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:69]
    when _T_191 : @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
      node _T_192 = mul(io.wt_actv_data[0], io.dat_actv_data[0]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:43]
      _T_178[0] <= _T_192 @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
    else : @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
      _T_178[0] <= asSInt(UInt<23>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 62:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
    node _T_194 = and(io.wt_actv_pvld[1], io.dat_actv_pvld[1]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:32]
    node _T_195 = and(_T_194, io.wt_actv_nz[1]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:52]
    node _T_196 = and(_T_195, io.dat_actv_nz[1]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:69]
    when _T_196 : @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
      node _T_197 = mul(io.wt_actv_data[1], io.dat_actv_data[1]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:43]
      _T_178[1] <= _T_197 @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
    else : @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
      _T_178[1] <= asSInt(UInt<23>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 62:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
    node _T_199 = and(io.wt_actv_pvld[2], io.dat_actv_pvld[2]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:32]
    node _T_200 = and(_T_199, io.wt_actv_nz[2]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:52]
    node _T_201 = and(_T_200, io.dat_actv_nz[2]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:69]
    when _T_201 : @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
      node _T_202 = mul(io.wt_actv_data[2], io.dat_actv_data[2]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:43]
      _T_178[2] <= _T_202 @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
    else : @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
      _T_178[2] <= asSInt(UInt<23>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 62:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
    node _T_204 = and(io.wt_actv_pvld[3], io.dat_actv_pvld[3]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:32]
    node _T_205 = and(_T_204, io.wt_actv_nz[3]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:52]
    node _T_206 = and(_T_205, io.dat_actv_nz[3]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:69]
    when _T_206 : @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
      node _T_207 = mul(io.wt_actv_data[3], io.dat_actv_data[3]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:43]
      _T_178[3] <= _T_207 @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
    else : @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
      _T_178[3] <= asSInt(UInt<23>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 62:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
    node _T_209 = and(io.wt_actv_pvld[4], io.dat_actv_pvld[4]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:32]
    node _T_210 = and(_T_209, io.wt_actv_nz[4]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:52]
    node _T_211 = and(_T_210, io.dat_actv_nz[4]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:69]
    when _T_211 : @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
      node _T_212 = mul(io.wt_actv_data[4], io.dat_actv_data[4]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:43]
      _T_178[4] <= _T_212 @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
    else : @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
      _T_178[4] <= asSInt(UInt<23>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 62:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
    node _T_214 = and(io.wt_actv_pvld[5], io.dat_actv_pvld[5]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:32]
    node _T_215 = and(_T_214, io.wt_actv_nz[5]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:52]
    node _T_216 = and(_T_215, io.dat_actv_nz[5]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:69]
    when _T_216 : @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
      node _T_217 = mul(io.wt_actv_data[5], io.dat_actv_data[5]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:43]
      _T_178[5] <= _T_217 @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
    else : @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
      _T_178[5] <= asSInt(UInt<23>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 62:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
    node _T_219 = and(io.wt_actv_pvld[6], io.dat_actv_pvld[6]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:32]
    node _T_220 = and(_T_219, io.wt_actv_nz[6]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:52]
    node _T_221 = and(_T_220, io.dat_actv_nz[6]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:69]
    when _T_221 : @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
      node _T_222 = mul(io.wt_actv_data[6], io.dat_actv_data[6]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:43]
      _T_178[6] <= _T_222 @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
    else : @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
      _T_178[6] <= asSInt(UInt<23>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 62:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
    node _T_224 = and(io.wt_actv_pvld[7], io.dat_actv_pvld[7]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:32]
    node _T_225 = and(_T_224, io.wt_actv_nz[7]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:52]
    node _T_226 = and(_T_225, io.dat_actv_nz[7]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:69]
    when _T_226 : @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
      node _T_227 = mul(io.wt_actv_data[7], io.dat_actv_data[7]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:43]
      _T_178[7] <= _T_227 @[NV_NVDLA_CMAC_CORE_macSINT.scala 58:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 57:88]
    else : @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
      _T_178[7] <= asSInt(UInt<23>("h00")) @[NV_NVDLA_CMAC_CORE_macSINT.scala 62:22]
      skip @[NV_NVDLA_CMAC_CORE_macSINT.scala 61:20]
    node _T_229 = add(_T_178[0], _T_178[1]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 66:32]
    node _T_230 = add(_T_229, _T_178[2]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 66:32]
    node _T_231 = add(_T_230, _T_178[3]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 66:32]
    node _T_232 = add(_T_231, _T_178[4]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 66:32]
    node _T_233 = add(_T_232, _T_178[5]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 66:32]
    node _T_234 = add(_T_233, _T_178[6]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 66:32]
    node _T_235 = add(_T_234, _T_178[7]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 66:32]
    node _T_236 = and(io.dat_actv_pvld[0], io.wt_actv_pvld[0]) @[NV_NVDLA_CMAC_CORE_macSINT.scala 69:41]
    reg _T_238 : SInt<23>, clock @[Reg.scala 11:16]
    when _T_236 : @[Reg.scala 12:19]
      _T_238 <= _T_235 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_240 : SInt<23>, clock @[Reg.scala 11:16]
    when _T_236 : @[Reg.scala 12:19]
      _T_240 <= _T_238 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_242 : SInt<23>, clock @[Reg.scala 11:16]
    when _T_236 : @[Reg.scala 12:19]
      _T_242 <= _T_240 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.mac_out_data <= _T_242 @[NV_NVDLA_CMAC_CORE_macSINT.scala 71:21]
    reg _T_244 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_236 : @[Reg.scala 12:19]
      _T_244 <= _T_236 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_246 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_236 : @[Reg.scala 12:19]
      _T_246 <= _T_244 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_248 : UInt<1>, clock @[Reg.scala 11:16]
    when _T_236 : @[Reg.scala 12:19]
      _T_248 <= _T_246 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.mac_out_pvld <= _T_248 @[NV_NVDLA_CMAC_CORE_macSINT.scala 72:21]
    
