<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.119 seconds; current allocated memory: 87.320 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.357 seconds; current allocated memory: 88.074 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.985 seconds; current allocated memory: 88.551 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 88.551 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 94.008 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 95.078 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_14_1&apos; (../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:10) in function &apos;if_loop_3&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 116.703 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 116.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;if_loop_3&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;if_loop_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_14_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;if_loop_3&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln21&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:21) of variable &apos;sum&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load_1&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;if_loop_3&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln21&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:21) of variable &apos;sum&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load_1&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;if_loop_3&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln21&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:21) of variable &apos;sum&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load_1&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;if_loop_3&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln21&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:21) of variable &apos;sum&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load_1&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;if_loop_3&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln21&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:21) of variable &apos;sum&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load_1&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;if_loop_3&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln21&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:21) of variable &apos;sum&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load_1&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;if_loop_3&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln21&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:21) of variable &apos;sum&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load_1&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;if_loop_3&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 33, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln21&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:21) of variable &apos;sum&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load_1&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;if_loop_3&apos; (loop &apos;VITIS_LOOP_14_1&apos;): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;sum_write_ln21&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:21) of variable &apos;sum&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19 on local variable &apos;sum&apos; and &apos;load&apos; operation (&apos;sum_load_1&apos;, ../../../../Documents/LAP_hls_benchmarks/Vitis/if_loop_3/src/if_loop_3.cpp:19) on local variable &apos;sum&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 35, Depth = 38, loop &apos;VITIS_LOOP_14_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 116.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 116.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;if_loop_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;if_loop_3/a&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;if_loop_3/b&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;if_loop_3/n&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;if_loop_3&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;if_loop_3&apos; pipeline &apos;VITIS_LOOP_14_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sdiv_32ns_32ns_32_36_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;if_loop_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 118.191 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 124.281 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.462 seconds; current allocated memory: 127.230 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for if_loop_3." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for if_loop_3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 443.85 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.249 seconds; current allocated memory: 39.941 MB." resolution=""/>
</Messages>
