<stg><name>matmul_Pipeline_nopart1_nopart2</name>


<trans_list>

<trans id="1157" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %temp_sum_V_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_0_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %temp_sum_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %temp_sum_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_2_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %temp_sum_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_3_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %temp_sum_V_4_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_4_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %temp_sum_V_5_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_5_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %temp_sum_V_6_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_6_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %temp_sum_V_7_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_7_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %temp_sum_V_8_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_8_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %temp_sum_V_9_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_9_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %temp_sum_V_10_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_10_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %temp_sum_V_11_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_11_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %temp_sum_V_12_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_12_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %temp_sum_V_13_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_13_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %temp_sum_V_14_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_14_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %temp_sum_V_15_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_15_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %temp_sum_V_16_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_16_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %temp_sum_V_17_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_17_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %temp_sum_V_18_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_18_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %temp_sum_V_19_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_19_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %temp_sum_V_20_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_20_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %temp_sum_V_21_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_21_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %temp_sum_V_22_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_22_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %temp_sum_V_23_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_23_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %temp_sum_V_24_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_24_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %temp_sum_V_25_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_25_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %temp_sum_V_26_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_26_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %temp_sum_V_27_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_27_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %temp_sum_V_28_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_28_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %temp_sum_V_29_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_29_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %temp_sum_V_30_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_30_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %temp_sum_V_31_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sum_V_31_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i6 0, i6 %row

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i6 0, i6 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:38 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:2 %icmp_ln68 = icmp_eq  i11 %indvar_flatten_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:3 %add_ln68_1 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln68 = br i1 %icmp_ln68, void %.preheader, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0 %col_load = load i6 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2 %row_load = load i6 %row

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %add_ln68 = add i6 %row_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:6 %icmp_ln72 = icmp_eq  i6 %col_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:7 %select_ln68 = select i1 %icmp_ln72, i6 0, i6 %col_load

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:8 %select_ln68_1 = select i1 %icmp_ln72, i6 %add_ln68, i6 %row_load

]]></Node>
<StgValue><ssdm name="select_ln68_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="6">
<![CDATA[
.preheader:9 %empty_31 = trunc i6 %select_ln68_1

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:108 %cmp59 = icmp_eq  i6 %select_ln68, i6 0

]]></Node>
<StgValue><ssdm name="cmp59"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="6">
<![CDATA[
.preheader:109 %empty_32 = trunc i6 %select_ln68

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:110 %tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_31, i5 %empty_32

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="10">
<![CDATA[
.preheader:111 %tmp_37_cast = zext i10 %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:112 %A_V_addr = getelementptr i16 %A_V, i32 0, i32 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="A_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:113 %tmp_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_32, i5 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
.preheader:114 %zext_ln232 = zext i10 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:115 %B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln232

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:116 %or_ln232 = or i10 %tmp_35, i10 1

]]></Node>
<StgValue><ssdm name="or_ln232"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:117 %tmp_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:118 %B_V_addr_1 = getelementptr i16 %B_V, i32 0, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="B_V_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:209 %cmp72 = icmp_eq  i6 %select_ln68, i6 31

]]></Node>
<StgValue><ssdm name="cmp72"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="10">
<![CDATA[
.preheader:210 %A_V_load = load i10 %A_V_addr

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="10">
<![CDATA[
.preheader:212 %B_V_load = load i10 %B_V_addr

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:215 %br_ln82 = br i1 %cmp72, void %.split36.1, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="10">
<![CDATA[
.split36.1:2 %B_V_load_1 = load i10 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.1:5 %br_ln82 = br i1 %cmp72, void %.split36.2, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.2:5 %br_ln82 = br i1 %cmp72, void %.split36.3, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.3:5 %br_ln82 = br i1 %cmp72, void %.split36.4, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.4:5 %br_ln82 = br i1 %cmp72, void %.split36.5, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.5:5 %br_ln82 = br i1 %cmp72, void %.split36.6, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.6:5 %br_ln82 = br i1 %cmp72, void %.split36.7, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.7:5 %br_ln82 = br i1 %cmp72, void %.split36.8, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.8:5 %br_ln82 = br i1 %cmp72, void %.split36.9, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.9:5 %br_ln82 = br i1 %cmp72, void %.split36.10, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.10:5 %br_ln82 = br i1 %cmp72, void %.split36.11, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.11:5 %br_ln82 = br i1 %cmp72, void %.split36.12, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.12:5 %br_ln82 = br i1 %cmp72, void %.split36.13, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.13:5 %br_ln82 = br i1 %cmp72, void %.split36.14, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.14:5 %br_ln82 = br i1 %cmp72, void %.split36.15, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.15:5 %br_ln82 = br i1 %cmp72, void %.split36.16, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.16:5 %br_ln82 = br i1 %cmp72, void %.split36.17, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.17:5 %br_ln82 = br i1 %cmp72, void %.split36.18, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.18:5 %br_ln82 = br i1 %cmp72, void %.split36.19, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.19:5 %br_ln82 = br i1 %cmp72, void %.split36.20, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.20:5 %br_ln82 = br i1 %cmp72, void %.split36.21, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.21:5 %br_ln82 = br i1 %cmp72, void %.split36.22, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.22:5 %br_ln82 = br i1 %cmp72, void %.split36.23, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.23:5 %br_ln82 = br i1 %cmp72, void %.split36.24, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.24:5 %br_ln82 = br i1 %cmp72, void %.split36.25, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.25:5 %br_ln82 = br i1 %cmp72, void %.split36.26, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.26:5 %br_ln82 = br i1 %cmp72, void %.split36.27, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.27:5 %br_ln82 = br i1 %cmp72, void %.split36.28, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.28:5 %br_ln82 = br i1 %cmp72, void %.split36.29, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.29:5 %br_ln82 = br i1 %cmp72, void %.split36.30, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.30:5 %br_ln82 = br i1 %cmp72, void %.split36.31, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36.31:5 %br_ln82 = br i1 %cmp72, void %._crit_edge.31, void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.31:0 %add_ln72 = add i6 %select_ln68, i6 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.31:1 %store_ln68 = store i11 %add_ln68_1, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.31:2 %store_ln68 = store i6 %select_ln68_1, i6 %row

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.31:35 %store_ln72 = store i6 %add_ln72, i6 %col

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:119 %or_ln232_1 = or i10 %tmp_35, i10 2

]]></Node>
<StgValue><ssdm name="or_ln232_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:120 %tmp_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:121 %B_V_addr_2 = getelementptr i16 %B_V, i32 0, i32 %tmp_37

]]></Node>
<StgValue><ssdm name="B_V_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:122 %or_ln232_2 = or i10 %tmp_35, i10 3

]]></Node>
<StgValue><ssdm name="or_ln232_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:123 %tmp_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:124 %B_V_addr_3 = getelementptr i16 %B_V, i32 0, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="B_V_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="10">
<![CDATA[
.preheader:210 %A_V_load = load i10 %A_V_addr

]]></Node>
<StgValue><ssdm name="A_V_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="10">
<![CDATA[
.preheader:212 %B_V_load = load i10 %B_V_addr

]]></Node>
<StgValue><ssdm name="B_V_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:213 %mul_ln885 = mul i16 %B_V_load, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="10">
<![CDATA[
.split36.1:2 %B_V_load_1 = load i10 %B_V_addr_1

]]></Node>
<StgValue><ssdm name="B_V_load_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:3 %mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="10">
<![CDATA[
.split36.2:2 %B_V_load_2 = load i10 %B_V_addr_2

]]></Node>
<StgValue><ssdm name="B_V_load_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="10">
<![CDATA[
.split36.3:2 %B_V_load_3 = load i10 %B_V_addr_3

]]></Node>
<StgValue><ssdm name="B_V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:125 %or_ln232_3 = or i10 %tmp_35, i10 4

]]></Node>
<StgValue><ssdm name="or_ln232_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:126 %tmp_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_3

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:127 %B_V_addr_4 = getelementptr i16 %B_V, i32 0, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="B_V_addr_4"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:128 %or_ln232_4 = or i10 %tmp_35, i10 5

]]></Node>
<StgValue><ssdm name="or_ln232_4"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:129 %tmp_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_4

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:130 %B_V_addr_5 = getelementptr i16 %B_V, i32 0, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="B_V_addr_5"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:213 %mul_ln885 = mul i16 %B_V_load, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:3 %mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="10">
<![CDATA[
.split36.2:2 %B_V_load_2 = load i10 %B_V_addr_2

]]></Node>
<StgValue><ssdm name="B_V_load_2"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:3 %mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_2"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="10">
<![CDATA[
.split36.3:2 %B_V_load_3 = load i10 %B_V_addr_3

]]></Node>
<StgValue><ssdm name="B_V_load_3"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:3 %mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_3"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
.split36.4:2 %B_V_load_4 = load i10 %B_V_addr_4

]]></Node>
<StgValue><ssdm name="B_V_load_4"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
.split36.5:2 %B_V_load_5 = load i10 %B_V_addr_5

]]></Node>
<StgValue><ssdm name="B_V_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16">
<![CDATA[
.preheader:1 %temp_sum_V_0_1_load = load i16 %temp_sum_V_0_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_0_1_load"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:131 %or_ln232_5 = or i10 %tmp_35, i10 6

]]></Node>
<StgValue><ssdm name="or_ln232_5"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:132 %tmp_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_5

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:133 %B_V_addr_6 = getelementptr i16 %B_V, i32 0, i32 %tmp_41

]]></Node>
<StgValue><ssdm name="B_V_addr_6"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:134 %or_ln232_6 = or i10 %tmp_35, i10 7

]]></Node>
<StgValue><ssdm name="or_ln232_6"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:135 %tmp_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_6

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:136 %B_V_addr_7 = getelementptr i16 %B_V, i32 0, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="B_V_addr_7"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader:211 %select_ln79 = select i1 %cmp59, i16 0, i16 %temp_sum_V_0_1_load

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:213 %mul_ln885 = mul i16 %B_V_load, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:214 %temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79

]]></Node>
<StgValue><ssdm name="temp_sum_V_0"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16">
<![CDATA[
.split36.1:0 %temp_sum_V_1_1_load = load i16 %temp_sum_V_1_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1_1_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.1:1 %select_ln79_1 = select i1 %cmp59, i16 0, i16 %temp_sum_V_1_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:3 %mul_ln885_1 = mul i16 %B_V_load_1, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:4 %temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:3 %mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_2"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:3 %mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_3"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="10">
<![CDATA[
.split36.4:2 %B_V_load_4 = load i10 %B_V_addr_4

]]></Node>
<StgValue><ssdm name="B_V_load_4"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:3 %mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_4"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="10">
<![CDATA[
.split36.5:2 %B_V_load_5 = load i10 %B_V_addr_5

]]></Node>
<StgValue><ssdm name="B_V_load_5"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:3 %mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_5"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="10">
<![CDATA[
.split36.6:2 %B_V_load_6 = load i10 %B_V_addr_6

]]></Node>
<StgValue><ssdm name="B_V_load_6"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
.split36.7:2 %B_V_load_7 = load i10 %B_V_addr_7

]]></Node>
<StgValue><ssdm name="B_V_load_7"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:10 %tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_31, i5 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="10">
<![CDATA[
.preheader:11 %tmp_5_cast = zext i10 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:12 %C_V_addr = getelementptr i16 %C_V, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="C_V_addr"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:13 %or_ln82 = or i10 %tmp_5, i10 1

]]></Node>
<StgValue><ssdm name="or_ln82"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:14 %tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:15 %C_V_addr_1 = getelementptr i16 %C_V, i32 0, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="C_V_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:137 %or_ln232_7 = or i10 %tmp_35, i10 8

]]></Node>
<StgValue><ssdm name="or_ln232_7"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:138 %tmp_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_7

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:139 %B_V_addr_8 = getelementptr i16 %B_V, i32 0, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="B_V_addr_8"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:140 %or_ln232_8 = or i10 %tmp_35, i10 9

]]></Node>
<StgValue><ssdm name="or_ln232_8"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:141 %tmp_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_8

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:142 %B_V_addr_9 = getelementptr i16 %B_V, i32 0, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="B_V_addr_9"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:214 %temp_sum_V_0 = add i16 %mul_ln885, i16 %select_ln79

]]></Node>
<StgValue><ssdm name="temp_sum_V_0"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_0, i10 %C_V_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.1

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.1:4 %temp_sum_V_1 = add i16 %mul_ln885_1, i16 %select_ln79_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_1"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_1, i10 %C_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.2

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16">
<![CDATA[
.split36.2:0 %temp_sum_V_2_1_load = load i16 %temp_sum_V_2_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_2_1_load"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.2:1 %select_ln79_2 = select i1 %cmp59, i16 0, i16 %temp_sum_V_2_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_2"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:3 %mul_ln885_2 = mul i16 %B_V_load_2, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:4 %temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2

]]></Node>
<StgValue><ssdm name="temp_sum_V_2"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16">
<![CDATA[
.split36.3:0 %temp_sum_V_3_1_load = load i16 %temp_sum_V_3_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_3_1_load"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.3:1 %select_ln79_3 = select i1 %cmp59, i16 0, i16 %temp_sum_V_3_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_3"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:3 %mul_ln885_3 = mul i16 %B_V_load_3, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_3"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:4 %temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3

]]></Node>
<StgValue><ssdm name="temp_sum_V_3"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:3 %mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_4"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:3 %mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_5"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="10">
<![CDATA[
.split36.6:2 %B_V_load_6 = load i10 %B_V_addr_6

]]></Node>
<StgValue><ssdm name="B_V_load_6"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:3 %mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_6"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="10">
<![CDATA[
.split36.7:2 %B_V_load_7 = load i10 %B_V_addr_7

]]></Node>
<StgValue><ssdm name="B_V_load_7"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:3 %mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_7"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="10">
<![CDATA[
.split36.8:2 %B_V_load_8 = load i10 %B_V_addr_8

]]></Node>
<StgValue><ssdm name="B_V_load_8"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="10">
<![CDATA[
.split36.9:2 %B_V_load_9 = load i10 %B_V_addr_9

]]></Node>
<StgValue><ssdm name="B_V_load_9"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:33 %store_ln885 = store i16 %temp_sum_V_1, i16 %temp_sum_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:34 %store_ln885 = store i16 %temp_sum_V_0, i16 %temp_sum_V_0_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:16 %or_ln82_1 = or i10 %tmp_5, i10 2

]]></Node>
<StgValue><ssdm name="or_ln82_1"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:17 %tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:18 %C_V_addr_2 = getelementptr i16 %C_V, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="C_V_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:19 %or_ln82_2 = or i10 %tmp_5, i10 3

]]></Node>
<StgValue><ssdm name="or_ln82_2"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:20 %tmp_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:21 %C_V_addr_3 = getelementptr i16 %C_V, i32 0, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="C_V_addr_3"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:143 %or_ln232_9 = or i10 %tmp_35, i10 10

]]></Node>
<StgValue><ssdm name="or_ln232_9"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:144 %tmp_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_9

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:145 %B_V_addr_10 = getelementptr i16 %B_V, i32 0, i32 %tmp_45

]]></Node>
<StgValue><ssdm name="B_V_addr_10"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:146 %or_ln232_10 = or i10 %tmp_35, i10 11

]]></Node>
<StgValue><ssdm name="or_ln232_10"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:147 %tmp_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_10

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:148 %B_V_addr_11 = getelementptr i16 %B_V, i32 0, i32 %tmp_46

]]></Node>
<StgValue><ssdm name="B_V_addr_11"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.2:4 %temp_sum_V_2 = add i16 %mul_ln885_2, i16 %select_ln79_2

]]></Node>
<StgValue><ssdm name="temp_sum_V_2"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_2, i10 %C_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.3:4 %temp_sum_V_3 = add i16 %mul_ln885_3, i16 %select_ln79_3

]]></Node>
<StgValue><ssdm name="temp_sum_V_3"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_3, i10 %C_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.4

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16">
<![CDATA[
.split36.4:0 %temp_sum_V_4_1_load = load i16 %temp_sum_V_4_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_4_1_load"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.4:1 %select_ln79_4 = select i1 %cmp59, i16 0, i16 %temp_sum_V_4_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_4"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:3 %mul_ln885_4 = mul i16 %B_V_load_4, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_4"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:4 %temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4

]]></Node>
<StgValue><ssdm name="temp_sum_V_4"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16">
<![CDATA[
.split36.5:0 %temp_sum_V_5_1_load = load i16 %temp_sum_V_5_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_5_1_load"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.5:1 %select_ln79_5 = select i1 %cmp59, i16 0, i16 %temp_sum_V_5_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_5"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:3 %mul_ln885_5 = mul i16 %B_V_load_5, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_5"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:4 %temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5

]]></Node>
<StgValue><ssdm name="temp_sum_V_5"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:3 %mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_6"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:3 %mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_7"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="10">
<![CDATA[
.split36.8:2 %B_V_load_8 = load i10 %B_V_addr_8

]]></Node>
<StgValue><ssdm name="B_V_load_8"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:3 %mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_8"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="10">
<![CDATA[
.split36.9:2 %B_V_load_9 = load i10 %B_V_addr_9

]]></Node>
<StgValue><ssdm name="B_V_load_9"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:3 %mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_9"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="10">
<![CDATA[
.split36.10:2 %B_V_load_10 = load i10 %B_V_addr_10

]]></Node>
<StgValue><ssdm name="B_V_load_10"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="10">
<![CDATA[
.split36.11:2 %B_V_load_11 = load i10 %B_V_addr_11

]]></Node>
<StgValue><ssdm name="B_V_load_11"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:31 %store_ln885 = store i16 %temp_sum_V_3, i16 %temp_sum_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:32 %store_ln885 = store i16 %temp_sum_V_2, i16 %temp_sum_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:22 %or_ln82_3 = or i10 %tmp_5, i10 4

]]></Node>
<StgValue><ssdm name="or_ln82_3"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:23 %tmp_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:24 %C_V_addr_4 = getelementptr i16 %C_V, i32 0, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="C_V_addr_4"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:25 %or_ln82_4 = or i10 %tmp_5, i10 5

]]></Node>
<StgValue><ssdm name="or_ln82_4"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:26 %tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:27 %C_V_addr_5 = getelementptr i16 %C_V, i32 0, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="C_V_addr_5"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:149 %or_ln232_11 = or i10 %tmp_35, i10 12

]]></Node>
<StgValue><ssdm name="or_ln232_11"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:150 %tmp_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_11

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:151 %B_V_addr_12 = getelementptr i16 %B_V, i32 0, i32 %tmp_47

]]></Node>
<StgValue><ssdm name="B_V_addr_12"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:152 %or_ln232_12 = or i10 %tmp_35, i10 13

]]></Node>
<StgValue><ssdm name="or_ln232_12"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:153 %tmp_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_12

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:154 %B_V_addr_13 = getelementptr i16 %B_V, i32 0, i32 %tmp_48

]]></Node>
<StgValue><ssdm name="B_V_addr_13"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.4:4 %temp_sum_V_4 = add i16 %mul_ln885_4, i16 %select_ln79_4

]]></Node>
<StgValue><ssdm name="temp_sum_V_4"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_4, i10 %C_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.5

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.5:4 %temp_sum_V_5 = add i16 %mul_ln885_5, i16 %select_ln79_5

]]></Node>
<StgValue><ssdm name="temp_sum_V_5"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_5, i10 %C_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.6

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16">
<![CDATA[
.split36.6:0 %temp_sum_V_6_1_load = load i16 %temp_sum_V_6_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_6_1_load"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.6:1 %select_ln79_6 = select i1 %cmp59, i16 0, i16 %temp_sum_V_6_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_6"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:3 %mul_ln885_6 = mul i16 %B_V_load_6, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_6"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:4 %temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6

]]></Node>
<StgValue><ssdm name="temp_sum_V_6"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16">
<![CDATA[
.split36.7:0 %temp_sum_V_7_1_load = load i16 %temp_sum_V_7_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_7_1_load"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.7:1 %select_ln79_7 = select i1 %cmp59, i16 0, i16 %temp_sum_V_7_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_7"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:3 %mul_ln885_7 = mul i16 %B_V_load_7, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_7"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:4 %temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7

]]></Node>
<StgValue><ssdm name="temp_sum_V_7"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:3 %mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_8"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:3 %mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_9"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="10">
<![CDATA[
.split36.10:2 %B_V_load_10 = load i10 %B_V_addr_10

]]></Node>
<StgValue><ssdm name="B_V_load_10"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:3 %mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_10"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="10">
<![CDATA[
.split36.11:2 %B_V_load_11 = load i10 %B_V_addr_11

]]></Node>
<StgValue><ssdm name="B_V_load_11"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:3 %mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_11"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="10">
<![CDATA[
.split36.12:2 %B_V_load_12 = load i10 %B_V_addr_12

]]></Node>
<StgValue><ssdm name="B_V_load_12"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="10">
<![CDATA[
.split36.13:2 %B_V_load_13 = load i10 %B_V_addr_13

]]></Node>
<StgValue><ssdm name="B_V_load_13"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:29 %store_ln885 = store i16 %temp_sum_V_5, i16 %temp_sum_V_5_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:30 %store_ln885 = store i16 %temp_sum_V_4, i16 %temp_sum_V_4_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:28 %or_ln82_5 = or i10 %tmp_5, i10 6

]]></Node>
<StgValue><ssdm name="or_ln82_5"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:29 %tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:30 %C_V_addr_6 = getelementptr i16 %C_V, i32 0, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="C_V_addr_6"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:31 %or_ln82_6 = or i10 %tmp_5, i10 7

]]></Node>
<StgValue><ssdm name="or_ln82_6"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:32 %tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:33 %C_V_addr_7 = getelementptr i16 %C_V, i32 0, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="C_V_addr_7"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:155 %or_ln232_13 = or i10 %tmp_35, i10 14

]]></Node>
<StgValue><ssdm name="or_ln232_13"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:156 %tmp_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_13

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:157 %B_V_addr_14 = getelementptr i16 %B_V, i32 0, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="B_V_addr_14"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:158 %or_ln232_14 = or i10 %tmp_35, i10 15

]]></Node>
<StgValue><ssdm name="or_ln232_14"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:159 %tmp_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_14

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:160 %B_V_addr_15 = getelementptr i16 %B_V, i32 0, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="B_V_addr_15"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.6:4 %temp_sum_V_6 = add i16 %mul_ln885_6, i16 %select_ln79_6

]]></Node>
<StgValue><ssdm name="temp_sum_V_6"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_6, i10 %C_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.7

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.7:4 %temp_sum_V_7 = add i16 %mul_ln885_7, i16 %select_ln79_7

]]></Node>
<StgValue><ssdm name="temp_sum_V_7"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_7, i10 %C_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.8

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16">
<![CDATA[
.split36.8:0 %temp_sum_V_8_1_load = load i16 %temp_sum_V_8_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_8_1_load"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.8:1 %select_ln79_8 = select i1 %cmp59, i16 0, i16 %temp_sum_V_8_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_8"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:3 %mul_ln885_8 = mul i16 %B_V_load_8, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_8"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:4 %temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8

]]></Node>
<StgValue><ssdm name="temp_sum_V_8"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16">
<![CDATA[
.split36.9:0 %temp_sum_V_9_1_load = load i16 %temp_sum_V_9_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_9_1_load"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.9:1 %select_ln79_9 = select i1 %cmp59, i16 0, i16 %temp_sum_V_9_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_9"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:3 %mul_ln885_9 = mul i16 %B_V_load_9, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_9"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:4 %temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9

]]></Node>
<StgValue><ssdm name="temp_sum_V_9"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:3 %mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_10"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:3 %mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_11"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="10">
<![CDATA[
.split36.12:2 %B_V_load_12 = load i10 %B_V_addr_12

]]></Node>
<StgValue><ssdm name="B_V_load_12"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:3 %mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_12"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="10">
<![CDATA[
.split36.13:2 %B_V_load_13 = load i10 %B_V_addr_13

]]></Node>
<StgValue><ssdm name="B_V_load_13"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:3 %mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_13"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="10">
<![CDATA[
.split36.14:2 %B_V_load_14 = load i10 %B_V_addr_14

]]></Node>
<StgValue><ssdm name="B_V_load_14"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="10">
<![CDATA[
.split36.15:2 %B_V_load_15 = load i10 %B_V_addr_15

]]></Node>
<StgValue><ssdm name="B_V_load_15"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:27 %store_ln885 = store i16 %temp_sum_V_7, i16 %temp_sum_V_7_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:28 %store_ln885 = store i16 %temp_sum_V_6, i16 %temp_sum_V_6_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:34 %or_ln82_7 = or i10 %tmp_5, i10 8

]]></Node>
<StgValue><ssdm name="or_ln82_7"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:35 %tmp_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:36 %C_V_addr_8 = getelementptr i16 %C_V, i32 0, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="C_V_addr_8"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:37 %or_ln82_8 = or i10 %tmp_5, i10 9

]]></Node>
<StgValue><ssdm name="or_ln82_8"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:38 %tmp_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:39 %C_V_addr_9 = getelementptr i16 %C_V, i32 0, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="C_V_addr_9"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:161 %or_ln232_15 = or i10 %tmp_35, i10 16

]]></Node>
<StgValue><ssdm name="or_ln232_15"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:162 %tmp_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_15

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:163 %B_V_addr_16 = getelementptr i16 %B_V, i32 0, i32 %tmp_51

]]></Node>
<StgValue><ssdm name="B_V_addr_16"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:164 %or_ln232_16 = or i10 %tmp_35, i10 17

]]></Node>
<StgValue><ssdm name="or_ln232_16"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:165 %tmp_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_16

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:166 %B_V_addr_17 = getelementptr i16 %B_V, i32 0, i32 %tmp_52

]]></Node>
<StgValue><ssdm name="B_V_addr_17"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.8:4 %temp_sum_V_8 = add i16 %mul_ln885_8, i16 %select_ln79_8

]]></Node>
<StgValue><ssdm name="temp_sum_V_8"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_8, i10 %C_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.9

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.9:4 %temp_sum_V_9 = add i16 %mul_ln885_9, i16 %select_ln79_9

]]></Node>
<StgValue><ssdm name="temp_sum_V_9"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_9, i10 %C_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.10

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16">
<![CDATA[
.split36.10:0 %temp_sum_V_10_1_load = load i16 %temp_sum_V_10_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_10_1_load"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.10:1 %select_ln79_10 = select i1 %cmp59, i16 0, i16 %temp_sum_V_10_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_10"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:3 %mul_ln885_10 = mul i16 %B_V_load_10, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_10"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:4 %temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10

]]></Node>
<StgValue><ssdm name="temp_sum_V_10"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16">
<![CDATA[
.split36.11:0 %temp_sum_V_11_1_load = load i16 %temp_sum_V_11_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_11_1_load"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.11:1 %select_ln79_11 = select i1 %cmp59, i16 0, i16 %temp_sum_V_11_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_11"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:3 %mul_ln885_11 = mul i16 %B_V_load_11, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_11"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:4 %temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11

]]></Node>
<StgValue><ssdm name="temp_sum_V_11"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:3 %mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_12"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:3 %mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_13"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="10">
<![CDATA[
.split36.14:2 %B_V_load_14 = load i10 %B_V_addr_14

]]></Node>
<StgValue><ssdm name="B_V_load_14"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:3 %mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_14"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="10">
<![CDATA[
.split36.15:2 %B_V_load_15 = load i10 %B_V_addr_15

]]></Node>
<StgValue><ssdm name="B_V_load_15"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:3 %mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_15"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="10">
<![CDATA[
.split36.16:2 %B_V_load_16 = load i10 %B_V_addr_16

]]></Node>
<StgValue><ssdm name="B_V_load_16"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="10">
<![CDATA[
.split36.17:2 %B_V_load_17 = load i10 %B_V_addr_17

]]></Node>
<StgValue><ssdm name="B_V_load_17"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:25 %store_ln885 = store i16 %temp_sum_V_9, i16 %temp_sum_V_9_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:26 %store_ln885 = store i16 %temp_sum_V_8, i16 %temp_sum_V_8_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:40 %or_ln82_9 = or i10 %tmp_5, i10 10

]]></Node>
<StgValue><ssdm name="or_ln82_9"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:41 %tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:42 %C_V_addr_10 = getelementptr i16 %C_V, i32 0, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="C_V_addr_10"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:43 %or_ln82_10 = or i10 %tmp_5, i10 11

]]></Node>
<StgValue><ssdm name="or_ln82_10"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:44 %tmp_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_10

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:45 %C_V_addr_11 = getelementptr i16 %C_V, i32 0, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="C_V_addr_11"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:167 %or_ln232_17 = or i10 %tmp_35, i10 18

]]></Node>
<StgValue><ssdm name="or_ln232_17"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:168 %tmp_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_17

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:169 %B_V_addr_18 = getelementptr i16 %B_V, i32 0, i32 %tmp_53

]]></Node>
<StgValue><ssdm name="B_V_addr_18"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:170 %or_ln232_18 = or i10 %tmp_35, i10 19

]]></Node>
<StgValue><ssdm name="or_ln232_18"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:171 %tmp_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_18

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:172 %B_V_addr_19 = getelementptr i16 %B_V, i32 0, i32 %tmp_54

]]></Node>
<StgValue><ssdm name="B_V_addr_19"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.10:4 %temp_sum_V_10 = add i16 %mul_ln885_10, i16 %select_ln79_10

]]></Node>
<StgValue><ssdm name="temp_sum_V_10"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_10, i10 %C_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.11

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.11:4 %temp_sum_V_11 = add i16 %mul_ln885_11, i16 %select_ln79_11

]]></Node>
<StgValue><ssdm name="temp_sum_V_11"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_11, i10 %C_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.12

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16">
<![CDATA[
.split36.12:0 %temp_sum_V_12_1_load = load i16 %temp_sum_V_12_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_12_1_load"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.12:1 %select_ln79_12 = select i1 %cmp59, i16 0, i16 %temp_sum_V_12_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_12"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:3 %mul_ln885_12 = mul i16 %B_V_load_12, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_12"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:4 %temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12

]]></Node>
<StgValue><ssdm name="temp_sum_V_12"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16">
<![CDATA[
.split36.13:0 %temp_sum_V_13_1_load = load i16 %temp_sum_V_13_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_13_1_load"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.13:1 %select_ln79_13 = select i1 %cmp59, i16 0, i16 %temp_sum_V_13_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_13"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:3 %mul_ln885_13 = mul i16 %B_V_load_13, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_13"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:4 %temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13

]]></Node>
<StgValue><ssdm name="temp_sum_V_13"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:3 %mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_14"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:3 %mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_15"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="10">
<![CDATA[
.split36.16:2 %B_V_load_16 = load i10 %B_V_addr_16

]]></Node>
<StgValue><ssdm name="B_V_load_16"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:3 %mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_16"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="10">
<![CDATA[
.split36.17:2 %B_V_load_17 = load i10 %B_V_addr_17

]]></Node>
<StgValue><ssdm name="B_V_load_17"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:3 %mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_17"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="10">
<![CDATA[
.split36.18:2 %B_V_load_18 = load i10 %B_V_addr_18

]]></Node>
<StgValue><ssdm name="B_V_load_18"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="10">
<![CDATA[
.split36.19:2 %B_V_load_19 = load i10 %B_V_addr_19

]]></Node>
<StgValue><ssdm name="B_V_load_19"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:23 %store_ln885 = store i16 %temp_sum_V_11, i16 %temp_sum_V_11_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:24 %store_ln885 = store i16 %temp_sum_V_10, i16 %temp_sum_V_10_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:46 %or_ln82_11 = or i10 %tmp_5, i10 12

]]></Node>
<StgValue><ssdm name="or_ln82_11"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:47 %tmp_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_11

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:48 %C_V_addr_12 = getelementptr i16 %C_V, i32 0, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="C_V_addr_12"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:49 %or_ln82_12 = or i10 %tmp_5, i10 13

]]></Node>
<StgValue><ssdm name="or_ln82_12"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:50 %tmp_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_12

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:51 %C_V_addr_13 = getelementptr i16 %C_V, i32 0, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="C_V_addr_13"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:173 %or_ln232_19 = or i10 %tmp_35, i10 20

]]></Node>
<StgValue><ssdm name="or_ln232_19"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:174 %tmp_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_19

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:175 %B_V_addr_20 = getelementptr i16 %B_V, i32 0, i32 %tmp_55

]]></Node>
<StgValue><ssdm name="B_V_addr_20"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:176 %or_ln232_20 = or i10 %tmp_35, i10 21

]]></Node>
<StgValue><ssdm name="or_ln232_20"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:177 %tmp_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_20

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:178 %B_V_addr_21 = getelementptr i16 %B_V, i32 0, i32 %tmp_56

]]></Node>
<StgValue><ssdm name="B_V_addr_21"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.12:4 %temp_sum_V_12 = add i16 %mul_ln885_12, i16 %select_ln79_12

]]></Node>
<StgValue><ssdm name="temp_sum_V_12"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_12, i10 %C_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.13

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.13:4 %temp_sum_V_13 = add i16 %mul_ln885_13, i16 %select_ln79_13

]]></Node>
<StgValue><ssdm name="temp_sum_V_13"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_13, i10 %C_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.14

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16">
<![CDATA[
.split36.14:0 %temp_sum_V_14_1_load = load i16 %temp_sum_V_14_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_14_1_load"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.14:1 %select_ln79_14 = select i1 %cmp59, i16 0, i16 %temp_sum_V_14_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_14"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:3 %mul_ln885_14 = mul i16 %B_V_load_14, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_14"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:4 %temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14

]]></Node>
<StgValue><ssdm name="temp_sum_V_14"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16">
<![CDATA[
.split36.15:0 %temp_sum_V_15_1_load = load i16 %temp_sum_V_15_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_15_1_load"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.15:1 %select_ln79_15 = select i1 %cmp59, i16 0, i16 %temp_sum_V_15_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_15"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:3 %mul_ln885_15 = mul i16 %B_V_load_15, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_15"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:4 %temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15

]]></Node>
<StgValue><ssdm name="temp_sum_V_15"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:3 %mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_16"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:3 %mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_17"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="10">
<![CDATA[
.split36.18:2 %B_V_load_18 = load i10 %B_V_addr_18

]]></Node>
<StgValue><ssdm name="B_V_load_18"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:3 %mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_18"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="10">
<![CDATA[
.split36.19:2 %B_V_load_19 = load i10 %B_V_addr_19

]]></Node>
<StgValue><ssdm name="B_V_load_19"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:3 %mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_19"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="10">
<![CDATA[
.split36.20:2 %B_V_load_20 = load i10 %B_V_addr_20

]]></Node>
<StgValue><ssdm name="B_V_load_20"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="10">
<![CDATA[
.split36.21:2 %B_V_load_21 = load i10 %B_V_addr_21

]]></Node>
<StgValue><ssdm name="B_V_load_21"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:21 %store_ln885 = store i16 %temp_sum_V_13, i16 %temp_sum_V_13_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:22 %store_ln885 = store i16 %temp_sum_V_12, i16 %temp_sum_V_12_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:52 %or_ln82_13 = or i10 %tmp_5, i10 14

]]></Node>
<StgValue><ssdm name="or_ln82_13"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:53 %tmp_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_13

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:54 %C_V_addr_14 = getelementptr i16 %C_V, i32 0, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="C_V_addr_14"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:55 %or_ln82_14 = or i10 %tmp_5, i10 15

]]></Node>
<StgValue><ssdm name="or_ln82_14"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:56 %tmp_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_14

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:57 %C_V_addr_15 = getelementptr i16 %C_V, i32 0, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="C_V_addr_15"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:179 %or_ln232_21 = or i10 %tmp_35, i10 22

]]></Node>
<StgValue><ssdm name="or_ln232_21"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:180 %tmp_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_21

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:181 %B_V_addr_22 = getelementptr i16 %B_V, i32 0, i32 %tmp_57

]]></Node>
<StgValue><ssdm name="B_V_addr_22"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:182 %or_ln232_22 = or i10 %tmp_35, i10 23

]]></Node>
<StgValue><ssdm name="or_ln232_22"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:183 %tmp_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_22

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:184 %B_V_addr_23 = getelementptr i16 %B_V, i32 0, i32 %tmp_58

]]></Node>
<StgValue><ssdm name="B_V_addr_23"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.14:4 %temp_sum_V_14 = add i16 %mul_ln885_14, i16 %select_ln79_14

]]></Node>
<StgValue><ssdm name="temp_sum_V_14"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_14, i10 %C_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.15

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.15:4 %temp_sum_V_15 = add i16 %mul_ln885_15, i16 %select_ln79_15

]]></Node>
<StgValue><ssdm name="temp_sum_V_15"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_15, i10 %C_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.16

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16">
<![CDATA[
.split36.16:0 %temp_sum_V_16_1_load = load i16 %temp_sum_V_16_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_16_1_load"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.16:1 %select_ln79_16 = select i1 %cmp59, i16 0, i16 %temp_sum_V_16_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_16"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:3 %mul_ln885_16 = mul i16 %B_V_load_16, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_16"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:4 %temp_sum_V_16 = add i16 %mul_ln885_16, i16 %select_ln79_16

]]></Node>
<StgValue><ssdm name="temp_sum_V_16"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16">
<![CDATA[
.split36.17:0 %temp_sum_V_17_1_load = load i16 %temp_sum_V_17_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_17_1_load"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.17:1 %select_ln79_17 = select i1 %cmp59, i16 0, i16 %temp_sum_V_17_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_17"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:3 %mul_ln885_17 = mul i16 %B_V_load_17, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_17"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:4 %temp_sum_V_17 = add i16 %mul_ln885_17, i16 %select_ln79_17

]]></Node>
<StgValue><ssdm name="temp_sum_V_17"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:3 %mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_18"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:3 %mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_19"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="10">
<![CDATA[
.split36.20:2 %B_V_load_20 = load i10 %B_V_addr_20

]]></Node>
<StgValue><ssdm name="B_V_load_20"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:3 %mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_20"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="10">
<![CDATA[
.split36.21:2 %B_V_load_21 = load i10 %B_V_addr_21

]]></Node>
<StgValue><ssdm name="B_V_load_21"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:3 %mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_21"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="10">
<![CDATA[
.split36.22:2 %B_V_load_22 = load i10 %B_V_addr_22

]]></Node>
<StgValue><ssdm name="B_V_load_22"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="10">
<![CDATA[
.split36.23:2 %B_V_load_23 = load i10 %B_V_addr_23

]]></Node>
<StgValue><ssdm name="B_V_load_23"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:19 %store_ln885 = store i16 %temp_sum_V_15, i16 %temp_sum_V_15_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:20 %store_ln885 = store i16 %temp_sum_V_14, i16 %temp_sum_V_14_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:58 %or_ln82_15 = or i10 %tmp_5, i10 16

]]></Node>
<StgValue><ssdm name="or_ln82_15"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:59 %tmp_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:60 %C_V_addr_16 = getelementptr i16 %C_V, i32 0, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="C_V_addr_16"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:61 %or_ln82_16 = or i10 %tmp_5, i10 17

]]></Node>
<StgValue><ssdm name="or_ln82_16"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:62 %tmp_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:63 %C_V_addr_17 = getelementptr i16 %C_V, i32 0, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="C_V_addr_17"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:185 %or_ln232_23 = or i10 %tmp_35, i10 24

]]></Node>
<StgValue><ssdm name="or_ln232_23"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:186 %tmp_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:187 %B_V_addr_24 = getelementptr i16 %B_V, i32 0, i32 %tmp_59

]]></Node>
<StgValue><ssdm name="B_V_addr_24"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:188 %or_ln232_24 = or i10 %tmp_35, i10 25

]]></Node>
<StgValue><ssdm name="or_ln232_24"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:189 %tmp_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_24

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:190 %B_V_addr_25 = getelementptr i16 %B_V, i32 0, i32 %tmp_60

]]></Node>
<StgValue><ssdm name="B_V_addr_25"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.16:4 %temp_sum_V_16 = add i16 %mul_ln885_16, i16 %select_ln79_16

]]></Node>
<StgValue><ssdm name="temp_sum_V_16"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_16, i10 %C_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.17

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.17:4 %temp_sum_V_17 = add i16 %mul_ln885_17, i16 %select_ln79_17

]]></Node>
<StgValue><ssdm name="temp_sum_V_17"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_17, i10 %C_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.18

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16">
<![CDATA[
.split36.18:0 %temp_sum_V_18_1_load = load i16 %temp_sum_V_18_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_18_1_load"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.18:1 %select_ln79_18 = select i1 %cmp59, i16 0, i16 %temp_sum_V_18_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_18"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:3 %mul_ln885_18 = mul i16 %B_V_load_18, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_18"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:4 %temp_sum_V_18 = add i16 %mul_ln885_18, i16 %select_ln79_18

]]></Node>
<StgValue><ssdm name="temp_sum_V_18"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16">
<![CDATA[
.split36.19:0 %temp_sum_V_19_1_load = load i16 %temp_sum_V_19_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_19_1_load"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.19:1 %select_ln79_19 = select i1 %cmp59, i16 0, i16 %temp_sum_V_19_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_19"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:3 %mul_ln885_19 = mul i16 %B_V_load_19, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_19"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:4 %temp_sum_V_19 = add i16 %mul_ln885_19, i16 %select_ln79_19

]]></Node>
<StgValue><ssdm name="temp_sum_V_19"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:3 %mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_20"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:3 %mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_21"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="10">
<![CDATA[
.split36.22:2 %B_V_load_22 = load i10 %B_V_addr_22

]]></Node>
<StgValue><ssdm name="B_V_load_22"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:3 %mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_22"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="10">
<![CDATA[
.split36.23:2 %B_V_load_23 = load i10 %B_V_addr_23

]]></Node>
<StgValue><ssdm name="B_V_load_23"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:3 %mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_23"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="10">
<![CDATA[
.split36.24:2 %B_V_load_24 = load i10 %B_V_addr_24

]]></Node>
<StgValue><ssdm name="B_V_load_24"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="10">
<![CDATA[
.split36.25:2 %B_V_load_25 = load i10 %B_V_addr_25

]]></Node>
<StgValue><ssdm name="B_V_load_25"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:17 %store_ln885 = store i16 %temp_sum_V_17, i16 %temp_sum_V_17_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:18 %store_ln885 = store i16 %temp_sum_V_16, i16 %temp_sum_V_16_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:64 %or_ln82_17 = or i10 %tmp_5, i10 18

]]></Node>
<StgValue><ssdm name="or_ln82_17"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:65 %tmp_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_17

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:66 %C_V_addr_18 = getelementptr i16 %C_V, i32 0, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="C_V_addr_18"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:67 %or_ln82_18 = or i10 %tmp_5, i10 19

]]></Node>
<StgValue><ssdm name="or_ln82_18"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:68 %tmp_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_18

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:69 %C_V_addr_19 = getelementptr i16 %C_V, i32 0, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="C_V_addr_19"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:191 %or_ln232_25 = or i10 %tmp_35, i10 26

]]></Node>
<StgValue><ssdm name="or_ln232_25"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:192 %tmp_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_25

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:193 %B_V_addr_26 = getelementptr i16 %B_V, i32 0, i32 %tmp_61

]]></Node>
<StgValue><ssdm name="B_V_addr_26"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:194 %or_ln232_26 = or i10 %tmp_35, i10 27

]]></Node>
<StgValue><ssdm name="or_ln232_26"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:195 %tmp_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_26

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:196 %B_V_addr_27 = getelementptr i16 %B_V, i32 0, i32 %tmp_62

]]></Node>
<StgValue><ssdm name="B_V_addr_27"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.18:4 %temp_sum_V_18 = add i16 %mul_ln885_18, i16 %select_ln79_18

]]></Node>
<StgValue><ssdm name="temp_sum_V_18"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_18, i10 %C_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.19

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.19:4 %temp_sum_V_19 = add i16 %mul_ln885_19, i16 %select_ln79_19

]]></Node>
<StgValue><ssdm name="temp_sum_V_19"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_19, i10 %C_V_addr_19

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.20

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16">
<![CDATA[
.split36.20:0 %temp_sum_V_20_1_load = load i16 %temp_sum_V_20_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_20_1_load"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.20:1 %select_ln79_20 = select i1 %cmp59, i16 0, i16 %temp_sum_V_20_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_20"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:3 %mul_ln885_20 = mul i16 %B_V_load_20, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_20"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:4 %temp_sum_V_20 = add i16 %mul_ln885_20, i16 %select_ln79_20

]]></Node>
<StgValue><ssdm name="temp_sum_V_20"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16">
<![CDATA[
.split36.21:0 %temp_sum_V_21_1_load = load i16 %temp_sum_V_21_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_21_1_load"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.21:1 %select_ln79_21 = select i1 %cmp59, i16 0, i16 %temp_sum_V_21_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_21"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:3 %mul_ln885_21 = mul i16 %B_V_load_21, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_21"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:4 %temp_sum_V_21 = add i16 %mul_ln885_21, i16 %select_ln79_21

]]></Node>
<StgValue><ssdm name="temp_sum_V_21"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:3 %mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_22"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:3 %mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_23"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="10">
<![CDATA[
.split36.24:2 %B_V_load_24 = load i10 %B_V_addr_24

]]></Node>
<StgValue><ssdm name="B_V_load_24"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:3 %mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_24"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="10">
<![CDATA[
.split36.25:2 %B_V_load_25 = load i10 %B_V_addr_25

]]></Node>
<StgValue><ssdm name="B_V_load_25"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:3 %mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_25"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="10">
<![CDATA[
.split36.26:2 %B_V_load_26 = load i10 %B_V_addr_26

]]></Node>
<StgValue><ssdm name="B_V_load_26"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="10">
<![CDATA[
.split36.27:2 %B_V_load_27 = load i10 %B_V_addr_27

]]></Node>
<StgValue><ssdm name="B_V_load_27"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:15 %store_ln885 = store i16 %temp_sum_V_19, i16 %temp_sum_V_19_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:16 %store_ln885 = store i16 %temp_sum_V_18, i16 %temp_sum_V_18_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="534" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:70 %or_ln82_19 = or i10 %tmp_5, i10 20

]]></Node>
<StgValue><ssdm name="or_ln82_19"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:71 %tmp_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_19

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:72 %C_V_addr_20 = getelementptr i16 %C_V, i32 0, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="C_V_addr_20"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:73 %or_ln82_20 = or i10 %tmp_5, i10 21

]]></Node>
<StgValue><ssdm name="or_ln82_20"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:74 %tmp_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_20

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:75 %C_V_addr_21 = getelementptr i16 %C_V, i32 0, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="C_V_addr_21"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:197 %or_ln232_27 = or i10 %tmp_35, i10 28

]]></Node>
<StgValue><ssdm name="or_ln232_27"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:198 %tmp_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_27

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:199 %B_V_addr_28 = getelementptr i16 %B_V, i32 0, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="B_V_addr_28"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:200 %or_ln232_28 = or i10 %tmp_35, i10 29

]]></Node>
<StgValue><ssdm name="or_ln232_28"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:201 %tmp_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_28

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:202 %B_V_addr_29 = getelementptr i16 %B_V, i32 0, i32 %tmp_64

]]></Node>
<StgValue><ssdm name="B_V_addr_29"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.20:4 %temp_sum_V_20 = add i16 %mul_ln885_20, i16 %select_ln79_20

]]></Node>
<StgValue><ssdm name="temp_sum_V_20"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_20, i10 %C_V_addr_20

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.21

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.21:4 %temp_sum_V_21 = add i16 %mul_ln885_21, i16 %select_ln79_21

]]></Node>
<StgValue><ssdm name="temp_sum_V_21"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_21, i10 %C_V_addr_21

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.22

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16">
<![CDATA[
.split36.22:0 %temp_sum_V_22_1_load = load i16 %temp_sum_V_22_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_22_1_load"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.22:1 %select_ln79_22 = select i1 %cmp59, i16 0, i16 %temp_sum_V_22_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_22"/></StgValue>
</operation>

<operation id="554" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:3 %mul_ln885_22 = mul i16 %B_V_load_22, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_22"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:4 %temp_sum_V_22 = add i16 %mul_ln885_22, i16 %select_ln79_22

]]></Node>
<StgValue><ssdm name="temp_sum_V_22"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16">
<![CDATA[
.split36.23:0 %temp_sum_V_23_1_load = load i16 %temp_sum_V_23_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_23_1_load"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.23:1 %select_ln79_23 = select i1 %cmp59, i16 0, i16 %temp_sum_V_23_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_23"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:3 %mul_ln885_23 = mul i16 %B_V_load_23, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_23"/></StgValue>
</operation>

<operation id="559" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:4 %temp_sum_V_23 = add i16 %mul_ln885_23, i16 %select_ln79_23

]]></Node>
<StgValue><ssdm name="temp_sum_V_23"/></StgValue>
</operation>

<operation id="560" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:3 %mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_24"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:3 %mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_25"/></StgValue>
</operation>

<operation id="562" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="10">
<![CDATA[
.split36.26:2 %B_V_load_26 = load i10 %B_V_addr_26

]]></Node>
<StgValue><ssdm name="B_V_load_26"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:3 %mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_26"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="10">
<![CDATA[
.split36.27:2 %B_V_load_27 = load i10 %B_V_addr_27

]]></Node>
<StgValue><ssdm name="B_V_load_27"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:3 %mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_27"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="10">
<![CDATA[
.split36.28:2 %B_V_load_28 = load i10 %B_V_addr_28

]]></Node>
<StgValue><ssdm name="B_V_load_28"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="10">
<![CDATA[
.split36.29:2 %B_V_load_29 = load i10 %B_V_addr_29

]]></Node>
<StgValue><ssdm name="B_V_load_29"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:13 %store_ln885 = store i16 %temp_sum_V_21, i16 %temp_sum_V_21_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:14 %store_ln885 = store i16 %temp_sum_V_20, i16 %temp_sum_V_20_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="570" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:76 %or_ln82_21 = or i10 %tmp_5, i10 22

]]></Node>
<StgValue><ssdm name="or_ln82_21"/></StgValue>
</operation>

<operation id="571" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:77 %tmp_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_21

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="572" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:78 %C_V_addr_22 = getelementptr i16 %C_V, i32 0, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="C_V_addr_22"/></StgValue>
</operation>

<operation id="573" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:79 %or_ln82_22 = or i10 %tmp_5, i10 23

]]></Node>
<StgValue><ssdm name="or_ln82_22"/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:80 %tmp_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_22

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:81 %C_V_addr_23 = getelementptr i16 %C_V, i32 0, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="C_V_addr_23"/></StgValue>
</operation>

<operation id="576" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:203 %or_ln232_29 = or i10 %tmp_35, i10 30

]]></Node>
<StgValue><ssdm name="or_ln232_29"/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:204 %tmp_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_29

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:205 %B_V_addr_30 = getelementptr i16 %B_V, i32 0, i32 %tmp_65

]]></Node>
<StgValue><ssdm name="B_V_addr_30"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:206 %or_ln232_30 = or i10 %tmp_35, i10 31

]]></Node>
<StgValue><ssdm name="or_ln232_30"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:207 %tmp_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln232_30

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:208 %B_V_addr_31 = getelementptr i16 %B_V, i32 0, i32 %tmp_66

]]></Node>
<StgValue><ssdm name="B_V_addr_31"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.22:4 %temp_sum_V_22 = add i16 %mul_ln885_22, i16 %select_ln79_22

]]></Node>
<StgValue><ssdm name="temp_sum_V_22"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_22, i10 %C_V_addr_22

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.23

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.23:4 %temp_sum_V_23 = add i16 %mul_ln885_23, i16 %select_ln79_23

]]></Node>
<StgValue><ssdm name="temp_sum_V_23"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_23, i10 %C_V_addr_23

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.24

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16">
<![CDATA[
.split36.24:0 %temp_sum_V_24_1_load = load i16 %temp_sum_V_24_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_24_1_load"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.24:1 %select_ln79_24 = select i1 %cmp59, i16 0, i16 %temp_sum_V_24_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_24"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:3 %mul_ln885_24 = mul i16 %B_V_load_24, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_24"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:4 %temp_sum_V_24 = add i16 %mul_ln885_24, i16 %select_ln79_24

]]></Node>
<StgValue><ssdm name="temp_sum_V_24"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16">
<![CDATA[
.split36.25:0 %temp_sum_V_25_1_load = load i16 %temp_sum_V_25_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_25_1_load"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.25:1 %select_ln79_25 = select i1 %cmp59, i16 0, i16 %temp_sum_V_25_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_25"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:3 %mul_ln885_25 = mul i16 %B_V_load_25, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_25"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:4 %temp_sum_V_25 = add i16 %mul_ln885_25, i16 %select_ln79_25

]]></Node>
<StgValue><ssdm name="temp_sum_V_25"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:3 %mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_26"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:3 %mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_27"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="10">
<![CDATA[
.split36.28:2 %B_V_load_28 = load i10 %B_V_addr_28

]]></Node>
<StgValue><ssdm name="B_V_load_28"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:3 %mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_28"/></StgValue>
</operation>

<operation id="600" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="10">
<![CDATA[
.split36.29:2 %B_V_load_29 = load i10 %B_V_addr_29

]]></Node>
<StgValue><ssdm name="B_V_load_29"/></StgValue>
</operation>

<operation id="601" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:3 %mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_29"/></StgValue>
</operation>

<operation id="602" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="10">
<![CDATA[
.split36.30:2 %B_V_load_30 = load i10 %B_V_addr_30

]]></Node>
<StgValue><ssdm name="B_V_load_30"/></StgValue>
</operation>

<operation id="603" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="10">
<![CDATA[
.split36.31:2 %B_V_load_31 = load i10 %B_V_addr_31

]]></Node>
<StgValue><ssdm name="B_V_load_31"/></StgValue>
</operation>

<operation id="604" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:11 %store_ln885 = store i16 %temp_sum_V_23, i16 %temp_sum_V_23_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="605" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:12 %store_ln885 = store i16 %temp_sum_V_22, i16 %temp_sum_V_22_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:82 %or_ln82_23 = or i10 %tmp_5, i10 24

]]></Node>
<StgValue><ssdm name="or_ln82_23"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:83 %tmp_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:84 %C_V_addr_24 = getelementptr i16 %C_V, i32 0, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="C_V_addr_24"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:85 %or_ln82_24 = or i10 %tmp_5, i10 25

]]></Node>
<StgValue><ssdm name="or_ln82_24"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:86 %tmp_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_24

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:87 %C_V_addr_25 = getelementptr i16 %C_V, i32 0, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="C_V_addr_25"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.24:4 %temp_sum_V_24 = add i16 %mul_ln885_24, i16 %select_ln79_24

]]></Node>
<StgValue><ssdm name="temp_sum_V_24"/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_24, i10 %C_V_addr_24

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="614" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.25

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.25:4 %temp_sum_V_25 = add i16 %mul_ln885_25, i16 %select_ln79_25

]]></Node>
<StgValue><ssdm name="temp_sum_V_25"/></StgValue>
</operation>

<operation id="616" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_25, i10 %C_V_addr_25

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.26

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="618" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16">
<![CDATA[
.split36.26:0 %temp_sum_V_26_1_load = load i16 %temp_sum_V_26_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_26_1_load"/></StgValue>
</operation>

<operation id="619" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.26:1 %select_ln79_26 = select i1 %cmp59, i16 0, i16 %temp_sum_V_26_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_26"/></StgValue>
</operation>

<operation id="620" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:3 %mul_ln885_26 = mul i16 %B_V_load_26, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_26"/></StgValue>
</operation>

<operation id="621" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:4 %temp_sum_V_26 = add i16 %mul_ln885_26, i16 %select_ln79_26

]]></Node>
<StgValue><ssdm name="temp_sum_V_26"/></StgValue>
</operation>

<operation id="622" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16">
<![CDATA[
.split36.27:0 %temp_sum_V_27_1_load = load i16 %temp_sum_V_27_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_27_1_load"/></StgValue>
</operation>

<operation id="623" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.27:1 %select_ln79_27 = select i1 %cmp59, i16 0, i16 %temp_sum_V_27_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_27"/></StgValue>
</operation>

<operation id="624" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:3 %mul_ln885_27 = mul i16 %B_V_load_27, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_27"/></StgValue>
</operation>

<operation id="625" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:4 %temp_sum_V_27 = add i16 %mul_ln885_27, i16 %select_ln79_27

]]></Node>
<StgValue><ssdm name="temp_sum_V_27"/></StgValue>
</operation>

<operation id="626" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:3 %mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_28"/></StgValue>
</operation>

<operation id="627" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:3 %mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_29"/></StgValue>
</operation>

<operation id="628" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="10">
<![CDATA[
.split36.30:2 %B_V_load_30 = load i10 %B_V_addr_30

]]></Node>
<StgValue><ssdm name="B_V_load_30"/></StgValue>
</operation>

<operation id="629" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:3 %mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_30"/></StgValue>
</operation>

<operation id="630" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="10">
<![CDATA[
.split36.31:2 %B_V_load_31 = load i10 %B_V_addr_31

]]></Node>
<StgValue><ssdm name="B_V_load_31"/></StgValue>
</operation>

<operation id="631" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:3 %mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_31"/></StgValue>
</operation>

<operation id="632" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:9 %store_ln885 = store i16 %temp_sum_V_25, i16 %temp_sum_V_25_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="633" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:10 %store_ln885 = store i16 %temp_sum_V_24, i16 %temp_sum_V_24_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="634" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:88 %or_ln82_25 = or i10 %tmp_5, i10 26

]]></Node>
<StgValue><ssdm name="or_ln82_25"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:89 %tmp_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_25

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:90 %C_V_addr_26 = getelementptr i16 %C_V, i32 0, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="C_V_addr_26"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:91 %or_ln82_26 = or i10 %tmp_5, i10 27

]]></Node>
<StgValue><ssdm name="or_ln82_26"/></StgValue>
</operation>

<operation id="638" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:92 %tmp_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_26

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:93 %C_V_addr_27 = getelementptr i16 %C_V, i32 0, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="C_V_addr_27"/></StgValue>
</operation>

<operation id="640" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.26:4 %temp_sum_V_26 = add i16 %mul_ln885_26, i16 %select_ln79_26

]]></Node>
<StgValue><ssdm name="temp_sum_V_26"/></StgValue>
</operation>

<operation id="641" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_26, i10 %C_V_addr_26

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="642" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.27

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="643" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.27:4 %temp_sum_V_27 = add i16 %mul_ln885_27, i16 %select_ln79_27

]]></Node>
<StgValue><ssdm name="temp_sum_V_27"/></StgValue>
</operation>

<operation id="644" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_27, i10 %C_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="645" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.28

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="646" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16">
<![CDATA[
.split36.28:0 %temp_sum_V_28_1_load = load i16 %temp_sum_V_28_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_28_1_load"/></StgValue>
</operation>

<operation id="647" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.28:1 %select_ln79_28 = select i1 %cmp59, i16 0, i16 %temp_sum_V_28_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_28"/></StgValue>
</operation>

<operation id="648" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:3 %mul_ln885_28 = mul i16 %B_V_load_28, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_28"/></StgValue>
</operation>

<operation id="649" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:4 %temp_sum_V_28 = add i16 %mul_ln885_28, i16 %select_ln79_28

]]></Node>
<StgValue><ssdm name="temp_sum_V_28"/></StgValue>
</operation>

<operation id="650" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16">
<![CDATA[
.split36.29:0 %temp_sum_V_29_1_load = load i16 %temp_sum_V_29_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_29_1_load"/></StgValue>
</operation>

<operation id="651" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.29:1 %select_ln79_29 = select i1 %cmp59, i16 0, i16 %temp_sum_V_29_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_29"/></StgValue>
</operation>

<operation id="652" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:3 %mul_ln885_29 = mul i16 %B_V_load_29, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_29"/></StgValue>
</operation>

<operation id="653" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:4 %temp_sum_V_29 = add i16 %mul_ln885_29, i16 %select_ln79_29

]]></Node>
<StgValue><ssdm name="temp_sum_V_29"/></StgValue>
</operation>

<operation id="654" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:3 %mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_30"/></StgValue>
</operation>

<operation id="655" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:3 %mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_31"/></StgValue>
</operation>

<operation id="656" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:7 %store_ln885 = store i16 %temp_sum_V_27, i16 %temp_sum_V_27_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="657" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:8 %store_ln885 = store i16 %temp_sum_V_26, i16 %temp_sum_V_26_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="658" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:94 %or_ln82_27 = or i10 %tmp_5, i10 28

]]></Node>
<StgValue><ssdm name="or_ln82_27"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:95 %tmp_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_27

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:96 %C_V_addr_28 = getelementptr i16 %C_V, i32 0, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="C_V_addr_28"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:97 %or_ln82_28 = or i10 %tmp_5, i10 29

]]></Node>
<StgValue><ssdm name="or_ln82_28"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:98 %tmp_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_28

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:99 %C_V_addr_29 = getelementptr i16 %C_V, i32 0, i32 %tmp_31

]]></Node>
<StgValue><ssdm name="C_V_addr_29"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.28:4 %temp_sum_V_28 = add i16 %mul_ln885_28, i16 %select_ln79_28

]]></Node>
<StgValue><ssdm name="temp_sum_V_28"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_28, i10 %C_V_addr_28

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.29

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.29:4 %temp_sum_V_29 = add i16 %mul_ln885_29, i16 %select_ln79_29

]]></Node>
<StgValue><ssdm name="temp_sum_V_29"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_29, i10 %C_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.30

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16">
<![CDATA[
.split36.30:0 %temp_sum_V_30_1_load = load i16 %temp_sum_V_30_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_30_1_load"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.30:1 %select_ln79_30 = select i1 %cmp59, i16 0, i16 %temp_sum_V_30_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_30"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:3 %mul_ln885_30 = mul i16 %B_V_load_30, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_30"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:4 %temp_sum_V_30 = add i16 %mul_ln885_30, i16 %select_ln79_30

]]></Node>
<StgValue><ssdm name="temp_sum_V_30"/></StgValue>
</operation>

<operation id="674" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16">
<![CDATA[
.split36.31:0 %temp_sum_V_31_1_load = load i16 %temp_sum_V_31_1

]]></Node>
<StgValue><ssdm name="temp_sum_V_31_1_load"/></StgValue>
</operation>

<operation id="675" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split36.31:1 %select_ln79_31 = select i1 %cmp59, i16 0, i16 %temp_sum_V_31_1_load

]]></Node>
<StgValue><ssdm name="select_ln79_31"/></StgValue>
</operation>

<operation id="676" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:3 %mul_ln885_31 = mul i16 %B_V_load_31, i16 %A_V_load

]]></Node>
<StgValue><ssdm name="mul_ln885_31"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:4 %temp_sum_V_31 = add i16 %mul_ln885_31, i16 %select_ln79_31

]]></Node>
<StgValue><ssdm name="temp_sum_V_31"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:5 %store_ln885 = store i16 %temp_sum_V_29, i16 %temp_sum_V_29_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:6 %store_ln885 = store i16 %temp_sum_V_28, i16 %temp_sum_V_28_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nopart1_nopart2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:100 %or_ln82_29 = or i10 %tmp_5, i10 30

]]></Node>
<StgValue><ssdm name="or_ln82_29"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:101 %tmp_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_29

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:102 %C_V_addr_30 = getelementptr i16 %C_V, i32 0, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="C_V_addr_30"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:103 %or_ln82_30 = or i10 %tmp_5, i10 31

]]></Node>
<StgValue><ssdm name="or_ln82_30"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
.preheader:104 %tmp_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 0, i10 %or_ln82_30

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:105 %C_V_addr_31 = getelementptr i16 %C_V, i32 0, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="C_V_addr_31"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:106 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:107 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="690" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.30:4 %temp_sum_V_30 = add i16 %mul_ln885_30, i16 %select_ln79_30

]]></Node>
<StgValue><ssdm name="temp_sum_V_30"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_30, i10 %C_V_addr_30

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %.split36.31

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split36.31:4 %temp_sum_V_31 = add i16 %mul_ln885_31, i16 %select_ln79_31

]]></Node>
<StgValue><ssdm name="temp_sum_V_31"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0 %store_ln82 = store i16 %temp_sum_V_31, i10 %C_V_addr_31

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln82 = br void %._crit_edge.31

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:3 %store_ln885 = store i16 %temp_sum_V_31, i16 %temp_sum_V_31_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.31:4 %store_ln885 = store i16 %temp_sum_V_30, i16 %temp_sum_V_30_1

]]></Node>
<StgValue><ssdm name="store_ln885"/></StgValue>
</operation>

<operation id="698" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.31:36 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
