 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 15:18:21 2022
****************************************

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
Wire Load Model Mode: segmented

  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20585/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_117_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_117_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_117_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_117_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_117_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_117_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_117_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_117_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_117_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_117_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_117_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_117_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_117_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_117_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U4230/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16035/ZN (INVD1BWP)                                    0.04       0.95 f
  U23463/ZN (ND2D1BWP)                                    0.02       0.97 r
  U3804/Z (XOR2D1BWP)                                     0.04       1.01 f
  node2/mult_36/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node2/mult_36/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node2/mult_36/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U5389/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15314/Z (AN2XD1BWP)                                    0.02       1.22 f
  U14665/ZN (NR2D1BWP)                                    0.02       1.24 r
  U5384/Z (XOR2D1BWP)                                     0.04       1.28 f
  node2/add_1_root_add_0_root_add_36_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.35 f
  node2/add_1_root_add_0_root_add_36_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node2/add_1_root_add_0_root_add_36_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.43 f
  node2/add_1_root_add_0_root_add_36_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.47 f
  node2/add_1_root_add_0_root_add_36_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.51 f
  node2/add_1_root_add_0_root_add_36_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.56 r
  node2/add_0_root_add_0_root_add_36_3/U1_19/CO (FA1D0BWP)
                                                          0.06       1.62 r
  U13836/ZN (XNR3D1BWP)                                   0.05       1.67 f
  U16748/Z (AO21D1BWP)                                    0.02       1.70 f
  node2/mul2_reg[20]/D (EDFQD2BWP)                        0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul2_reg[20]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.03       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20585/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_117_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_117_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_117_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_117_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_117_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_117_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_117_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_117_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_117_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_117_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_117_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_117_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_117_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_117_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U4230/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16035/ZN (INVD1BWP)                                    0.04       0.95 f
  U23462/ZN (ND2D1BWP)                                    0.02       0.97 r
  U4227/Z (XOR2D1BWP)                                     0.04       1.01 f
  node2/mult_35/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node2/mult_35/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node2/mult_35/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U5811/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15503/ZN (NR2D1BWP)                                    0.03       1.23 r
  U14664/ZN (NR2D1BWP)                                    0.02       1.24 f
  U5806/Z (XOR2D1BWP)                                     0.03       1.28 r
  node2/add_1_root_add_0_root_add_35_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.34 r
  node2/add_1_root_add_0_root_add_35_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.38 r
  node2/add_1_root_add_0_root_add_35_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 r
  node2/add_1_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 r
  node2/add_1_root_add_0_root_add_35_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 r
  node2/add_1_root_add_0_root_add_35_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.53 r
  node2/add_1_root_add_0_root_add_35_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.58 f
  U13831/ZN (XNR3D1BWP)                                   0.08       1.66 r
  U16747/Z (AO21D1BWP)                                    0.02       1.69 r
  node2/mul1_reg[20]/D (EDFQD2BWP)                        0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul1_reg[20]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20591/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_122_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_122_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_122_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_122_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_122_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_122_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_122_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_122_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_122_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_122_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_122_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_122_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_122_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_122_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U1245/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16037/ZN (INVD1BWP)                                    0.04       0.95 f
  U23472/ZN (ND2D1BWP)                                    0.02       0.97 r
  U819/Z (XOR2D1BWP)                                      0.04       1.01 f
  node3/mult_36/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node3/mult_36/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node3/mult_36/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U2404/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15510/ZN (NR2D1BWP)                                    0.03       1.23 r
  U14673/ZN (NR2D1BWP)                                    0.02       1.24 f
  U2399/Z (XOR2D1BWP)                                     0.03       1.27 r
  node3/add_1_root_add_0_root_add_36_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.34 r
  node3/add_1_root_add_0_root_add_36_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.38 r
  node3/add_1_root_add_0_root_add_36_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 r
  node3/add_1_root_add_0_root_add_36_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 r
  node3/add_1_root_add_0_root_add_36_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 r
  node3/add_1_root_add_0_root_add_36_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.53 r
  node3/add_1_root_add_0_root_add_36_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.58 f
  U13838/ZN (XNR3D1BWP)                                   0.08       1.66 r
  U16754/Z (AO21D1BWP)                                    0.02       1.69 r
  node3/mul2_reg[20]/D (EDFQD2BWP)                        0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node3/mul2_reg[20]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20591/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_122_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_122_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_122_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_122_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_122_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_122_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_122_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_122_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_122_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_122_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_122_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_122_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_122_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_122_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U1245/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16037/ZN (INVD1BWP)                                    0.04       0.95 f
  U23471/ZN (ND2D1BWP)                                    0.02       0.97 r
  U1242/Z (XOR2D1BWP)                                     0.04       1.01 f
  node3/mult_35/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node3/mult_35/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node3/mult_35/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U2826/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15509/ZN (NR2D1BWP)                                    0.03       1.23 r
  U14672/ZN (NR2D1BWP)                                    0.02       1.24 f
  U2821/Z (XOR2D1BWP)                                     0.03       1.27 r
  node3/add_1_root_add_0_root_add_35_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.34 r
  node3/add_1_root_add_0_root_add_35_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.38 r
  node3/add_1_root_add_0_root_add_35_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 r
  node3/add_1_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 r
  node3/add_1_root_add_0_root_add_35_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 r
  node3/add_1_root_add_0_root_add_35_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.53 r
  node3/add_1_root_add_0_root_add_35_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.58 f
  U13833/ZN (XNR3D1BWP)                                   0.08       1.66 r
  U16753/Z (AO21D1BWP)                                    0.02       1.69 r
  node3/mul1_reg[20]/D (EDFQD2BWP)                        0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node3/mul1_reg[20]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U14337/ZN (INVD1BWP)                                    0.02       0.09 r
  U20228/ZN (CKND2BWP)                                    0.04       0.13 f
  U14340/ZN (CKND2D2BWP)                                  0.07       0.20 r
  U14342/ZN (NR2XD0BWP)                                   0.04       0.24 f
  r275/U1_1/CO (FA1D0BWP)                                 0.07       0.30 f
  r275/U1_2/CO (FA1D0BWP)                                 0.04       0.34 f
  r275/U1_3/CO (FA1D0BWP)                                 0.04       0.38 f
  r275/U1_4/CO (FA1D0BWP)                                 0.04       0.42 f
  r275/U1_5/CO (FA1D0BWP)                                 0.04       0.46 f
  r275/U1_6/CO (FA1D0BWP)                                 0.04       0.50 f
  r275/U1_7/CO (FA1D0BWP)                                 0.04       0.53 f
  r275/U1_8/CO (FA1D0BWP)                                 0.04       0.57 f
  r275/U1_9/CO (FA1D0BWP)                                 0.04       0.61 f
  r275/U1_10/CO (FA1D0BWP)                                0.04       0.65 f
  r275/U1_11/CO (FA1D0BWP)                                0.04       0.69 f
  r275/U1_12/CO (FA1D0BWP)                                0.04       0.73 f
  r275/U1_13/S (FA1D0BWP)                                 0.06       0.79 r
  add_0_root_add_115_2/U1_13/CO (FA1D1BWP)                0.07       0.86 r
  U6897/ZN (XNR2D1BWP)                                    0.06       0.92 f
  U15987/ZN (INVD1BWP)                                    0.04       0.96 r
  U13891/ZN (CKND2D0BWP)                                  0.04       1.00 f
  U20357/ZN (NR2D1BWP)                                    0.03       1.03 r
  node1/mult_35_4/S2_2_14/CO (FA1D0BWP)                   0.07       1.10 r
  node1/mult_35_4/S2_3_14/S (FA1D0BWP)                    0.07       1.17 f
  node1/mult_35_4/S4_13/S (FA1D0BWP)                      0.07       1.24 r
  U8461/Z (XOR2D1BWP)                                     0.05       1.29 f
  U15074/ZN (INVD1BWP)                                    0.02       1.31 r
  U14533/ZN (NR2D1BWP)                                    0.01       1.33 f
  U14469/ZN (IND2D1BWP)                                   0.03       1.36 f
  U15032/ZN (OAI22D1BWP)                                  0.03       1.39 r
  node1/add_2_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.46 r
  node1/add_2_root_add_0_root_add_35_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 r
  node1/add_2_root_add_0_root_add_35_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.53 r
  U13841/ZN (XNR3D1BWP)                                   0.05       1.58 f
  U13840/ZN (XNR3D1BWP)                                   0.08       1.66 r
  U16771/Z (AO21D1BWP)                                    0.02       1.68 r
  node1/mul1_reg[20]/D (EDFQD2BWP)                        0.00       1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul1_reg[20]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U14337/ZN (INVD1BWP)                                    0.02       0.09 r
  U20228/ZN (CKND2BWP)                                    0.04       0.13 f
  U14340/ZN (CKND2D2BWP)                                  0.07       0.20 r
  U14342/ZN (NR2XD0BWP)                                   0.04       0.24 f
  r275/U1_1/CO (FA1D0BWP)                                 0.07       0.30 f
  r275/U1_2/CO (FA1D0BWP)                                 0.04       0.34 f
  r275/U1_3/CO (FA1D0BWP)                                 0.04       0.38 f
  r275/U1_4/CO (FA1D0BWP)                                 0.04       0.42 f
  r275/U1_5/CO (FA1D0BWP)                                 0.04       0.46 f
  r275/U1_6/CO (FA1D0BWP)                                 0.04       0.50 f
  r275/U1_7/CO (FA1D0BWP)                                 0.04       0.53 f
  r275/U1_8/CO (FA1D0BWP)                                 0.04       0.57 f
  r275/U1_9/CO (FA1D0BWP)                                 0.04       0.61 f
  r275/U1_10/CO (FA1D0BWP)                                0.04       0.65 f
  r275/U1_11/CO (FA1D0BWP)                                0.04       0.69 f
  r275/U1_12/CO (FA1D0BWP)                                0.04       0.73 f
  r275/U1_13/S (FA1D0BWP)                                 0.06       0.79 r
  add_0_root_add_110_2/U1_13/CO (FA1D1BWP)                0.07       0.86 r
  U9882/ZN (XNR2D1BWP)                                    0.06       0.92 f
  U15988/ZN (INVD1BWP)                                    0.04       0.96 r
  U23415/ZN (ND2D1BWP)                                    0.02       0.98 f
  U9879/Z (XOR2D1BWP)                                     0.03       1.01 f
  node0/mult_35_4/S2_2_12/S (FA1D0BWP)                    0.05       1.06 r
  node0/mult_35_4/S2_3_11/S (FA1D0BWP)                    0.04       1.10 f
  node0/mult_35_4/S4_10/S (FA1D0BWP)                      0.06       1.16 r
  U11466/Z (XOR2D1BWP)                                    0.04       1.20 f
  U13719/ZN (NR2XD0BWP)                                   0.03       1.23 r
  U14546/ZN (INVD1BWP)                                    0.01       1.24 f
  U13698/ZN (AOI21D0BWP)                                  0.04       1.28 r
  U14648/ZN (OAI21D1BWP)                                  0.03       1.30 f
  U14611/ZN (AOI21D1BWP)                                  0.03       1.33 r
  U14471/ZN (IND2D1BWP)                                   0.02       1.35 f
  U15038/ZN (OAI22D1BWP)                                  0.03       1.39 r
  node0/add_2_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.45 r
  node0/add_2_root_add_0_root_add_35_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.49 r
  node0/add_2_root_add_0_root_add_35_3/U1_19/CO (FA1D0BWP)
                                                          0.04       1.53 r
  node0/add_2_root_add_0_root_add_35_3/U1_20/Z (XOR3D1BWP)
                                                          0.05       1.58 f
  U13842/ZN (XNR3D1BWP)                                   0.08       1.66 r
  U16773/Z (AO21D1BWP)                                    0.02       1.68 r
  node0/mul1_reg[20]/D (EDFQD2BWP)                        0.00       1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul1_reg[20]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U14337/ZN (INVD1BWP)                                    0.02       0.09 r
  U20228/ZN (CKND2BWP)                                    0.04       0.13 f
  U14340/ZN (CKND2D2BWP)                                  0.07       0.20 r
  U14342/ZN (NR2XD0BWP)                                   0.04       0.24 f
  r275/U1_1/CO (FA1D0BWP)                                 0.07       0.30 f
  r275/U1_2/CO (FA1D0BWP)                                 0.04       0.34 f
  r275/U1_3/CO (FA1D0BWP)                                 0.04       0.38 f
  r275/U1_4/CO (FA1D0BWP)                                 0.04       0.42 f
  r275/U1_5/CO (FA1D0BWP)                                 0.04       0.46 f
  r275/U1_6/CO (FA1D0BWP)                                 0.04       0.50 f
  r275/U1_7/CO (FA1D0BWP)                                 0.04       0.53 f
  r275/U1_8/CO (FA1D0BWP)                                 0.04       0.57 f
  r275/U1_9/CO (FA1D0BWP)                                 0.04       0.61 f
  r275/U1_10/CO (FA1D0BWP)                                0.04       0.65 f
  r275/U1_11/CO (FA1D0BWP)                                0.04       0.69 f
  r275/U1_12/CO (FA1D0BWP)                                0.04       0.73 f
  r275/U1_13/S (FA1D0BWP)                                 0.06       0.79 r
  add_0_root_add_110_2/U1_13/CO (FA1D1BWP)                0.07       0.86 r
  U9882/ZN (XNR2D1BWP)                                    0.06       0.92 f
  U15988/ZN (INVD1BWP)                                    0.04       0.96 r
  U23416/ZN (ND2D1BWP)                                    0.02       0.98 f
  U9459/Z (XOR2D1BWP)                                     0.03       1.01 f
  node0/mult_36_4/S2_2_12/S (FA1D0BWP)                    0.05       1.06 r
  node0/mult_36_4/S2_3_11/S (FA1D0BWP)                    0.04       1.10 f
  node0/mult_36_4/S4_10/S (FA1D0BWP)                      0.06       1.16 r
  U11018/Z (XOR2D1BWP)                                    0.04       1.20 f
  U13721/ZN (NR2XD0BWP)                                   0.03       1.23 r
  U14547/ZN (INVD1BWP)                                    0.01       1.24 f
  U13700/ZN (AOI21D0BWP)                                  0.04       1.28 r
  U11006/Z (XOR2D1BWP)                                    0.05       1.33 f
  node0/add_2_root_add_0_root_add_36_3/U1_15/CO (FA1D0BWP)
                                                          0.06       1.38 f
  node0/add_2_root_add_0_root_add_36_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node0/add_2_root_add_0_root_add_36_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node0/add_2_root_add_0_root_add_36_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 f
  node0/add_2_root_add_0_root_add_36_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.55 r
  node0/add_0_root_add_0_root_add_36_3/U1_19/CO (FA1D0BWP)
                                                          0.07       1.62 r
  U13846/ZN (XNR3D1BWP)                                   0.05       1.67 f
  U16774/Z (AO21D1BWP)                                    0.02       1.69 f
  node0/mul2_reg[20]/D (EDFQD2BWP)                        0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul2_reg[20]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.03       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U14337/ZN (INVD1BWP)                                    0.02       0.09 r
  U20228/ZN (CKND2BWP)                                    0.04       0.13 f
  U14340/ZN (CKND2D2BWP)                                  0.07       0.20 r
  U14342/ZN (NR2XD0BWP)                                   0.04       0.24 f
  r275/U1_1/CO (FA1D0BWP)                                 0.07       0.30 f
  r275/U1_2/CO (FA1D0BWP)                                 0.04       0.34 f
  r275/U1_3/CO (FA1D0BWP)                                 0.04       0.38 f
  r275/U1_4/CO (FA1D0BWP)                                 0.04       0.42 f
  r275/U1_5/CO (FA1D0BWP)                                 0.04       0.46 f
  r275/U1_6/CO (FA1D0BWP)                                 0.04       0.50 f
  r275/U1_7/CO (FA1D0BWP)                                 0.04       0.53 f
  r275/U1_8/CO (FA1D0BWP)                                 0.04       0.57 f
  r275/U1_9/CO (FA1D0BWP)                                 0.04       0.61 f
  r275/U1_10/CO (FA1D0BWP)                                0.04       0.65 f
  r275/U1_11/CO (FA1D0BWP)                                0.04       0.69 f
  r275/U1_12/CO (FA1D0BWP)                                0.04       0.73 f
  r275/U1_13/S (FA1D0BWP)                                 0.06       0.79 r
  add_0_root_add_115_2/U1_13/CO (FA1D1BWP)                0.07       0.86 r
  U6897/ZN (XNR2D1BWP)                                    0.06       0.92 f
  U15987/ZN (INVD1BWP)                                    0.04       0.96 r
  U23414/ZN (ND2D1BWP)                                    0.02       0.98 f
  U6474/Z (XOR2D1BWP)                                     0.03       1.01 f
  node1/mult_36_4/S2_2_12/S (FA1D0BWP)                    0.05       1.06 r
  node1/mult_36_4/S2_3_11/S (FA1D0BWP)                    0.04       1.10 f
  node1/mult_36_4/S4_10/S (FA1D0BWP)                      0.06       1.16 r
  U8033/Z (XOR2D1BWP)                                     0.04       1.20 f
  U13720/ZN (NR2XD0BWP)                                   0.03       1.23 r
  U14545/ZN (INVD1BWP)                                    0.01       1.24 f
  U13699/ZN (AOI21D0BWP)                                  0.04       1.28 r
  U8021/Z (XOR2D1BWP)                                     0.05       1.33 f
  node1/add_2_root_add_0_root_add_36_3/U1_15/CO (FA1D0BWP)
                                                          0.06       1.38 f
  node1/add_2_root_add_0_root_add_36_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_2_root_add_0_root_add_36_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_2_root_add_0_root_add_36_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.50 f
  node1/add_2_root_add_0_root_add_36_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.55 r
  node1/add_0_root_add_0_root_add_36_3/U1_19/CO (FA1D0BWP)
                                                          0.07       1.62 r
  U13844/ZN (XNR3D1BWP)                                   0.05       1.67 f
  U16772/Z (AO21D1BWP)                                    0.02       1.69 f
  node1/mul2_reg[20]/D (EDFQD2BWP)                        0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_reg[20]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.03       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U14337/ZN (INVD1BWP)                                    0.02       0.09 r
  U20228/ZN (CKND2BWP)                                    0.04       0.13 f
  U14340/ZN (CKND2D2BWP)                                  0.07       0.20 r
  U14342/ZN (NR2XD0BWP)                                   0.04       0.24 f
  r275/U1_1/CO (FA1D0BWP)                                 0.07       0.30 f
  r275/U1_2/CO (FA1D0BWP)                                 0.04       0.34 f
  r275/U1_3/CO (FA1D0BWP)                                 0.04       0.38 f
  r275/U1_4/CO (FA1D0BWP)                                 0.04       0.42 f
  r275/U1_5/CO (FA1D0BWP)                                 0.04       0.46 f
  r275/U1_6/CO (FA1D0BWP)                                 0.04       0.50 f
  r275/U1_7/CO (FA1D0BWP)                                 0.04       0.53 f
  r275/U1_8/CO (FA1D0BWP)                                 0.04       0.57 f
  r275/U1_9/CO (FA1D0BWP)                                 0.04       0.61 f
  r275/U1_10/CO (FA1D0BWP)                                0.04       0.65 f
  r275/U1_11/CO (FA1D0BWP)                                0.04       0.69 f
  r275/U1_12/CO (FA1D0BWP)                                0.04       0.73 f
  r275/U1_13/S (FA1D0BWP)                                 0.06       0.79 r
  add_0_root_add_115_2/U1_13/CO (FA1D1BWP)                0.07       0.86 r
  U6897/ZN (XNR2D1BWP)                                    0.06       0.92 f
  U15987/ZN (INVD1BWP)                                    0.04       0.96 r
  U13891/ZN (CKND2D0BWP)                                  0.04       1.00 f
  U20357/ZN (NR2D1BWP)                                    0.03       1.03 r
  node1/mult_35_4/S2_2_14/CO (FA1D0BWP)                   0.07       1.10 r
  node1/mult_35_4/S2_3_14/S (FA1D0BWP)                    0.07       1.17 f
  node1/mult_35_4/S4_13/S (FA1D0BWP)                      0.07       1.24 r
  U8461/Z (XOR2D1BWP)                                     0.05       1.29 f
  U15074/ZN (INVD1BWP)                                    0.02       1.31 r
  U14533/ZN (NR2D1BWP)                                    0.01       1.33 f
  U14469/ZN (IND2D1BWP)                                   0.03       1.36 f
  U15032/ZN (OAI22D1BWP)                                  0.03       1.39 r
  node1/add_2_root_add_0_root_add_35_3/U1_17/S (FA1D0BWP)
                                                          0.08       1.47 f
  node1/add_0_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.54 f
  node1/add_0_root_add_0_root_add_35_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.58 f
  node1/add_0_root_add_0_root_add_35_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.62 r
  U13910/Z (AO21D0BWP)                                    0.03       1.65 r
  node1/mul1_reg[19]/D (EDFQD2BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul1_reg[19]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20585/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_117_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_117_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_117_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_117_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_117_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_117_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_117_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_117_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_117_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_117_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_117_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_117_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_117_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_117_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U4230/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16035/ZN (INVD1BWP)                                    0.04       0.95 f
  U23462/ZN (ND2D1BWP)                                    0.02       0.97 r
  U4227/Z (XOR2D1BWP)                                     0.04       1.01 f
  node2/mult_35/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node2/mult_35/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node2/mult_35/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U5811/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15313/Z (AN2XD1BWP)                                    0.02       1.22 f
  U14664/ZN (NR2D1BWP)                                    0.02       1.24 r
  U5806/Z (XOR2D1BWP)                                     0.04       1.28 f
  node2/add_1_root_add_0_root_add_35_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.35 f
  node2/add_1_root_add_0_root_add_35_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node2/add_1_root_add_0_root_add_35_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.43 f
  node2/add_1_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.47 f
  node2/add_1_root_add_0_root_add_35_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.51 f
  node2/add_1_root_add_0_root_add_35_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.56 r
  node2/add_0_root_add_0_root_add_35_3/U1_19/S (FA1D0BWP)
                                                          0.07       1.63 r
  U17002/Z (AO21D1BWP)                                    0.02       1.65 r
  node2/mul1_reg[19]/D (EDFQD2BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul1_reg[19]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20591/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_122_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_122_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_122_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_122_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_122_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_122_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_122_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_122_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_122_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_122_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_122_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_122_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_122_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_122_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U1245/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16037/ZN (INVD1BWP)                                    0.04       0.95 f
  U23471/ZN (ND2D1BWP)                                    0.02       0.97 r
  U1242/Z (XOR2D1BWP)                                     0.04       1.01 f
  node3/mult_35/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node3/mult_35/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node3/mult_35/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U2826/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15315/Z (AN2XD1BWP)                                    0.02       1.22 f
  U14672/ZN (NR2D1BWP)                                    0.02       1.24 r
  U2821/Z (XOR2D1BWP)                                     0.04       1.28 f
  node3/add_1_root_add_0_root_add_35_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.35 f
  node3/add_1_root_add_0_root_add_35_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node3/add_1_root_add_0_root_add_35_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.43 f
  node3/add_1_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.47 f
  node3/add_1_root_add_0_root_add_35_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.51 f
  node3/add_1_root_add_0_root_add_35_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.56 r
  node3/add_0_root_add_0_root_add_35_3/U1_19/S (FA1D0BWP)
                                                          0.07       1.63 r
  U17004/Z (AO21D1BWP)                                    0.02       1.65 r
  node3/mul1_reg[19]/D (EDFQD2BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node3/mul1_reg[19]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20585/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_117_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_117_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_117_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_117_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_117_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_117_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_117_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_117_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_117_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_117_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_117_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_117_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_117_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_117_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U4230/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16035/ZN (INVD1BWP)                                    0.04       0.95 f
  U23463/ZN (ND2D1BWP)                                    0.02       0.97 r
  U3804/Z (XOR2D1BWP)                                     0.04       1.01 f
  node2/mult_36/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node2/mult_36/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node2/mult_36/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U5389/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15314/Z (AN2XD1BWP)                                    0.02       1.22 f
  U14665/ZN (NR2D1BWP)                                    0.02       1.24 r
  U5384/Z (XOR2D1BWP)                                     0.04       1.28 f
  node2/add_1_root_add_0_root_add_36_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.35 f
  node2/add_1_root_add_0_root_add_36_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node2/add_1_root_add_0_root_add_36_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.43 f
  node2/add_1_root_add_0_root_add_36_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.47 f
  node2/add_1_root_add_0_root_add_36_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.51 f
  node2/add_1_root_add_0_root_add_36_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.56 r
  node2/add_0_root_add_0_root_add_36_3/U1_19/S (FA1D0BWP)
                                                          0.07       1.63 r
  U17003/Z (AO21D1BWP)                                    0.02       1.65 r
  node2/mul2_reg[19]/D (EDFQD2BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul2_reg[19]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20591/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_122_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_122_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_122_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_122_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_122_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_122_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_122_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_122_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_122_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_122_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_122_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_122_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_122_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_122_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U1245/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16037/ZN (INVD1BWP)                                    0.04       0.95 f
  U23472/ZN (ND2D1BWP)                                    0.02       0.97 r
  U819/Z (XOR2D1BWP)                                      0.04       1.01 f
  node3/mult_36/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node3/mult_36/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node3/mult_36/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U2404/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15316/Z (AN2XD1BWP)                                    0.02       1.22 f
  U14673/ZN (NR2D1BWP)                                    0.02       1.24 r
  U2399/Z (XOR2D1BWP)                                     0.04       1.28 f
  node3/add_1_root_add_0_root_add_36_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.35 f
  node3/add_1_root_add_0_root_add_36_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node3/add_1_root_add_0_root_add_36_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.43 f
  node3/add_1_root_add_0_root_add_36_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.47 f
  node3/add_1_root_add_0_root_add_36_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.51 f
  node3/add_1_root_add_0_root_add_36_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.56 r
  node3/add_0_root_add_0_root_add_36_3/U1_19/S (FA1D0BWP)
                                                          0.07       1.63 r
  U17005/Z (AO21D1BWP)                                    0.02       1.65 r
  node3/mul2_reg[19]/D (EDFQD2BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node3/mul2_reg[19]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul1_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U14337/ZN (INVD1BWP)                                    0.02       0.09 r
  U20228/ZN (CKND2BWP)                                    0.04       0.13 f
  U14340/ZN (CKND2D2BWP)                                  0.07       0.20 r
  U14342/ZN (NR2XD0BWP)                                   0.04       0.24 f
  r275/U1_1/CO (FA1D0BWP)                                 0.07       0.30 f
  r275/U1_2/CO (FA1D0BWP)                                 0.04       0.34 f
  r275/U1_3/CO (FA1D0BWP)                                 0.04       0.38 f
  r275/U1_4/CO (FA1D0BWP)                                 0.04       0.42 f
  r275/U1_5/CO (FA1D0BWP)                                 0.04       0.46 f
  r275/U1_6/CO (FA1D0BWP)                                 0.04       0.50 f
  r275/U1_7/CO (FA1D0BWP)                                 0.04       0.53 f
  r275/U1_8/CO (FA1D0BWP)                                 0.04       0.57 f
  r275/U1_9/CO (FA1D0BWP)                                 0.04       0.61 f
  r275/U1_10/CO (FA1D0BWP)                                0.04       0.65 f
  r275/U1_11/CO (FA1D0BWP)                                0.04       0.69 f
  r275/U1_12/CO (FA1D0BWP)                                0.04       0.73 f
  r275/U1_13/S (FA1D0BWP)                                 0.06       0.79 r
  add_0_root_add_110_2/U1_13/CO (FA1D1BWP)                0.07       0.86 r
  U9882/ZN (XNR2D1BWP)                                    0.06       0.92 f
  U15988/ZN (INVD1BWP)                                    0.04       0.96 r
  U23415/ZN (ND2D1BWP)                                    0.02       0.98 f
  U9879/Z (XOR2D1BWP)                                     0.03       1.01 f
  node0/mult_35_4/S2_2_12/S (FA1D0BWP)                    0.05       1.06 r
  node0/mult_35_4/S2_3_11/S (FA1D0BWP)                    0.04       1.10 f
  node0/mult_35_4/S4_10/S (FA1D0BWP)                      0.06       1.16 r
  U11466/Z (XOR2D1BWP)                                    0.04       1.20 f
  U13719/ZN (NR2XD0BWP)                                   0.03       1.23 r
  U14546/ZN (INVD1BWP)                                    0.01       1.24 f
  U13698/ZN (AOI21D0BWP)                                  0.04       1.28 r
  U11454/Z (XOR2D1BWP)                                    0.05       1.33 f
  node0/add_2_root_add_0_root_add_35_3/U1_15/CO (FA1D0BWP)
                                                          0.06       1.38 f
  node0/add_2_root_add_0_root_add_35_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node0/add_2_root_add_0_root_add_35_3/U1_17/S (FA1D0BWP)
                                                          0.04       1.46 f
  node0/add_0_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.54 f
  node0/add_0_root_add_0_root_add_35_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.57 f
  node0/add_0_root_add_0_root_add_35_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.62 r
  U17034/Z (AO21D1BWP)                                    0.02       1.65 r
  node0/mul1_reg[19]/D (EDFQD2BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul1_reg[19]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U14337/ZN (INVD1BWP)                                    0.02       0.09 r
  U20228/ZN (CKND2BWP)                                    0.04       0.13 f
  U14340/ZN (CKND2D2BWP)                                  0.07       0.20 r
  U14342/ZN (NR2XD0BWP)                                   0.04       0.24 f
  r275/U1_1/CO (FA1D0BWP)                                 0.07       0.30 f
  r275/U1_2/CO (FA1D0BWP)                                 0.04       0.34 f
  r275/U1_3/CO (FA1D0BWP)                                 0.04       0.38 f
  r275/U1_4/CO (FA1D0BWP)                                 0.04       0.42 f
  r275/U1_5/CO (FA1D0BWP)                                 0.04       0.46 f
  r275/U1_6/CO (FA1D0BWP)                                 0.04       0.50 f
  r275/U1_7/CO (FA1D0BWP)                                 0.04       0.53 f
  r275/U1_8/CO (FA1D0BWP)                                 0.04       0.57 f
  r275/U1_9/CO (FA1D0BWP)                                 0.04       0.61 f
  r275/U1_10/CO (FA1D0BWP)                                0.04       0.65 f
  r275/U1_11/CO (FA1D0BWP)                                0.04       0.69 f
  r275/U1_12/CO (FA1D0BWP)                                0.04       0.73 f
  r275/U1_13/S (FA1D0BWP)                                 0.06       0.79 r
  add_0_root_add_110_2/U1_13/CO (FA1D1BWP)                0.07       0.86 r
  U9882/ZN (XNR2D1BWP)                                    0.06       0.92 f
  U15988/ZN (INVD1BWP)                                    0.04       0.96 r
  U23416/ZN (ND2D1BWP)                                    0.02       0.98 f
  U9459/Z (XOR2D1BWP)                                     0.03       1.01 f
  node0/mult_36_4/S2_2_12/S (FA1D0BWP)                    0.05       1.06 r
  node0/mult_36_4/S2_3_11/S (FA1D0BWP)                    0.04       1.10 f
  node0/mult_36_4/S4_10/S (FA1D0BWP)                      0.06       1.16 r
  U11018/Z (XOR2D1BWP)                                    0.04       1.20 f
  U13721/ZN (NR2XD0BWP)                                   0.03       1.23 r
  U14547/ZN (INVD1BWP)                                    0.01       1.24 f
  U13700/ZN (AOI21D0BWP)                                  0.04       1.28 r
  U11006/Z (XOR2D1BWP)                                    0.05       1.33 f
  node0/add_2_root_add_0_root_add_36_3/U1_15/CO (FA1D0BWP)
                                                          0.06       1.38 f
  node0/add_2_root_add_0_root_add_36_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node0/add_2_root_add_0_root_add_36_3/U1_17/S (FA1D0BWP)
                                                          0.04       1.46 f
  node0/add_0_root_add_0_root_add_36_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.54 f
  node0/add_0_root_add_0_root_add_36_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.57 f
  node0/add_0_root_add_0_root_add_36_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.62 r
  U17035/Z (AO21D1BWP)                                    0.02       1.65 r
  node0/mul2_reg[19]/D (EDFQD2BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul2_reg[19]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U14337/ZN (INVD1BWP)                                    0.02       0.09 r
  U20228/ZN (CKND2BWP)                                    0.04       0.13 f
  U14340/ZN (CKND2D2BWP)                                  0.07       0.20 r
  U14342/ZN (NR2XD0BWP)                                   0.04       0.24 f
  r275/U1_1/CO (FA1D0BWP)                                 0.07       0.30 f
  r275/U1_2/CO (FA1D0BWP)                                 0.04       0.34 f
  r275/U1_3/CO (FA1D0BWP)                                 0.04       0.38 f
  r275/U1_4/CO (FA1D0BWP)                                 0.04       0.42 f
  r275/U1_5/CO (FA1D0BWP)                                 0.04       0.46 f
  r275/U1_6/CO (FA1D0BWP)                                 0.04       0.50 f
  r275/U1_7/CO (FA1D0BWP)                                 0.04       0.53 f
  r275/U1_8/CO (FA1D0BWP)                                 0.04       0.57 f
  r275/U1_9/CO (FA1D0BWP)                                 0.04       0.61 f
  r275/U1_10/CO (FA1D0BWP)                                0.04       0.65 f
  r275/U1_11/CO (FA1D0BWP)                                0.04       0.69 f
  r275/U1_12/CO (FA1D0BWP)                                0.04       0.73 f
  r275/U1_13/S (FA1D0BWP)                                 0.06       0.79 r
  add_0_root_add_115_2/U1_13/CO (FA1D1BWP)                0.07       0.86 r
  U6897/ZN (XNR2D1BWP)                                    0.06       0.92 f
  U15987/ZN (INVD1BWP)                                    0.04       0.96 r
  U23414/ZN (ND2D1BWP)                                    0.02       0.98 f
  U6474/Z (XOR2D1BWP)                                     0.03       1.01 f
  node1/mult_36_4/S2_2_12/S (FA1D0BWP)                    0.05       1.06 r
  node1/mult_36_4/S2_3_11/S (FA1D0BWP)                    0.04       1.10 f
  node1/mult_36_4/S4_10/S (FA1D0BWP)                      0.06       1.16 r
  U8033/Z (XOR2D1BWP)                                     0.04       1.20 f
  U13720/ZN (NR2XD0BWP)                                   0.03       1.23 r
  U14545/ZN (INVD1BWP)                                    0.01       1.24 f
  U13699/ZN (AOI21D0BWP)                                  0.04       1.28 r
  U8021/Z (XOR2D1BWP)                                     0.05       1.33 f
  node1/add_2_root_add_0_root_add_36_3/U1_15/CO (FA1D0BWP)
                                                          0.06       1.38 f
  node1/add_2_root_add_0_root_add_36_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.42 f
  node1/add_2_root_add_0_root_add_36_3/U1_17/S (FA1D0BWP)
                                                          0.04       1.46 f
  node1/add_0_root_add_0_root_add_36_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.54 f
  node1/add_0_root_add_0_root_add_36_3/U1_18/CO (FA1D0BWP)
                                                          0.04       1.57 f
  node1/add_0_root_add_0_root_add_36_3/U1_19/S (FA1D0BWP)
                                                          0.05       1.62 r
  U17033/Z (AO21D1BWP)                                    0.02       1.65 r
  node1/mul2_reg[19]/D (EDFQD2BWP)                        0.00       1.65 r
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_reg[19]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: node1/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node1/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U14337/ZN (INVD1BWP)                                    0.02       0.09 r
  U20228/ZN (CKND2BWP)                                    0.04       0.13 f
  U14340/ZN (CKND2D2BWP)                                  0.07       0.20 r
  U14342/ZN (NR2XD0BWP)                                   0.04       0.24 f
  r275/U1_1/CO (FA1D0BWP)                                 0.07       0.30 f
  r275/U1_2/CO (FA1D0BWP)                                 0.04       0.34 f
  r275/U1_3/CO (FA1D0BWP)                                 0.04       0.38 f
  r275/U1_4/CO (FA1D0BWP)                                 0.04       0.42 f
  r275/U1_5/CO (FA1D0BWP)                                 0.04       0.46 f
  r275/U1_6/CO (FA1D0BWP)                                 0.04       0.50 f
  r275/U1_7/CO (FA1D0BWP)                                 0.04       0.53 f
  r275/U1_8/CO (FA1D0BWP)                                 0.04       0.57 f
  r275/U1_9/CO (FA1D0BWP)                                 0.04       0.61 f
  r275/U1_10/CO (FA1D0BWP)                                0.04       0.65 f
  r275/U1_11/CO (FA1D0BWP)                                0.04       0.69 f
  r275/U1_12/CO (FA1D0BWP)                                0.04       0.73 f
  r275/U1_13/S (FA1D0BWP)                                 0.06       0.79 r
  add_0_root_add_115_2/U1_13/CO (FA1D1BWP)                0.07       0.86 r
  U6897/ZN (XNR2D1BWP)                                    0.06       0.92 f
  U15987/ZN (INVD1BWP)                                    0.04       0.96 r
  U13891/ZN (CKND2D0BWP)                                  0.04       1.00 f
  U20357/ZN (NR2D1BWP)                                    0.03       1.03 r
  node1/mult_35_4/S2_2_14/CO (FA1D0BWP)                   0.07       1.10 r
  node1/mult_35_4/S2_3_14/S (FA1D0BWP)                    0.07       1.17 f
  node1/mult_35_4/S4_13/S (FA1D0BWP)                      0.07       1.24 r
  U8461/Z (XOR2D1BWP)                                     0.05       1.29 f
  U15074/ZN (INVD1BWP)                                    0.02       1.31 r
  U14533/ZN (NR2D1BWP)                                    0.01       1.33 f
  U14469/ZN (IND2D1BWP)                                   0.03       1.36 f
  U15032/ZN (OAI22D1BWP)                                  0.03       1.39 r
  node1/add_2_root_add_0_root_add_35_3/U1_17/S (FA1D0BWP)
                                                          0.08       1.47 f
  node1/add_0_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.07       1.54 f
  node1/add_0_root_add_0_root_add_35_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.59 r
  U13941/Z (AO21D0BWP)                                    0.03       1.62 r
  node1/mul1_reg[18]/D (EDFQD2BWP)                        0.00       1.62 r
  data arrival time                                                  1.62

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul1_reg[18]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20585/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_117_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_117_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_117_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_117_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_117_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_117_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_117_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_117_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_117_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_117_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_117_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_117_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_117_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_117_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U4230/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16035/ZN (INVD1BWP)                                    0.04       0.95 f
  U23462/ZN (ND2D1BWP)                                    0.02       0.97 r
  U4227/Z (XOR2D1BWP)                                     0.04       1.01 f
  node2/mult_35/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node2/mult_35/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node2/mult_35/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U5811/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15313/Z (AN2XD1BWP)                                    0.02       1.22 f
  U14664/ZN (NR2D1BWP)                                    0.02       1.24 r
  U5806/Z (XOR2D1BWP)                                     0.04       1.28 f
  node2/add_1_root_add_0_root_add_35_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.35 f
  node2/add_1_root_add_0_root_add_35_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node2/add_1_root_add_0_root_add_35_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.43 f
  node2/add_1_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.47 f
  node2/add_1_root_add_0_root_add_35_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.52 r
  node2/add_0_root_add_0_root_add_35_3/U1_18/S (FA1D0BWP)
                                                          0.07       1.59 r
  U17544/Z (AO21D1BWP)                                    0.02       1.61 r
  node2/mul1_reg[18]/D (EDFQD2BWP)                        0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul1_reg[18]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul2_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20585/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_117_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_117_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_117_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_117_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_117_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_117_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_117_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_117_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_117_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_117_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_117_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_117_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_117_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_117_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U4230/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16035/ZN (INVD1BWP)                                    0.04       0.95 f
  U23463/ZN (ND2D1BWP)                                    0.02       0.97 r
  U3804/Z (XOR2D1BWP)                                     0.04       1.01 f
  node2/mult_36/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node2/mult_36/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node2/mult_36/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U5389/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15314/Z (AN2XD1BWP)                                    0.02       1.22 f
  U14665/ZN (NR2D1BWP)                                    0.02       1.24 r
  U5384/Z (XOR2D1BWP)                                     0.04       1.28 f
  node2/add_1_root_add_0_root_add_36_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.35 f
  node2/add_1_root_add_0_root_add_36_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node2/add_1_root_add_0_root_add_36_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.43 f
  node2/add_1_root_add_0_root_add_36_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.47 f
  node2/add_1_root_add_0_root_add_36_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.52 r
  node2/add_0_root_add_0_root_add_36_3/U1_18/S (FA1D0BWP)
                                                          0.07       1.59 r
  U17545/Z (AO21D1BWP)                                    0.02       1.61 r
  node2/mul2_reg[18]/D (EDFQD2BWP)                        0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul2_reg[18]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: node2/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node2/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node2/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 r
  U13444/ZN (INVD1BWP)                                    0.04       0.11 f
  U23461/ZN (NR2D3BWP)                                    0.07       0.18 r
  U13445/ZN (ND2D1BWP)                                    0.06       0.24 f
  U20591/ZN (NR2D1BWP)                                    0.04       0.28 r
  add_1_root_add_122_2/U1_1/CO (FA1D0BWP)                 0.04       0.32 r
  add_1_root_add_122_2/U1_2/CO (FA1D0BWP)                 0.04       0.36 r
  add_1_root_add_122_2/U1_3/CO (FA1D0BWP)                 0.04       0.39 r
  add_1_root_add_122_2/U1_4/CO (FA1D0BWP)                 0.04       0.43 r
  add_1_root_add_122_2/U1_5/CO (FA1D0BWP)                 0.04       0.47 r
  add_1_root_add_122_2/U1_6/CO (FA1D0BWP)                 0.04       0.51 r
  add_1_root_add_122_2/U1_7/CO (FA1D0BWP)                 0.04       0.54 r
  add_1_root_add_122_2/U1_8/CO (FA1D0BWP)                 0.04       0.58 r
  add_1_root_add_122_2/U1_9/CO (FA1D0BWP)                 0.04       0.62 r
  add_1_root_add_122_2/U1_10/CO (FA1D0BWP)                0.04       0.66 r
  add_1_root_add_122_2/U1_11/CO (FA1D0BWP)                0.04       0.70 r
  add_1_root_add_122_2/U1_12/CO (FA1D0BWP)                0.04       0.73 r
  add_1_root_add_122_2/U1_13/S (FA1D0BWP)                 0.05       0.78 f
  add_0_root_add_122_2/U1_13/CO (FA1D1BWP)                0.07       0.85 f
  U1245/ZN (XNR2D1BWP)                                    0.06       0.91 r
  U16037/ZN (INVD1BWP)                                    0.04       0.95 f
  U23471/ZN (ND2D1BWP)                                    0.02       0.97 r
  U1242/Z (XOR2D1BWP)                                     0.04       1.01 f
  node3/mult_35/S2_2_12/S (FA1D0BWP)                      0.05       1.05 r
  node3/mult_35/S2_3_11/S (FA1D0BWP)                      0.04       1.10 f
  node3/mult_35/S4_10/S (FA1D0BWP)                        0.06       1.16 r
  U2826/Z (XOR2D1BWP)                                     0.04       1.20 f
  U15315/Z (AN2XD1BWP)                                    0.02       1.22 f
  U14672/ZN (NR2D1BWP)                                    0.02       1.24 r
  U2821/Z (XOR2D1BWP)                                     0.04       1.28 f
  node3/add_1_root_add_0_root_add_35_3/U1_14/CO (FA1D0BWP)
                                                          0.07       1.35 f
  node3/add_1_root_add_0_root_add_35_3/U1_15/CO (FA1D0BWP)
                                                          0.04       1.39 f
  node3/add_1_root_add_0_root_add_35_3/U1_16/CO (FA1D0BWP)
                                                          0.04       1.43 f
  node3/add_1_root_add_0_root_add_35_3/U1_17/CO (FA1D0BWP)
                                                          0.04       1.47 f
  node3/add_1_root_add_0_root_add_35_3/U1_18/S (FA1D0BWP)
                                                          0.05       1.52 r
  node3/add_0_root_add_0_root_add_35_3/U1_18/S (FA1D0BWP)
                                                          0.07       1.59 r
  U17557/Z (AO21D1BWP)                                    0.02       1.61 r
  node3/mul1_reg[18]/D (EDFQD2BWP)                        0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node3/mul1_reg[18]/CP (EDFQD2BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


1
