vhdl work "E:\Semester 6\Computer Archt\Lab\Xilinx_ISE_Design_Suite_v14.7\lab_6\alu\shift_left_32_32.vhd"
