<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _of_ctrl has of_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>131</source_line>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _oy_ctrl has oy_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>117</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _ox_ctrl has ox_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>103</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 33 inputs.</message_text>
		<phase>sched</phase>
		<order>17</order>
	</message>
	<pm_ops>
		<thread>_bn_addr_valid</thread>
	</pm_ops>
	<resource>
		<res_id>38</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>0.1245</delay>
		<module_name>org_bn_addr_gen_Equal_8Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>19.8360</unit_area>
		<comb_area>19.8360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.5671</delay>
		<module_name>org_bn_addr_gen_MuxAdd3u16Cati0u16u32i0u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(e ? (sc_uint&lt;32&gt; )
  (((d + c) + a)) : (sc_uint&lt;32&gt; )
  (0ULL))</label>
		<unit_area>546.5844</unit_area>
		<comb_area>546.5844</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_bn_add</thread>
		<op>
			<id>2819</id>
			<opcode>44</opcode>
			<source_loc>1919</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2820</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2765,1929,1927,1925,1922</sub_loc>
		</source_loc>
		<op>
			<id>2821</id>
			<opcode>34</opcode>
			<source_loc>2765,1929,1927,1925,1922</source_loc>
			<port>
				<name>in4</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_set_max_num</thread>
	</pm_ops>
	<resource>
		<res_id>33</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.2828</delay>
		<module_name>org_bn_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>154.0881</unit_area>
		<comb_area>154.0881</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>org_bn_addr_gen_Muxi0u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>114.9120</unit_area>
		<comb_area>114.9120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_of_counter</thread>
		<source_loc>
			<id>2822</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2766,1897,1896</sub_loc>
		</source_loc>
		<op>
			<id>2823</id>
			<opcode>39</opcode>
			<source_loc>2766,1897,1896</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2824</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2767,1891</sub_loc>
		</source_loc>
		<op>
			<id>2825</id>
			<opcode>36</opcode>
			<source_loc>2767,1891</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>32</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>0.4209</delay>
		<module_name>org_bn_addr_gen_EqSubi1u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b == a - 1ULL)</label>
		<unit_area>171.6498</unit_area>
		<comb_area>171.6498</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>50</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>org_bn_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_of_ctrl</thread>
		<source_loc>
			<id>2827</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1878,1877,1876</sub_loc>
		</source_loc>
		<op>
			<id>2828</id>
			<opcode>38</opcode>
			<source_loc>1878,1877,1876</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2829</id>
			<opcode>50</opcode>
			<source_loc>1879</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_oy_counter</thread>
		<source_loc>
			<id>2831</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2768,1860,1859</sub_loc>
		</source_loc>
		<op>
			<id>2832</id>
			<opcode>39</opcode>
			<source_loc>2768,1860,1859</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2833</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2769,1854</sub_loc>
		</source_loc>
		<op>
			<id>2834</id>
			<opcode>36</opcode>
			<source_loc>2769,1854</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_oy_ctrl</thread>
		<source_loc>
			<id>2836</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1841,1840,1839</sub_loc>
		</source_loc>
		<op>
			<id>2837</id>
			<opcode>38</opcode>
			<source_loc>1841,1840,1839</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2838</id>
			<opcode>50</opcode>
			<source_loc>1842</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_ox_counter</thread>
		<source_loc>
			<id>2840</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2770,1823,1822</sub_loc>
		</source_loc>
		<op>
			<id>2841</id>
			<opcode>39</opcode>
			<source_loc>2770,1823,1822</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2842</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2771,1817</sub_loc>
		</source_loc>
		<op>
			<id>2843</id>
			<opcode>36</opcode>
			<source_loc>2771,1817</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_ox_ctrl</thread>
		<source_loc>
			<id>2845</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1804,1803,1802</sub_loc>
		</source_loc>
		<op>
			<id>2846</id>
			<opcode>38</opcode>
			<source_loc>1804,1803,1802</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2847</id>
			<opcode>50</opcode>
			<source_loc>1805</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_valid_counter</thread>
		<source_loc>
			<id>2849</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2772,1786,1785</sub_loc>
		</source_loc>
		<op>
			<id>2850</id>
			<opcode>39</opcode>
			<source_loc>2772,1786,1785</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2851</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2773,1780</sub_loc>
		</source_loc>
		<op>
			<id>2852</id>
			<opcode>36</opcode>
			<source_loc>2773,1780</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>26</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>0.1748</delay>
		<module_name>org_bn_addr_gen_Eqi3u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>26.3340</unit_area>
		<comb_area>26.3340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_valid_cnt_ctrl</thread>
		<source_loc>
			<id>2854</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1767,1766</sub_loc>
		</source_loc>
		<op>
			<id>2855</id>
			<opcode>32</opcode>
			<source_loc>1767,1766</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2856</id>
			<opcode>50</opcode>
			<source_loc>1768</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>156</source_line>
		<phase>sched</phase>
		<order>18</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>151</source_line>
		<phase>sched</phase>
		<order>19</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>145</source_line>
		<phase>sched</phase>
		<order>20</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>136</source_line>
		<phase>sched</phase>
		<order>21</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>122</source_line>
		<phase>sched</phase>
		<order>22</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>108</source_line>
		<phase>sched</phase>
		<order>23</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>93</source_line>
		<phase>sched</phase>
		<order>24</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>88</source_line>
		<phase>sched</phase>
		<order>25</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>org_bn_addr_gen.h</source_path>
		<source_line>58</source_line>
		<phase>sched</phase>
		<order>26</order>
	</message>
	<sched_order>
		<thread>_set_max_num</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>_bn_addr_valid</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>_bn_add</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>_valid_cnt_ctrl</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>_valid_counter</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>_ox_ctrl</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>_ox_counter</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>_oy_ctrl</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>_oy_counter</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>_of_ctrl</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>_of_counter</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>_delay</thread>
		<value>12</value>
	</sched_order>
	<source_loc>
		<id>2424</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>645,1911</sub_loc>
	</source_loc>
	<source_loc>
		<id>2425</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>807,1910</sub_loc>
	</source_loc>
	<source_loc>
		<id>2858</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2425</sub_loc>
	</source_loc>
	<source_loc>
		<id>2422</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>644,1909</sub_loc>
	</source_loc>
	<source_loc>
		<id>2426</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>797,1908</sub_loc>
	</source_loc>
	<source_loc>
		<id>2859</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2426</sub_loc>
	</source_loc>
	<source_loc>
		<id>2421</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>643,1907</sub_loc>
	</source_loc>
	<source_loc>
		<id>2427</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>793,1906</sub_loc>
	</source_loc>
	<source_loc>
		<id>2860</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2427</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>_set_max_num</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_set_max_num</thread>
		<value>6</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_set_max_num</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_set_max_num</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_set_max_num</thread>
	</pm_ops>
	<sched_ops>
		<thread>_set_max_num</thread>
		<io_op>
			<id>2861</id>
			<source_loc>2421</source_loc>
			<order>1</order>
			<sig_name>out_feature_width</sig_name>
			<label>out_feature_width:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>out_feature_width</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2862</id>
			<source_loc>2422</source_loc>
			<order>2</order>
			<sig_name>out_feature_height</sig_name>
			<label>out_feature_height:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>out_feature_height</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2863</id>
			<source_loc>2424</source_loc>
			<order>3</order>
			<sig_name>out_feature_channel</sig_name>
			<label>out_feature_channel:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>out_feature_channel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2864</id>
			<source_loc>2858</source_loc>
			<order>4</order>
			<sig_name>of_cnt_max</sig_name>
			<label>of_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>of_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2865</id>
			<source_loc>2859</source_loc>
			<order>5</order>
			<sig_name>oy_cnt_max</sig_name>
			<label>oy_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>oy_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2866</id>
			<source_loc>2860</source_loc>
			<order>6</order>
			<sig_name>ox_cnt_max</sig_name>
			<label>ox_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>ox_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>_set_max_num</thread>
	</cdfg>
	<timing_paths>
		<thread>_set_max_num</thread>
		<timing_path>
			<name>_set_max_num_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
				<state>2</state>
				<source_loc>2866</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
				<state>2</state>
				<source_loc>2865</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
				<state>2</state>
				<source_loc>2864</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_set_max_num</thread>
		<timing_path>
			<name>_set_max_num_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_set_max_num</thread>
		<reg_op>
			<id>2868</id>
			<source_loc>2864</source_loc>
			<name>of_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_cnt_max</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>of_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2870</id>
			<source_loc>2866</source_loc>
			<name>ox_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ox_cnt_max</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2872</id>
			<source_loc>2865</source_loc>
			<name>oy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>oy_cnt_max</instance_name>
			<op>
				<id>4</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_set_max_num</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>7</id>
			<thread>_set_max_num</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>145</source_line>
			<source_loc>1918</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_set_max_num</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>7</id>
			<thread>_set_max_num</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1915</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2409</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>706,1934</sub_loc>
	</source_loc>
	<source_loc>
		<id>2410</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>759,1939</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>_bn_addr_valid</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_bn_addr_valid</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_bn_addr_valid</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_bn_addr_valid</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_bn_addr_valid</thread>
	</pm_ops>
	<sched_ops>
		<thread>_bn_addr_valid</thread>
		<io_op>
			<id>2873</id>
			<source_loc>2409</source_loc>
			<order>1</order>
			<sig_name>data_en</sig_name>
			<label>data_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>data_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2874</id>
			<source_loc>2410</source_loc>
			<order>2</order>
			<sig_name>bn_addr_valid</sig_name>
			<label>bn_addr_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>7</id>
				<op_kind>output</op_kind>
				<object>bn_addr_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>_bn_addr_valid</thread>
	</cdfg>
	<timing_paths>
		<thread>_bn_addr_valid</thread>
		<timing_path>
			<name>_bn_addr_valid_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2873</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_bn_addr_valid_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2873</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr_valid</port_name>
				<state>2</state>
				<source_loc>2874</source_loc>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_bn_addr_valid</thread>
		<timing_path>
			<name>_bn_addr_valid_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>data_en</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_bn_addr_valid_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr_valid</port_name>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_bn_addr_valid</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_bn_addr_valid</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>3</id>
			<thread>_bn_addr_valid</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>156</source_line>
			<source_loc>1944</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_bn_addr_valid</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>3</id>
			<thread>_bn_addr_valid</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1941</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2415</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>689,1919</sub_loc>
	</source_loc>
	<source_loc>
		<id>2416</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>667,1923</sub_loc>
	</source_loc>
	<source_loc>
		<id>2417</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>799,1924</sub_loc>
	</source_loc>
	<source_loc>
		<id>2418</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>787,1928</sub_loc>
	</source_loc>
	<source_loc>
		<id>2419</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>745,1922</sub_loc>
	</source_loc>
	<source_loc>
		<id>2875</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2419,1922</sub_loc>
	</source_loc>
	<source_loc>
		<id>2876</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10126</opcode>
		<sub_loc>2419,1922</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>_bn_add</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_bn_add</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_bn_add</thread>
		<value>5</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_bn_add</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>18</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.2094</delay>
		<module_name>org_bn_addr_gen_Equal_8Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>2.8250</delay>
		<module_name>org_bn_addr_gen_MuxAdd3u16Cati0u16u32i0u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(e ? (sc_uint&lt;32&gt; )
  (((d + c) + a)) : (sc_uint&lt;32&gt; )
  (0ULL))</label>
		<unit_area>269.1540</unit_area>
		<comb_area>269.1540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_bn_add</thread>
	</pm_ops>
	<sched_ops>
		<thread>_bn_add</thread>
		<io_op>
			<id>2878</id>
			<source_loc>2415</source_loc>
			<order>1</order>
			<sig_name>bn_en</sig_name>
			<label>bn_en:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>8</id>
				<op_kind>input</op_kind>
				<object>bn_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2879</id>
			<source_loc>2416</source_loc>
			<order>2</order>
			<sig_name>bn_read_base_addr</sig_name>
			<label>bn_read_base_addr:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>bn_read_base_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2880</id>
			<source_loc>2417</source_loc>
			<order>3</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2881</id>
			<source_loc>2418</source_loc>
			<order>4</order>
			<sig_name>valid_cnt</sig_name>
			<label>valid_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>valid_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2882</id>
			<source_loc>2819</source_loc>
			<order>5</order>
			<instance_name>org_bn_addr_gen_Equal_8Ux1U_1U_4_1</instance_name>
			<opcode>44</opcode>
			<label>==</label>
			<op>
				<id>12</id>
				<op_kind>eq</op_kind>
				<in_widths>8</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2245000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2883</id>
			<source_loc>2821</source_loc>
			<order>6</order>
			<instance_name>org_bn_addr_gen_MuxAdd3u16Cati0u16u32i0u1_4_2</instance_name>
			<opcode>34</opcode>
			<label>
(e ? d + c + a : 0)			</label>
			<op>
				<id>13</id>
				<op_kind>mux</op_kind>
				<in_widths>32 16 16 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7916000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2884</id>
			<source_loc>2876</source_loc>
			<order>7</order>
			<sig_name>bn_addr</sig_name>
			<label>bn_addr:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>14</id>
				<op_kind>output</op_kind>
				<object>bn_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8571000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>_bn_add</thread>
	</cdfg>
	<timing_paths>
		<thread>_bn_add</thread>
		<timing_path>
			<name>_bn_add_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>bn_read_base_addr</port_name>
				<state>2</state>
				<source_loc>2879</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>bn_en</port_name>
				<state>2</state>
				<source_loc>2878</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bn_en</port_name>
				<state>2</state>
				<source_loc>2878</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1245</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5671</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
				<state>2</state>
				<source_loc>2884</source_loc>
			</path_node>
			<delay>0.8571</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>valid_cnt</port_name>
				<state>2</state>
				<source_loc>2881</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5671</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
				<state>2</state>
				<source_loc>2884</source_loc>
			</path_node>
			<delay>0.7466</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>2880</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5671</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
				<state>2</state>
				<source_loc>2884</source_loc>
			</path_node>
			<delay>0.7466</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bn_read_base_addr</port_name>
				<state>2</state>
				<source_loc>2879</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5671</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
				<state>2</state>
				<source_loc>2884</source_loc>
			</path_node>
			<delay>0.7326</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
				<state>2</state>
				<source_loc>2881</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>2880</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1245</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5671</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
				<state>2</state>
				<source_loc>2884</source_loc>
			</path_node>
			<delay>0.7571</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_bn_add</thread>
		<timing_path>
			<name>_bn_add_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>bn_read_base_addr</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>bn_en</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bn_en</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2094</delay>
				<instance_name>org_bn_addr_gen_Equal_8Ux1U_1U_4_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8250</delay>
				<instance_name>org_bn_addr_gen_MuxAdd3u16Cati0u16u32i0u1_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
			</path_node>
			<delay>3.1999</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>valid_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8250</delay>
				<instance_name>org_bn_addr_gen_MuxAdd3u16Cati0u16u32i0u1_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
			</path_node>
			<delay>3.0045</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8250</delay>
				<instance_name>org_bn_addr_gen_MuxAdd3u16Cati0u16u32i0u1_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
			</path_node>
			<delay>3.0045</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>bn_read_base_addr</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8250</delay>
				<instance_name>org_bn_addr_gen_MuxAdd3u16Cati0u16u32i0u1_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
			</path_node>
			<delay>2.9905</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_bn_add_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_bn_add</thread>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2094</delay>
				<instance_name>org_bn_addr_gen_Equal_8Ux1U_1U_4_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8250</delay>
				<instance_name>org_bn_addr_gen_MuxAdd3u16Cati0u16u32i0u1_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>bn_addr</port_name>
			</path_node>
			<delay>3.0999</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_bn_add</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_bn_add</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>5</id>
			<thread>_bn_add</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>151</source_line>
			<source_loc>1933</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_bn_add</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>5</id>
			<thread>_bn_add</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1931</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2497</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>787,1765</sub_loc>
	</source_loc>
	<source_loc>
		<id>1668</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>91</line>
		<col>24</col>
	</source_loc>
	<source_loc>
		<id>2500</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>760,1668</sub_loc>
	</source_loc>
	<source_loc>
		<id>2893</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2500</sub_loc>
	</source_loc>
	<source_loc>
		<id>2498</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>788,1762</sub_loc>
	</source_loc>
	<source_loc>
		<id>2891</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2498,1762</sub_loc>
	</source_loc>
	<source_loc>
		<id>2892</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10149</opcode>
		<sub_loc>2498,1762</sub_loc>
	</source_loc>
	<source_loc>
		<id>2496</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>706,1759</sub_loc>
	</source_loc>
	<source_loc>
		<id>2499</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>760,1758</sub_loc>
	</source_loc>
	<source_loc>
		<id>2894</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2499</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>_valid_cnt_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_valid_cnt_ctrl</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_valid_cnt_ctrl</thread>
		<value>5</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_valid_cnt_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_valid_cnt_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_valid_cnt_ctrl</thread>
		<io_op>
			<id>2897</id>
			<source_loc>2497</source_loc>
			<order>1</order>
			<sig_name>valid_cnt</sig_name>
			<label>valid_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>valid_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2895</id>
			<source_loc>2893</source_loc>
			<order>2</order>
			<sig_name>uvalid_cnt_ctrl_valid_cnt_enable_prev</sig_name>
			<label>valid_cnt_enable:uvalid_cnt_ctrl_valid_cnt_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>uvalid_cnt_ctrl_valid_cnt_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2896</id>
			<source_loc>2496</source_loc>
			<order>3</order>
			<sig_name>data_en</sig_name>
			<label>data_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>data_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2901</id>
			<source_loc>2894</source_loc>
			<order>4</order>
			<sig_name>valid_cnt_enable</sig_name>
			<label>valid_cnt_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>27</id>
				<op_kind>output</op_kind>
				<object>valid_cnt_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2898</id>
			<source_loc>2855</source_loc>
			<order>5</order>
			<instance_name>org_bn_addr_gen_Eqi3u16_1_3</instance_name>
			<opcode>32</opcode>
			<label>==</label>
			<op>
				<id>24</id>
				<op_kind>eq</op_kind>
				<in_widths>16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2888000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2899</id>
			<source_loc>2856</source_loc>
			<order>6</order>
			<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_4</instance_name>
			<opcode>50</opcode>
			<label>&amp;</label>
			<op>
				<id>25</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3344000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2900</id>
			<source_loc>2892</source_loc>
			<order>7</order>
			<sig_name>valid_cnt_clear</sig_name>
			<label>valid_cnt_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>26</id>
				<op_kind>output</op_kind>
				<object>valid_cnt_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3999000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>_valid_cnt_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_valid_cnt_ctrl</thread>
		<timing_path>
			<name>_valid_cnt_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>valid_cnt</port_name>
				<state>2</state>
				<source_loc>2897</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1748</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt_clear</port_name>
				<state>2</state>
				<source_loc>2900</source_loc>
			</path_node>
			<delay>0.3999</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2896</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>valid_cnt_enable</port_name>
				<state>2</state>
				<source_loc>2500</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt_clear</port_name>
				<state>2</state>
				<source_loc>2900</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
				<state>2</state>
				<source_loc>2897</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2896</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2896</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt_enable</port_name>
				<state>2</state>
				<source_loc>2500</source_loc>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
				<state>2</state>
				<source_loc>2896</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt_enable</port_name>
				<state>2</state>
				<source_loc>2901</source_loc>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_valid_cnt_ctrl</thread>
		<timing_path>
			<name>_valid_cnt_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>valid_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1748</delay>
				<instance_name>org_bn_addr_gen_Eqi3u16_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt_clear</port_name>
			</path_node>
			<delay>0.3999</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>valid_cnt_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt_clear</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_en</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt_enable</port_name>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
		<timing_path>
			<name>_valid_cnt_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_cnt_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>data_en</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt_enable</port_name>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_valid_cnt_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_valid_cnt_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>23</id>
			<thread>_valid_cnt_ctrl</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>88</source_line>
			<source_loc>1772</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_valid_cnt_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>23</id>
			<thread>_valid_cnt_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1770</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2489</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>787,1775</sub_loc>
	</source_loc>
	<source_loc>
		<id>2902</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2881,2897</sub_loc>
	</source_loc>
	<source_loc>
		<id>2908</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2902,1783</sub_loc>
	</source_loc>
	<source_loc>
		<id>2490</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>787,1783</sub_loc>
	</source_loc>
	<source_loc>
		<id>2906</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2490,1783</sub_loc>
	</source_loc>
	<source_loc>
		<id>2907</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10136</opcode>
		<sub_loc>2490,1783</sub_loc>
	</source_loc>
	<source_loc>
		<id>2910</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2908</sub_loc>
	</source_loc>
	<source_loc>
		<id>2909</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2908</sub_loc>
	</source_loc>
	<source_loc>
		<id>2912</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2490</sub_loc>
	</source_loc>
	<source_loc>
		<id>2488</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>760,1782</sub_loc>
	</source_loc>
	<source_loc>
		<id>2487</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>788,1778</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>_valid_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_valid_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_valid_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_valid_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<resource>
		<res_id>9</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>0.8628</delay>
		<module_name>org_bn_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>99.1800</unit_area>
		<comb_area>99.1800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>org_bn_addr_gen_Muxi0u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_valid_counter</thread>
		<op>
			<id>2922</id>
			<opcode>9</opcode>
			<source_loc>2772,1786,1785</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2924</id>
			<opcode>6</opcode>
			<source_loc>2773,1780</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_valid_counter</thread>
		<io_op>
			<id>2914</id>
			<source_loc>2489</source_loc>
			<order>1</order>
			<sig_name>valid_cnt</sig_name>
			<label>valid_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>valid_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2915</id>
			<source_loc>2908</source_loc>
			<order>2</order>
			<sig_name>valid_cnt</sig_name>
			<label>valid_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>32</id>
				<op_kind>output</op_kind>
				<object>valid_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2917</id>
			<source_loc>2487</source_loc>
			<order>3</order>
			<sig_name>valid_cnt_clear</sig_name>
			<label>valid_cnt_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>valid_cnt_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3344000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2916</id>
			<source_loc>2912</source_loc>
			<order>4</order>
			<sig_name>uvalid_counter_valid_cnt_next</sig_name>
			<label>valid_cnt:uvalid_counter_valid_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>uvalid_counter_valid_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2918</id>
			<source_loc>2488</source_loc>
			<order>5</order>
			<sig_name>valid_cnt_enable</sig_name>
			<label>valid_cnt_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>35</id>
				<op_kind>input</op_kind>
				<object>valid_cnt_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2919</id>
			<source_loc>2850</source_loc>
			<order>6</order>
			<instance_name>org_bn_addr_gen_MuxAdd2i1u16u16u1_4_5</instance_name>
			<opcode>9</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>36</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9628000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2920</id>
			<source_loc>2852</source_loc>
			<order>7</order>
			<instance_name>org_bn_addr_gen_Muxi0u16u1_4_6</instance_name>
			<opcode>6</opcode>
			<label>MUX(2)</label>
			<op>
				<id>37</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0257000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2921</id>
			<source_loc>2907</source_loc>
			<order>8</order>
			<sig_name>valid_cnt</sig_name>
			<label>valid_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>valid_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0912000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>_valid_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_valid_counter</thread>
		<timing_path>
			<name>_valid_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.8656</delay>
				<port_name>valid_cnt_clear</port_name>
				<state>3</state>
				<source_loc>2917</source_loc>
			</path_node>
			<delay>2.8656</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>valid_cnt_enable</port_name>
				<state>3</state>
				<source_loc>2918</source_loc>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
				<state>3</state>
				<source_loc>2490</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
				<state>3</state>
				<source_loc>2921</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
				<state>2</state>
				<source_loc>2911</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
				<state>1</state>
				<source_loc>2914</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_valid_counter</thread>
		<timing_path>
			<name>_valid_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.8656</delay>
				<port_name>valid_cnt_clear</port_name>
			</path_node>
			<delay>2.8656</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>3.1000</delay>
				<port_name>valid_cnt_enable</port_name>
			</path_node>
			<delay>3.1000</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_valid_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_valid_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>valid_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_valid_counter</thread>
		<reg_op>
			<id>2930</id>
			<source_loc>2914</source_loc>
			<name>valid_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>valid_cnt</instance_name>
			<op>
				<id>31</id>
				<op_kind>reg</op_kind>
				<object>valid_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2931</id>
			<source_loc>2921</source_loc>
			<name>valid_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>valid_cnt</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>valid_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_valid_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>21</id>
			<thread>_valid_counter</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>93</source_line>
			<source_loc>1794</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_valid_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>21</id>
			<thread>_valid_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1790</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2479</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,1800</sub_loc>
	</source_loc>
	<source_loc>
		<id>2480</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>793,1801</sub_loc>
	</source_loc>
	<source_loc>
		<id>1705</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>106</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>2483</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>790,1705</sub_loc>
	</source_loc>
	<source_loc>
		<id>2936</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2483</sub_loc>
	</source_loc>
	<source_loc>
		<id>2481</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>792,1797</sub_loc>
	</source_loc>
	<source_loc>
		<id>2934</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2481,1797</sub_loc>
	</source_loc>
	<source_loc>
		<id>2935</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10146</opcode>
		<sub_loc>2481,1797</sub_loc>
	</source_loc>
	<source_loc>
		<id>2478</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>788,1796</sub_loc>
	</source_loc>
	<source_loc>
		<id>2482</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>790,1795</sub_loc>
	</source_loc>
	<source_loc>
		<id>2937</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2482</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>_ox_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_ox_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_ox_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_ox_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_ox_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_ox_ctrl</thread>
		<io_op>
			<id>2940</id>
			<source_loc>2479</source_loc>
			<order>1</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>46</id>
				<op_kind>input</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2941</id>
			<source_loc>2480</source_loc>
			<order>2</order>
			<sig_name>ox_cnt_max</sig_name>
			<label>ox_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>47</id>
				<op_kind>input</op_kind>
				<object>ox_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2938</id>
			<source_loc>2936</source_loc>
			<order>3</order>
			<sig_name>uox_ctrl_ox_enable_prev</sig_name>
			<label>ox_enable:uox_ctrl_ox_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>uox_ctrl_ox_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2939</id>
			<source_loc>2478</source_loc>
			<order>4</order>
			<sig_name>valid_cnt_clear</sig_name>
			<label>valid_cnt_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>45</id>
				<op_kind>input</op_kind>
				<object>valid_cnt_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3344000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2945</id>
			<source_loc>2937</source_loc>
			<order>5</order>
			<sig_name>ox_enable</sig_name>
			<label>ox_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>51</id>
				<op_kind>output</op_kind>
				<object>ox_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3999000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2942</id>
			<source_loc>2846</source_loc>
			<order>6</order>
			<instance_name>org_bn_addr_gen_EqSubi1u16u16_1_7</instance_name>
			<opcode>38</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>48</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2943</id>
			<source_loc>2847</source_loc>
			<order>7</order>
			<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_8</instance_name>
			<opcode>50</opcode>
			<label>&amp;</label>
			<op>
				<id>49</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2944</id>
			<source_loc>2935</source_loc>
			<order>8</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>_ox_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_ox_ctrl</thread>
		<timing_path>
			<name>_ox_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.8656</delay>
				<port_name>valid_cnt_clear</port_name>
				<state>2</state>
				<source_loc>2939</source_loc>
			</path_node>
			<delay>2.8656</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt_max</port_name>
				<state>2</state>
				<source_loc>2941</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2944</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt</port_name>
				<state>2</state>
				<source_loc>2940</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2944</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3344</delay>
				<port_name>valid_cnt_clear</port_name>
				<state>2</state>
				<source_loc>2939</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>2483</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2944</source_loc>
			</path_node>
			<delay>0.4455</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3344</delay>
				<port_name>valid_cnt_clear</port_name>
				<state>2</state>
				<source_loc>2939</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>2483</source_loc>
			</path_node>
			<delay>0.3999</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3344</delay>
				<port_name>valid_cnt_clear</port_name>
				<state>2</state>
				<source_loc>2939</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>2945</source_loc>
			</path_node>
			<delay>0.3999</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
				<state>2</state>
				<source_loc>2941</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>2</state>
				<source_loc>2940</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_ox_ctrl</thread>
		<timing_path>
			<name>_ox_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.8656</delay>
				<port_name>valid_cnt_clear</port_name>
			</path_node>
			<delay>2.8656</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>org_bn_addr_gen_EqSubi1u16u16_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>org_bn_addr_gen_EqSubi1u16u16_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3344</delay>
				<port_name>valid_cnt_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.4455</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3344</delay>
				<port_name>valid_cnt_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>0.3999</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3344</delay>
				<port_name>valid_cnt_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>0.3999</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_ox_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_ox_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>19</id>
			<thread>_ox_ctrl</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>103</source_line>
			<source_loc>1809</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_ox_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>19</id>
			<thread>_ox_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1807</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2471</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,1812</sub_loc>
	</source_loc>
	<source_loc>
		<id>2950</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2479,1820</sub_loc>
	</source_loc>
	<source_loc>
		<id>2472</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,1820</sub_loc>
	</source_loc>
	<source_loc>
		<id>2948</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2472,1820</sub_loc>
	</source_loc>
	<source_loc>
		<id>2949</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10147</opcode>
		<sub_loc>2472,1820</sub_loc>
	</source_loc>
	<source_loc>
		<id>2952</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2950</sub_loc>
	</source_loc>
	<source_loc>
		<id>2951</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2950</sub_loc>
	</source_loc>
	<source_loc>
		<id>2954</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2472</sub_loc>
	</source_loc>
	<source_loc>
		<id>2470</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>790,1819</sub_loc>
	</source_loc>
	<source_loc>
		<id>2469</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>792,1815</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>_ox_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_ox_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_ox_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_ox_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_ox_counter</thread>
		<op>
			<id>2964</id>
			<opcode>9</opcode>
			<source_loc>2770,1823,1822</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>2966</id>
			<opcode>6</opcode>
			<source_loc>2771,1817</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_ox_counter</thread>
		<io_op>
			<id>2956</id>
			<source_loc>2471</source_loc>
			<order>1</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>56</id>
				<op_kind>output</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2957</id>
			<source_loc>2950</source_loc>
			<order>2</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2959</id>
			<source_loc>2469</source_loc>
			<order>3</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>59</id>
				<op_kind>input</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2958</id>
			<source_loc>2954</source_loc>
			<order>4</order>
			<sig_name>uox_counter_ox_cnt_next</sig_name>
			<label>ox_cnt:uox_counter_ox_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>uox_counter_ox_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2960</id>
			<source_loc>2470</source_loc>
			<order>5</order>
			<sig_name>ox_enable</sig_name>
			<label>ox_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>60</id>
				<op_kind>input</op_kind>
				<object>ox_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3344000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2961</id>
			<source_loc>2841</source_loc>
			<order>6</order>
			<instance_name>org_bn_addr_gen_MuxAdd2i1u16u16u1_4_9</instance_name>
			<opcode>9</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>61</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1972000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2962</id>
			<source_loc>2843</source_loc>
			<order>7</order>
			<instance_name>org_bn_addr_gen_Muxi0u16u1_4_10</instance_name>
			<opcode>6</opcode>
			<label>MUX(2)</label>
			<op>
				<id>62</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2601000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2963</id>
			<source_loc>2949</source_loc>
			<order>8</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.3256000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>_ox_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_ox_counter</thread>
		<timing_path>
			<name>_ox_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.6195</delay>
				<port_name>ox_clear</port_name>
				<state>3</state>
				<source_loc>2959</source_loc>
			</path_node>
			<delay>2.6195</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.8656</delay>
				<port_name>ox_enable</port_name>
				<state>3</state>
				<source_loc>2960</source_loc>
			</path_node>
			<delay>2.8656</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>3</state>
				<source_loc>2472</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>3</state>
				<source_loc>2963</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>2</state>
				<source_loc>2953</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>1</state>
				<source_loc>2956</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_ox_counter</thread>
		<timing_path>
			<name>_ox_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.6195</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>2.6195</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.8656</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>2.8656</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_ox_counter</thread>
		<reg_op>
			<id>2972</id>
			<source_loc>2956</source_loc>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>ox_cnt</instance_name>
			<op>
				<id>56</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>2973</id>
			<source_loc>2963</source_loc>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ox_cnt</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_ox_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>17</id>
			<thread>_ox_counter</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>108</source_line>
			<source_loc>1831</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_ox_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>17</id>
			<thread>_ox_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1827</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2461</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>795,1837</sub_loc>
	</source_loc>
	<source_loc>
		<id>2462</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>797,1838</sub_loc>
	</source_loc>
	<source_loc>
		<id>1811</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>120</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>2465</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>794,1811</sub_loc>
	</source_loc>
	<source_loc>
		<id>2978</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2465</sub_loc>
	</source_loc>
	<source_loc>
		<id>2463</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>796,1834</sub_loc>
	</source_loc>
	<source_loc>
		<id>2976</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2463,1834</sub_loc>
	</source_loc>
	<source_loc>
		<id>2977</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10143</opcode>
		<sub_loc>2463,1834</sub_loc>
	</source_loc>
	<source_loc>
		<id>2460</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>792,1833</sub_loc>
	</source_loc>
	<source_loc>
		<id>2464</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>794,1832</sub_loc>
	</source_loc>
	<source_loc>
		<id>2979</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2464</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>_oy_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_oy_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_oy_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_oy_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_oy_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_oy_ctrl</thread>
		<io_op>
			<id>2982</id>
			<source_loc>2461</source_loc>
			<order>1</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>71</id>
				<op_kind>input</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2983</id>
			<source_loc>2462</source_loc>
			<order>2</order>
			<sig_name>oy_cnt_max</sig_name>
			<label>oy_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>72</id>
				<op_kind>input</op_kind>
				<object>oy_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2980</id>
			<source_loc>2978</source_loc>
			<order>3</order>
			<sig_name>uoy_ctrl_oy_enable_prev</sig_name>
			<label>oy_enable:uoy_ctrl_oy_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>69</id>
				<op_kind>output</op_kind>
				<object>uoy_ctrl_oy_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2981</id>
			<source_loc>2460</source_loc>
			<order>4</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>70</id>
				<op_kind>input</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2987</id>
			<source_loc>2979</source_loc>
			<order>5</order>
			<sig_name>oy_enable</sig_name>
			<label>oy_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>76</id>
				<op_kind>output</op_kind>
				<object>oy_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>2984</id>
			<source_loc>2837</source_loc>
			<order>6</order>
			<instance_name>org_bn_addr_gen_EqSubi1u16u16_1_11</instance_name>
			<opcode>38</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>73</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>2985</id>
			<source_loc>2838</source_loc>
			<order>7</order>
			<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_12</instance_name>
			<opcode>50</opcode>
			<label>&amp;</label>
			<op>
				<id>74</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>2986</id>
			<source_loc>2977</source_loc>
			<order>8</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>75</id>
				<op_kind>output</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>_oy_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_oy_ctrl</thread>
		<timing_path>
			<name>_oy_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.6195</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2981</source_loc>
			</path_node>
			<delay>2.6195</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2981</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>oy_enable</port_name>
				<state>2</state>
				<source_loc>2465</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2986</source_loc>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt_max</port_name>
				<state>2</state>
				<source_loc>2983</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2986</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt</port_name>
				<state>2</state>
				<source_loc>2982</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>2986</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2981</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
				<state>2</state>
				<source_loc>2465</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>2981</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
				<state>2</state>
				<source_loc>2987</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
				<state>2</state>
				<source_loc>2983</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>2</state>
				<source_loc>2982</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_oy_ctrl</thread>
		<timing_path>
			<name>_oy_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.6195</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>2.6195</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>org_bn_addr_gen_EqSubi1u16u16_1_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>org_bn_addr_gen_EqSubi1u16u16_1_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_oy_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_oy_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>15</id>
			<thread>_oy_ctrl</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>117</source_line>
			<source_loc>1846</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_oy_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>15</id>
			<thread>_oy_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1844</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2452</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>795,1849</sub_loc>
	</source_loc>
	<source_loc>
		<id>2992</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2461,1857</sub_loc>
	</source_loc>
	<source_loc>
		<id>2453</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>795,1857</sub_loc>
	</source_loc>
	<source_loc>
		<id>2990</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2453,1857</sub_loc>
	</source_loc>
	<source_loc>
		<id>2991</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10144</opcode>
		<sub_loc>2453,1857</sub_loc>
	</source_loc>
	<source_loc>
		<id>2994</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2992</sub_loc>
	</source_loc>
	<source_loc>
		<id>2993</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2992</sub_loc>
	</source_loc>
	<source_loc>
		<id>2996</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2453</sub_loc>
	</source_loc>
	<source_loc>
		<id>2451</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>794,1856</sub_loc>
	</source_loc>
	<source_loc>
		<id>2450</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>796,1852</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>_oy_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_oy_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_oy_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_oy_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_oy_counter</thread>
		<op>
			<id>3006</id>
			<opcode>9</opcode>
			<source_loc>2768,1860,1859</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3008</id>
			<opcode>6</opcode>
			<source_loc>2769,1854</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_oy_counter</thread>
		<io_op>
			<id>2998</id>
			<source_loc>2452</source_loc>
			<order>1</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>81</id>
				<op_kind>output</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>2999</id>
			<source_loc>2992</source_loc>
			<order>2</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>82</id>
				<op_kind>output</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3001</id>
			<source_loc>2450</source_loc>
			<order>3</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>84</id>
				<op_kind>input</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3000</id>
			<source_loc>2996</source_loc>
			<order>4</order>
			<sig_name>uoy_counter_oy_cnt_next</sig_name>
			<label>oy_cnt:uoy_counter_oy_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>83</id>
				<op_kind>output</op_kind>
				<object>uoy_counter_oy_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3002</id>
			<source_loc>2451</source_loc>
			<order>5</order>
			<sig_name>oy_enable</sig_name>
			<label>oy_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>85</id>
				<op_kind>input</op_kind>
				<object>oy_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3003</id>
			<source_loc>2832</source_loc>
			<order>6</order>
			<instance_name>org_bn_addr_gen_MuxAdd2i1u16u16u1_4_13</instance_name>
			<opcode>9</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>86</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4433000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3004</id>
			<source_loc>2834</source_loc>
			<order>7</order>
			<instance_name>org_bn_addr_gen_Muxi0u16u1_4_14</instance_name>
			<opcode>6</opcode>
			<label>MUX(2)</label>
			<op>
				<id>87</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5062000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3005</id>
			<source_loc>2991</source_loc>
			<order>8</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>88</id>
				<op_kind>output</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5717000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>_oy_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_oy_counter</thread>
		<timing_path>
			<name>_oy_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.6195</delay>
				<port_name>oy_enable</port_name>
				<state>3</state>
				<source_loc>3002</source_loc>
			</path_node>
			<delay>2.6195</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5739</delay>
				<port_name>oy_clear</port_name>
				<state>3</state>
				<source_loc>3001</source_loc>
			</path_node>
			<delay>2.5739</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>3</state>
				<source_loc>2453</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>3</state>
				<source_loc>3005</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>2</state>
				<source_loc>2995</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>1</state>
				<source_loc>2998</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_oy_counter</thread>
		<timing_path>
			<name>_oy_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.6195</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<delay>2.6195</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5739</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>2.5739</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_oy_counter</thread>
		<reg_op>
			<id>3014</id>
			<source_loc>2998</source_loc>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>oy_cnt</instance_name>
			<op>
				<id>81</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3015</id>
			<source_loc>3005</source_loc>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>oy_cnt</instance_name>
			<op>
				<id>88</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_oy_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>13</id>
			<thread>_oy_counter</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>122</source_line>
			<source_loc>1868</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_oy_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>13</id>
			<thread>_oy_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1864</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2442</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>799,1874</sub_loc>
	</source_loc>
	<source_loc>
		<id>2443</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>807,1875</sub_loc>
	</source_loc>
	<source_loc>
		<id>1872</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>134</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>2446</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>798,1872</sub_loc>
	</source_loc>
	<source_loc>
		<id>3020</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2446</sub_loc>
	</source_loc>
	<source_loc>
		<id>2444</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>800,1871</sub_loc>
	</source_loc>
	<source_loc>
		<id>3018</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2444,1871</sub_loc>
	</source_loc>
	<source_loc>
		<id>3019</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10141</opcode>
		<sub_loc>2444,1871</sub_loc>
	</source_loc>
	<source_loc>
		<id>2441</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>796,1870</sub_loc>
	</source_loc>
	<source_loc>
		<id>2445</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>798,1869</sub_loc>
	</source_loc>
	<source_loc>
		<id>3021</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2445</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>_of_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_of_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_of_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_of_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_of_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_of_ctrl</thread>
		<io_op>
			<id>3024</id>
			<source_loc>2442</source_loc>
			<order>1</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>96</id>
				<op_kind>input</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3025</id>
			<source_loc>2443</source_loc>
			<order>2</order>
			<sig_name>of_cnt_max</sig_name>
			<label>of_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>97</id>
				<op_kind>input</op_kind>
				<object>of_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3022</id>
			<source_loc>3020</source_loc>
			<order>3</order>
			<sig_name>uof_ctrl_of_enable_prev</sig_name>
			<label>of_enable:uof_ctrl_of_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>94</id>
				<op_kind>output</op_kind>
				<object>uof_ctrl_of_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3023</id>
			<source_loc>2441</source_loc>
			<order>4</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>95</id>
				<op_kind>input</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3029</id>
			<source_loc>3021</source_loc>
			<order>5</order>
			<sig_name>of_enable</sig_name>
			<label>of_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>101</id>
				<op_kind>output</op_kind>
				<object>of_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6916000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3026</id>
			<source_loc>2828</source_loc>
			<order>6</order>
			<instance_name>org_bn_addr_gen_EqSubi1u16u16_1_15</instance_name>
			<opcode>38</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>98</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3027</id>
			<source_loc>2829</source_loc>
			<order>7</order>
			<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_16</instance_name>
			<opcode>50</opcode>
			<label>&amp;</label>
			<op>
				<id>99</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3028</id>
			<source_loc>3019</source_loc>
			<order>8</order>
			<sig_name>of_clear</sig_name>
			<label>of_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>100</id>
				<op_kind>output</op_kind>
				<object>of_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>_of_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_of_ctrl</thread>
		<timing_path>
			<name>_of_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5739</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>3023</source_loc>
			</path_node>
			<delay>2.5739</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>3023</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>of_enable</port_name>
				<state>2</state>
				<source_loc>2446</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>3028</source_loc>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>3023</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
				<state>2</state>
				<source_loc>2446</source_loc>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>3023</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
				<state>2</state>
				<source_loc>3029</source_loc>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt_max</port_name>
				<state>2</state>
				<source_loc>3025</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>3028</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>3024</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>3028</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
				<state>2</state>
				<source_loc>3025</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>3024</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_of_ctrl</thread>
		<timing_path>
			<name>_of_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5739</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>2.5739</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>org_bn_addr_gen_EqSubi1u16u16_1_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>org_bn_addr_gen_EqSubi1u16u16_1_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>org_bn_addr_gen_And_1Ux1U_1U_1_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_of_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_of_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>11</id>
			<thread>_of_ctrl</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>131</source_line>
			<source_loc>1883</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_of_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>11</id>
			<thread>_of_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1881</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2433</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>799,1886</sub_loc>
	</source_loc>
	<source_loc>
		<id>3030</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2880,3024</sub_loc>
	</source_loc>
	<source_loc>
		<id>3035</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3030,1894</sub_loc>
	</source_loc>
	<source_loc>
		<id>2434</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>799,1894</sub_loc>
	</source_loc>
	<source_loc>
		<id>3033</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2434,1894</sub_loc>
	</source_loc>
	<source_loc>
		<id>3034</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10137</opcode>
		<sub_loc>2434,1894</sub_loc>
	</source_loc>
	<source_loc>
		<id>3037</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3035</sub_loc>
	</source_loc>
	<source_loc>
		<id>3036</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3035</sub_loc>
	</source_loc>
	<source_loc>
		<id>3039</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2434</sub_loc>
	</source_loc>
	<source_loc>
		<id>2432</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>798,1893</sub_loc>
	</source_loc>
	<source_loc>
		<id>2431</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>800,1889</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>_of_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_of_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_of_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_of_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_of_counter</thread>
		<op>
			<id>3049</id>
			<opcode>9</opcode>
			<source_loc>2766,1897,1896</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3051</id>
			<opcode>6</opcode>
			<source_loc>2767,1891</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_of_counter</thread>
		<io_op>
			<id>3041</id>
			<source_loc>2433</source_loc>
			<order>1</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>106</id>
				<op_kind>output</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3042</id>
			<source_loc>3035</source_loc>
			<order>2</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>107</id>
				<op_kind>output</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3044</id>
			<source_loc>2431</source_loc>
			<order>3</order>
			<sig_name>of_clear</sig_name>
			<label>of_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>109</id>
				<op_kind>input</op_kind>
				<object>of_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6717000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3043</id>
			<source_loc>3039</source_loc>
			<order>4</order>
			<sig_name>uof_counter_of_cnt_next</sig_name>
			<label>of_cnt:uof_counter_of_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>108</id>
				<op_kind>output</op_kind>
				<object>uof_counter_of_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3045</id>
			<source_loc>2432</source_loc>
			<order>5</order>
			<sig_name>of_enable</sig_name>
			<label>of_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>110</id>
				<op_kind>input</op_kind>
				<object>of_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3046</id>
			<source_loc>2823</source_loc>
			<order>6</order>
			<instance_name>org_bn_addr_gen_MuxAdd2i1u16u16u1_4_17</instance_name>
			<opcode>9</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>111</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.4889000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3047</id>
			<source_loc>2825</source_loc>
			<order>7</order>
			<instance_name>org_bn_addr_gen_Muxi0u16u1_4_18</instance_name>
			<opcode>6</opcode>
			<label>MUX(2)</label>
			<op>
				<id>112</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.5518000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3048</id>
			<source_loc>3034</source_loc>
			<order>8</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>113</id>
				<op_kind>output</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.6173000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>_of_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_of_counter</thread>
		<timing_path>
			<name>_of_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5283</delay>
				<port_name>of_clear</port_name>
				<state>3</state>
				<source_loc>3044</source_loc>
			</path_node>
			<delay>2.5283</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5739</delay>
				<port_name>of_enable</port_name>
				<state>3</state>
				<source_loc>3045</source_loc>
			</path_node>
			<delay>2.5739</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>3</state>
				<source_loc>2434</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>3</state>
				<source_loc>3048</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>3038</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>1</state>
				<source_loc>3041</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_of_counter</thread>
		<timing_path>
			<name>_of_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5283</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>2.5283</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5739</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>2.5739</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_of_counter</thread>
		<reg_op>
			<id>3057</id>
			<source_loc>3041</source_loc>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_cnt</instance_name>
			<op>
				<id>106</id>
				<op_kind>reg</op_kind>
				<object>of_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3058</id>
			<source_loc>3048</source_loc>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_cnt</instance_name>
			<op>
				<id>113</id>
				<op_kind>reg</op_kind>
				<object>of_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_of_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>9</id>
			<thread>_of_counter</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>136</source_line>
			<source_loc>1905</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_of_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>9</id>
			<thread>_of_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1901</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>1605</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>61</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2506</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>801,1605</sub_loc>
	</source_loc>
	<source_loc>
		<id>1607</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>62</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2507</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>802,1607</sub_loc>
	</source_loc>
	<source_loc>
		<id>1609</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>63</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2508</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>803,1609</sub_loc>
	</source_loc>
	<source_loc>
		<id>1611</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>64</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2509</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>804,1611</sub_loc>
	</source_loc>
	<source_loc>
		<id>1613</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>65</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>2510</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>805,1613</sub_loc>
	</source_loc>
	<source_loc>
		<id>2505</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>806,1697</sub_loc>
	</source_loc>
	<source_loc>
		<id>1617</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>69</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3061</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>801,1617</sub_loc>
	</source_loc>
	<source_loc>
		<id>2511</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>801,1617</sub_loc>
	</source_loc>
	<source_loc>
		<id>3086</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2511</sub_loc>
	</source_loc>
	<source_loc>
		<id>3063</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3061</sub_loc>
	</source_loc>
	<source_loc>
		<id>3062</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3061</sub_loc>
	</source_loc>
	<source_loc>
		<id>1619</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>70</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3065</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>802,1619</sub_loc>
	</source_loc>
	<source_loc>
		<id>2512</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>802,1619</sub_loc>
	</source_loc>
	<source_loc>
		<id>3085</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2512</sub_loc>
	</source_loc>
	<source_loc>
		<id>3067</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3065</sub_loc>
	</source_loc>
	<source_loc>
		<id>3066</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3065</sub_loc>
	</source_loc>
	<source_loc>
		<id>1621</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>71</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3069</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>803,1621</sub_loc>
	</source_loc>
	<source_loc>
		<id>2514</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>803,1621</sub_loc>
	</source_loc>
	<source_loc>
		<id>3084</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2514</sub_loc>
	</source_loc>
	<source_loc>
		<id>3071</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3069</sub_loc>
	</source_loc>
	<source_loc>
		<id>3070</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3069</sub_loc>
	</source_loc>
	<source_loc>
		<id>1623</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>72</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3073</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>804,1623</sub_loc>
	</source_loc>
	<source_loc>
		<id>2516</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>804,1623</sub_loc>
	</source_loc>
	<source_loc>
		<id>3083</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2516</sub_loc>
	</source_loc>
	<source_loc>
		<id>3075</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3073</sub_loc>
	</source_loc>
	<source_loc>
		<id>3074</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3073</sub_loc>
	</source_loc>
	<source_loc>
		<id>1625</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>73</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3077</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>805,1625</sub_loc>
	</source_loc>
	<source_loc>
		<id>2518</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>805,1625</sub_loc>
	</source_loc>
	<source_loc>
		<id>3082</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>3079</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3077</sub_loc>
	</source_loc>
	<source_loc>
		<id>3078</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3077</sub_loc>
	</source_loc>
	<source_loc>
		<id>1620</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>70</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2513</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>801,1620</sub_loc>
	</source_loc>
	<source_loc>
		<id>1622</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>71</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2515</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>802,1622</sub_loc>
	</source_loc>
	<source_loc>
		<id>1624</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>72</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2517</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>803,1624</sub_loc>
	</source_loc>
	<source_loc>
		<id>1626</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>73</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2519</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>804,1626</sub_loc>
	</source_loc>
	<source_loc>
		<id>1628</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>74</line>
		<col>22</col>
	</source_loc>
	<source_loc>
		<id>2521</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>805,1628</sub_loc>
	</source_loc>
	<source_loc>
		<id>2520</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>806,1710</sub_loc>
	</source_loc>
	<source_loc>
		<id>3081</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>2504</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>798,1701</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_delay</thread>
		<value>23</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_delay</thread>
		<value>23</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_delay</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<sched_ops>
		<thread>_delay</thread>
		<io_op>
			<id>3087</id>
			<source_loc>2506</source_loc>
			<order>1</order>
			<sig_name>of_enable_1d</sig_name>
			<label>of_enable_1d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>119</id>
				<op_kind>output</op_kind>
				<object>of_enable_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3088</id>
			<source_loc>2507</source_loc>
			<order>2</order>
			<sig_name>of_enable_2d</sig_name>
			<label>of_enable_2d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>120</id>
				<op_kind>output</op_kind>
				<object>of_enable_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3089</id>
			<source_loc>2508</source_loc>
			<order>3</order>
			<sig_name>of_enable_3d</sig_name>
			<label>of_enable_3d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>121</id>
				<op_kind>output</op_kind>
				<object>of_enable_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3090</id>
			<source_loc>2509</source_loc>
			<order>4</order>
			<sig_name>of_enable_4d</sig_name>
			<label>of_enable_4d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>122</id>
				<op_kind>output</op_kind>
				<object>of_enable_4d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3091</id>
			<source_loc>2510</source_loc>
			<order>5</order>
			<sig_name>of_enable_5d</sig_name>
			<label>of_enable_5d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>123</id>
				<op_kind>output</op_kind>
				<object>of_enable_5d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3092</id>
			<source_loc>2505</source_loc>
			<order>6</order>
			<sig_name>of_enable_6d</sig_name>
			<label>of_enable_6d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>124</id>
				<op_kind>output</op_kind>
				<object>of_enable_6d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0687000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3093</id>
			<source_loc>3061</source_loc>
			<order>7</order>
			<sig_name>of_enable_1d</sig_name>
			<label>of_enable_1d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>125</id>
				<op_kind>output</op_kind>
				<object>of_enable_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3094</id>
			<source_loc>3065</source_loc>
			<order>8</order>
			<sig_name>of_enable_2d</sig_name>
			<label>of_enable_2d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>output</op_kind>
				<object>of_enable_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3095</id>
			<source_loc>3069</source_loc>
			<order>9</order>
			<sig_name>of_enable_3d</sig_name>
			<label>of_enable_3d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>127</id>
				<op_kind>output</op_kind>
				<object>of_enable_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3096</id>
			<source_loc>3073</source_loc>
			<order>10</order>
			<sig_name>of_enable_4d</sig_name>
			<label>of_enable_4d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>128</id>
				<op_kind>output</op_kind>
				<object>of_enable_4d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3097</id>
			<source_loc>3077</source_loc>
			<order>11</order>
			<sig_name>of_enable_5d</sig_name>
			<label>of_enable_5d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>129</id>
				<op_kind>output</op_kind>
				<object>of_enable_5d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3098</id>
			<source_loc>2504</source_loc>
			<order>12</order>
			<sig_name>of_enable</sig_name>
			<label>of_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>130</id>
				<op_kind>input</op_kind>
				<object>of_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3099</id>
			<source_loc>2513</source_loc>
			<order>13</order>
			<sig_name>of_enable_1d</sig_name>
			<label>of_enable_1d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>131</id>
				<op_kind>input</op_kind>
				<object>of_enable_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3100</id>
			<source_loc>2515</source_loc>
			<order>14</order>
			<sig_name>of_enable_2d</sig_name>
			<label>of_enable_2d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>132</id>
				<op_kind>input</op_kind>
				<object>of_enable_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3101</id>
			<source_loc>2517</source_loc>
			<order>15</order>
			<sig_name>of_enable_3d</sig_name>
			<label>of_enable_3d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>133</id>
				<op_kind>input</op_kind>
				<object>of_enable_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3102</id>
			<source_loc>2519</source_loc>
			<order>16</order>
			<sig_name>of_enable_4d</sig_name>
			<label>of_enable_4d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>134</id>
				<op_kind>input</op_kind>
				<object>of_enable_4d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3103</id>
			<source_loc>2521</source_loc>
			<order>17</order>
			<sig_name>of_enable_5d</sig_name>
			<label>of_enable_5d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>135</id>
				<op_kind>input</op_kind>
				<object>of_enable_5d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3104</id>
			<source_loc>3081</source_loc>
			<order>18</order>
			<sig_name>of_enable_6d</sig_name>
			<label>of_enable_6d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>136</id>
				<op_kind>output</op_kind>
				<object>of_enable_6d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3105</id>
			<source_loc>3082</source_loc>
			<order>19</order>
			<sig_name>of_enable_5d</sig_name>
			<label>of_enable_5d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>137</id>
				<op_kind>output</op_kind>
				<object>of_enable_5d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3106</id>
			<source_loc>3083</source_loc>
			<order>20</order>
			<sig_name>of_enable_4d</sig_name>
			<label>of_enable_4d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>138</id>
				<op_kind>output</op_kind>
				<object>of_enable_4d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3107</id>
			<source_loc>3084</source_loc>
			<order>21</order>
			<sig_name>of_enable_3d</sig_name>
			<label>of_enable_3d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>139</id>
				<op_kind>output</op_kind>
				<object>of_enable_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3108</id>
			<source_loc>3085</source_loc>
			<order>22</order>
			<sig_name>of_enable_2d</sig_name>
			<label>of_enable_2d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>140</id>
				<op_kind>output</op_kind>
				<object>of_enable_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3109</id>
			<source_loc>3086</source_loc>
			<order>23</order>
			<sig_name>of_enable_1d</sig_name>
			<label>of_enable_1d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>141</id>
				<op_kind>output</op_kind>
				<object>of_enable_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6916000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5739</delay>
				<port_name>of_enable</port_name>
				<state>3</state>
				<source_loc>3098</source_loc>
			</path_node>
			<delay>2.5739</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_1d</port_name>
				<state>3</state>
				<source_loc>3109</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_2d</port_name>
				<state>3</state>
				<source_loc>3108</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_3d</port_name>
				<state>3</state>
				<source_loc>3107</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_4d</port_name>
				<state>3</state>
				<source_loc>3106</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_5d</port_name>
				<state>3</state>
				<source_loc>3105</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_6d</port_name>
				<state>3</state>
				<source_loc>3104</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_5d</port_name>
				<state>3</state>
				<source_loc>3103</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_4d</port_name>
				<state>3</state>
				<source_loc>3102</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_3d</port_name>
				<state>3</state>
				<source_loc>3101</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>2.5739</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>2.5739</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_5d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_4d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_3d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_3d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable_4d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_delay</thread>
		<reg_op>
			<id>3117</id>
			<source_loc>3087</source_loc>
			<name>of_enable_1d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_1d</instance_name>
			<op>
				<id>119</id>
				<op_kind>reg</op_kind>
				<object>of_enable_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3118</id>
			<source_loc>3109</source_loc>
			<name>of_enable_1d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_1d</instance_name>
			<op>
				<id>141</id>
				<op_kind>reg</op_kind>
				<object>of_enable_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3120</id>
			<source_loc>3088</source_loc>
			<name>of_enable_2d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_2d</instance_name>
			<op>
				<id>120</id>
				<op_kind>reg</op_kind>
				<object>of_enable_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3121</id>
			<source_loc>3108</source_loc>
			<name>of_enable_2d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_2d</instance_name>
			<op>
				<id>140</id>
				<op_kind>reg</op_kind>
				<object>of_enable_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3123</id>
			<source_loc>3089</source_loc>
			<name>of_enable_3d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_3d</instance_name>
			<op>
				<id>121</id>
				<op_kind>reg</op_kind>
				<object>of_enable_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3124</id>
			<source_loc>3107</source_loc>
			<name>of_enable_3d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_3d</instance_name>
			<op>
				<id>139</id>
				<op_kind>reg</op_kind>
				<object>of_enable_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3126</id>
			<source_loc>3090</source_loc>
			<name>of_enable_4d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_4d</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>of_enable_4d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3127</id>
			<source_loc>3106</source_loc>
			<name>of_enable_4d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_4d</instance_name>
			<op>
				<id>138</id>
				<op_kind>reg</op_kind>
				<object>of_enable_4d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3129</id>
			<source_loc>3091</source_loc>
			<name>of_enable_5d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_5d</instance_name>
			<op>
				<id>123</id>
				<op_kind>reg</op_kind>
				<object>of_enable_5d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3130</id>
			<source_loc>3105</source_loc>
			<name>of_enable_5d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_5d</instance_name>
			<op>
				<id>137</id>
				<op_kind>reg</op_kind>
				<object>of_enable_5d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3132</id>
			<source_loc>3092</source_loc>
			<name>of_enable_6d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_enable_6d</instance_name>
			<op>
				<id>124</id>
				<op_kind>reg</op_kind>
				<object>of_enable_6d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3133</id>
			<source_loc>3104</source_loc>
			<name>of_enable_6d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_enable_6d</instance_name>
			<op>
				<id>136</id>
				<op_kind>reg</op_kind>
				<object>of_enable_6d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2423</source_loc>
		<loop>
			<id>27</id>
			<thread>_delay</thread>
			<source_path>org_bn_addr_gen.h</source_path>
			<source_line>58</source_line>
			<source_loc>1725</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>27</id>
			<thread>_delay</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1712</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>data_en</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>data_en</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>bn_addr_valid</name>
		<time> 0.100</time>
	</stable_time>
	<stable_time>
		<name>bn_en</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>bn_en</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>bn_read_base_addr</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>bn_read_base_addr</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>of_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>valid_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>bn_addr</name>
		<time> 3.134</time>
	</stable_time>
	<stable_time>
		<name>out_feature_width</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>out_feature_width</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>out_feature_height</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>out_feature_height</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>out_feature_channel</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>out_feature_channel</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>of_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>oy_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>ox_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>of_clear</name>
		<time> 0.672</time>
	</stable_time>
	<stable_time>
		<name>of_enable</name>
		<time> 0.626</time>
	</stable_time>
	<stable_time>
		<name>rstn</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rstn</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>oy_clear</name>
		<time> 0.626</time>
	</stable_time>
	<stable_time>
		<name>oy_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>oy_enable</name>
		<time> 0.581</time>
	</stable_time>
	<stable_time>
		<name>ox_clear</name>
		<time> 0.581</time>
	</stable_time>
	<stable_time>
		<name>ox_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>ox_enable</name>
		<time> 0.334</time>
	</stable_time>
	<stable_time>
		<name>valid_cnt_clear</name>
		<time> 0.334</time>
	</stable_time>
	<stable_time>
		<name>valid_cnt_enable</name>
		<time> 0.100</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 12 threads, 101 ops.</summary>
	</phase_summary>
</tool_log>
