Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top_FSM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_FSM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_FSM"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_FSM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\VMShare\CE2003 Lab\Final\Lab1\sevenseg.v" into library work
Parsing module <sevenseg>.
Analyzing Verilog file "D:\VMShare\CE2003 Lab\Final\Lab1\FMS_vend.v" into library work
Parsing module <FMS_vend>.
Analyzing Verilog file "D:\VMShare\CE2003 Lab\Final\Lab1\clkgen.v" into library work
Parsing module <clkgen>.
Analyzing Verilog file "D:\VMShare\CE2003 Lab\Final\Lab1\top_FSM.v" into library work
Parsing module <top_FSM>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_FSM>.

Elaborating module <FMS_vend>.

Elaborating module <clkgen>.

Elaborating module <sevenseg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_FSM>.
    Related source file is "D:\VMShare\CE2003 Lab\Final\Lab1\top_FSM.v".
    Summary:
	no macro.
Unit <top_FSM> synthesized.

Synthesizing Unit <FMS_vend>.
    Related source file is "D:\VMShare\CE2003 Lab\Final\Lab1\FMS_vend.v".
        INIT = 2'b00
        s50 = 2'b01
        VEND = 2'b10
        RETURN = 2'b11
    Found 2-bit register for signal <cur_st>.
    Found finite state machine <FSM_0> for signal <cur_st>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_INV_3_o (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FMS_vend> synthesized.

Synthesizing Unit <clkgen>.
    Related source file is "D:\VMShare\CE2003 Lab\Final\Lab1\clkgen.v".
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_3_o_add_1_OUT> created at line 11.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <clkgen> synthesized.

Synthesizing Unit <sevenseg>.
    Related source file is "D:\VMShare\CE2003 Lab\Final\Lab1\sevenseg.v".
    Found 16x7-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
	inferred   8 Multiplexer(s).
Unit <sevenseg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 28-bit adder                                          : 1
# Registers                                            : 1
 28-bit register                                       : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkgen>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clkgen> synthesized (advanced).

Synthesizing (advanced) Unit <sevenseg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <sevenseg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 1
 28-bit up counter                                     : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cur_st[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <top_FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_FSM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_FSM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 96
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 27
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 3
#      LUT6                        : 2
#      MUXCY                       : 27
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 30
#      FD                          : 28
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 5
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  54576     0%  
 Number of Slice LUTs:                   39  out of  27288     0%  
    Number used as Logic:                39  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     39
   Number with an unused Flip Flop:       9  out of     39    23%  
   Number with an unused LUT:             0  out of     39     0%  
   Number of fully used LUT-FF pairs:    30  out of     39    76%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    218     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clk                                | BUFGP                   | 28    |
U5/counter_27                      | NONE(U1/cur_st_FSM_FFd2)| 2     |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.180ns (Maximum Frequency: 458.747MHz)
   Minimum input arrival time before clock: 3.125ns
   Maximum output required time after clock: 4.897ns
   Maximum combinational path delay: 5.537ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.180ns (frequency: 458.747MHz)
  Total number of paths / destination ports: 406 / 28
-------------------------------------------------------------------------
Delay:               2.180ns (Levels of Logic = 29)
  Source:            U5/counter_0 (FF)
  Destination:       U5/counter_27 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U5/counter_0 to U5/counter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  U5/counter_0 (U5/counter_0)
     INV:I->O              1   0.206   0.000  U5/Mcount_counter_lut<0>_INV_0 (U5/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  U5/Mcount_counter_cy<0> (U5/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<1> (U5/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<2> (U5/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<3> (U5/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<4> (U5/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<5> (U5/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<6> (U5/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<7> (U5/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<8> (U5/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<9> (U5/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<10> (U5/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<11> (U5/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<12> (U5/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<13> (U5/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<14> (U5/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<15> (U5/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<16> (U5/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<17> (U5/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<18> (U5/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<19> (U5/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<20> (U5/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<21> (U5/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<22> (U5/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<23> (U5/Mcount_counter_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<24> (U5/Mcount_counter_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  U5/Mcount_counter_cy<25> (U5/Mcount_counter_cy<25>)
     MUXCY:CI->O           0   0.019   0.000  U5/Mcount_counter_cy<26> (U5/Mcount_counter_cy<26>)
     XORCY:CI->O           1   0.180   0.000  U5/Mcount_counter_xor<27> (Result<27>)
     FD:D                      0.102          U5/counter_27
    ----------------------------------------
    Total                      2.180ns (1.601ns logic, 0.579ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U5/counter_27'
  Clock period: 1.659ns (frequency: 602.936MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.659ns (Levels of Logic = 1)
  Source:            U1/cur_st_FSM_FFd2 (FF)
  Destination:       U1/cur_st_FSM_FFd2 (FF)
  Source Clock:      U5/counter_27 rising
  Destination Clock: U5/counter_27 rising

  Data Path: U1/cur_st_FSM_FFd2 to U1/cur_st_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   0.907  U1/cur_st_FSM_FFd2 (U1/cur_st_FSM_FFd2)
     LUT6:I4->O            1   0.203   0.000  U1/cur_st_FSM_FFd1-In1 (U1/cur_st_FSM_FFd1-In)
     FDR:D                     0.102          U1/cur_st_FSM_FFd1
    ----------------------------------------
    Total                      1.659ns (0.752ns logic, 0.907ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U5/counter_27'
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Offset:              3.125ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       U1/cur_st_FSM_FFd2 (FF)
  Destination Clock: U5/counter_27 rising

  Data Path: rst to U1/cur_st_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  rst_IBUF (rst_IBUF)
     INV:I->O              2   0.206   0.616  U1/rst_INV_3_o1_INV_0 (U1/rst_INV_3_o)
     FDR:R                     0.430          U1/cur_st_FSM_FFd2
    ----------------------------------------
    Total                      3.125ns (1.858ns logic, 1.267ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.804ns (Levels of Logic = 2)
  Source:            U5/counter_15 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      clk rising

  Data Path: U5/counter_15 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  U5/counter_15 (U5/counter_15)
     LUT4:I1->O            1   0.205   0.579  U6/Mram_seg51 (seg_5_OBUF)
     OBUF:I->O                 2.571          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      4.804ns (3.223ns logic, 1.581ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U5/counter_27'
  Total number of paths / destination ports: 15 / 9
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 2)
  Source:            U1/cur_st_FSM_FFd1 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      U5/counter_27 rising

  Data Path: U1/cur_st_FSM_FFd1 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  U1/cur_st_FSM_FFd1 (U1/cur_st_FSM_FFd1)
     LUT4:I1->O            2   0.205   0.616  seg<3>1 (seg_3_OBUF)
     OBUF:I->O                 2.571          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      4.897ns (3.223ns logic, 1.674ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               5.537ns (Levels of Logic = 3)
  Source:            seg_button (PAD)
  Destination:       seg<5> (PAD)

  Data Path: seg_button to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.962  seg_button_IBUF (seg_button_IBUF)
     LUT4:I0->O            1   0.203   0.579  U6/Mram_seg51 (seg_5_OBUF)
     OBUF:I->O                 2.571          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      5.537ns (3.996ns logic, 1.541ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U5/counter_27
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U5/counter_27  |    1.659|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.180|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.21 secs
 
--> 

Total memory usage is 4494368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

