// ATF15xx verilog timing model
// Atmel ATF15xx Fitter Version 1918 created on Tue Jan 09 13:34:24 2024



`timescale 1ns / 1ps

module tube(
input h_addr0,
input h_addr1,
input h_addr2,
input h_cs_b,
input h_phi2,
input h_rdnw,
input h_rst_b,
input p_addr0,
input p_addr1,
input p_addr2,
input p_cs_b,
input p_rd_b,
input p_wr_b,
inout h_data0,
inout h_data1,
inout h_data2,
inout h_data3,
inout h_data4,
inout h_data5,
inout h_data6,
inout h_data7,
output h_irq_b,
inout p_data0,
inout p_data1,
inout p_data2,
inout p_data3,
inout p_data4,
inout p_data5,
inout p_data6,
inout p_data7,
output p_irq_b,
output p_nmi_b,
output p_rst_b);
supply0 gnd;
supply1 vcc;

assign s_1485=vcc;
assign s_1746=vcc;
assign s_1797=vcc;

wire
     FB_693, control6, control6_REG, FB_692, control5, control5_REG, FB_691, control4, control4_REG, FB_690, control3, control3_REG, FB_689, hp3_rega4, hp3_rega4_REG, XXL_686, control2, control2_REG, FB_672, hp1_state, hp1_state_T, FB_682, control1, control1_REG, FB_678, hp4_state, hp4_state_T, FB_677, hp2_state, hp2_state_T, nmi_flag, hp3_rega0, hp3_rega0_REG, FB_671, hp3_rega3, hp3_rega3_REG, FB_669, hp3_rega1, hp3_rega1_REG, FB_668, control0, control0_REG, FB_683, hp3_rega2, hp3_rega2_REG, FB_657, hp3_regb0, hp3_regb0_REG, hp3_rega5, hp3_rega5_REG, hp3_regb3, hp3_regb3_REG, FB_666, hp3_rega6, hp3_rega6_REG, FB_665, hp3_regb6, hp3_regb6_REG, FB_660, ph2_state, ph2_state_T, FB_659, hp3_regb2, hp3_regb2_REG, hp3_regb4, hp3_regb4_REG, FB_656, ph4_state, ph4_state_T, FB_621, hp3_rega7, hp3_rega7_REG, FB_620, ph1_state, ph1_state_T, FB_619, hp3_regb1, hp3_regb1_REG, XXL_685, XXL_688, FB_633, ph3_rega6, ph3_rega6_REG, FB_632, ph3_regb1, ph3_regb1_REG, FB_631, ph3_rega7, ph3_rega7_REG, FB_630, ph3_regb2, ph3_regb2_REG, FB_627, ph3_regb0, ph3_regb0_REG, FB_628, ph3_regb3, ph3_regb3_REG, FB_623, ph3_rega0, ph3_rega0_REG, FB_626, ph3_rega3, ph3_rega3_REG, FB_625, ph3_rega1, ph3_rega1_REG, FB_624, ph3_rega5, ph3_rega5_REG, FB_629, ph3_rega2, ph3_rega2_REG, FB_622, ph3_rega4, ph3_rega4_REG, hp4_reg5, hp4_reg5_REG, hp1_reg0, hp1_reg0_REG, hp4_reg0, hp4_reg0_REG, hp2_reg0, hp2_reg0_REG, hp4_reg7, hp4_reg7_REG, hp3_regb5, hp3_regb5_REG, FB_654, hp2_reg7, hp2_reg7_REG, FB_653, hp1_reg7, hp1_reg7_REG, FB_652, hp3_regb7, hp3_regb7_REG, FB_636, hp2_reg5, hp2_reg5_REG, XXL_684, FB_635, XXL_545, FB_634, hp1_reg5, hp1_reg5_REG, XXL_687, hp4_reg1, hp4_reg1_REG, hp2_reg1, hp2_reg1_REG, hp2_reg6, hp2_reg6_REG, hp1_reg4, hp1_reg4_REG, hp1_reg6, hp1_reg6_REG, FB_5_FB_683, hp2_reg4, hp2_reg4_REG, FB_5_FB_682, XXL_541, FB_651, hp1_reg2, hp1_reg2_REG, FB_650, hp2_reg2, hp2_reg2_REG, FB_649, hp1_reg1, hp1_reg1_REG, FB_648, FB_647, XXL_543, FB_646, hp1_reg3, hp1_reg3_REG, FB_5_nmi_flag, hp2_reg3, hp2_reg3_REG, ph1_reg1, ph1_reg1_REG, hp4_reg3, hp4_reg3_REG, ph1_reg4, ph1_reg4_REG, hp4_reg6, hp4_reg6_REG, ph1_reg0, ph1_reg0_REG, FB_642, ph3_rptr, ph3_rptr_T, hp4_reg4, hp4_reg4_REG, FB_645, ph3_regb6, ph3_regb6_REG, FB_644, hp4_reg2, hp4_reg2_REG, FB_643, ph3_regb7, ph3_regb7_REG, ph3_regb5, ph3_regb5_REG, FB_641, ph3_regb4, ph3_regb4_REG, FB_640, hp3_wptr, hp3_wptr_T, FB_618, Com_Ctrl_611, XXL_613, ph2_reg6, ph2_reg6_REG, ph2_reg0, ph2_reg0_REG, ph1_reg5, ph1_reg5_REG, ph2_reg3, ph2_reg3_REG, ph2_reg4, ph2_reg4_REG, ph1_reg6, ph1_reg6_REG, ph1_reg7, ph1_reg7_REG, ph2_reg1, ph2_reg1_REG, ph1_reg2, ph1_reg2_REG, ph1_reg3, ph1_reg3_REG, FB_639, ph2_reg2, ph2_reg2_REG, FB_638, FB_637, ph3_wptr, ph3_wptr_T, FB_7_FB_618, hp3_rptr, hp3_rptr_T, ph4_reg2, ph4_reg2_REG, FB_8_FB_618, ph3_empty, ph3_empty_REG, FB_674, ph3_full, ph3_full_REG, ph4_reg0, ph4_reg0_REG, Com_Ctrl_610, XXL_615, hp3_empty, hp3_empty_REG, FB_680, hp3_full, hp3_full_REG, Com_Ctrl_609, XXL_617, FB_681, ph4_reg6, ph4_reg6_REG, ph2_reg5, ph2_reg5_REG, FB_675, ph4_reg7, ph4_reg7_REG, ph4_reg1, ph4_reg1_REG, FB_663, ph4_reg5, ph4_reg5_REG, FB_662, ph4_reg4, ph4_reg4_REG, ph4_reg3, ph4_reg3_REG, ph2_reg7, ph2_reg7_REG, s_0, s_1, s_2, s_3, s_4, s_5, s_6, s_7, s_8, s_9, s_10, s_11, s_12, s_13, s_14, s_15, s_16, s_17, s_18, s_19, s_20, s_21, s_22, s_23, s_24, s_25, s_26, s_27, s_28, s_29, s_30, s_31, s_32, s_33, s_34, s_35, s_36, s_37, s_38, s_39, s_40, s_41, s_42, s_43, s_44, s_45, s_46, s_47, s_48, s_49, s_50, s_51, s_52, s_53, s_54, s_55, s_56, s_57, s_58, s_59, s_60, s_61, s_62, s_63, s_64, s_65, s_66, s_67, s_68, s_69, s_70, s_71, s_72, s_73, s_74, s_75, s_76, s_77, s_78, s_79, s_80, s_81, s_82, s_83, s_84, s_85, s_86, s_87, s_88, s_89, s_90, s_91, s_92, s_93, s_94, s_95, s_96, s_97, s_98, s_99, s_100, s_101, s_102, s_103, s_104, s_105, s_106, s_107, s_108, s_109, s_110, s_111, s_112, s_113, s_114, s_115, s_116, s_117, s_118, s_119, s_120, s_121, s_122, s_123, s_124, s_125, s_126, s_127, s_128, s_129, s_130, s_131, s_132, s_133, s_134, s_135, s_136, s_137, s_138, s_139, s_140, s_141, s_142, s_143, s_144, s_145, s_146, s_147, s_148, s_149, s_150, s_151, s_152, s_153, s_154, s_155, s_156, s_157, s_158, s_159, s_160, s_161, s_162, s_163, s_164, s_165, s_166, s_167, s_168, s_169, s_170, s_171, s_172, s_173, s_174, s_175, s_176, s_177, s_178, s_179, s_180, s_181, s_182, s_183, s_184, s_185, s_186, s_187, s_188, s_189, s_190, s_191, s_192, s_193, s_194, s_195, s_196, s_197, s_198, s_199, s_200, s_201, s_202, s_203, s_204, s_205, s_206, s_207, s_208, s_209, s_210, s_211, s_212, s_213, s_214, s_215, s_216, s_217, s_218, s_219, s_220, s_221, s_222, s_223, s_224, s_225, s_226, s_227, s_228, s_229, s_230, s_231, s_232, s_233, s_234, s_235, s_236, s_237, s_238, s_239, s_240, s_241, s_242, s_243, s_244, s_245, s_246, s_247, s_248, s_249, s_250, s_251, s_252, s_253, s_254, s_255, s_256, s_257, s_258, s_259, s_260, s_261, s_262, s_263, s_264, s_265, s_266, s_267, s_268, s_269, s_270, s_271, s_272, s_273, s_274, s_275, s_276, s_277, s_278, s_279, s_280, s_281, s_282, s_283, s_284, s_285, s_286, s_287, s_288, s_289, s_290, s_291, s_292, s_293, s_294, s_295, s_296, s_297, s_298, s_299, s_300, s_301, s_302, s_303, s_304, s_305, s_306, s_307, s_308, s_309, s_310, s_311, s_312, s_313, s_314, s_315, s_316, s_317, s_318, s_319, s_320, s_321, s_322, s_323, s_324, s_325, s_326, s_327, s_328, s_329, s_330, s_331, s_332, s_333, s_334, s_335, s_336, s_337, s_338, s_339, s_340, s_341, s_342, s_343, s_344, s_345, s_346, s_347, s_348, s_349, s_350, s_351, s_352, s_353, s_354, s_355, s_356, s_357, s_358, s_359, s_360, s_361, s_362, s_363, s_364, s_365, s_366, s_367, s_368, s_369, s_370, s_371, s_372, s_373, s_374, s_375, s_376, s_377, s_378, s_379, s_380, s_381, s_382, s_383, s_384, s_385, s_386, s_387, s_388, s_389, s_390, s_391, s_392, s_393, s_394, s_395, s_396, s_397, s_398, s_399, s_400, s_401, s_402, s_403, s_404, s_405, s_406, s_407, s_408, s_409, s_410, s_411, s_412, s_413, s_414, s_415, s_416, s_417, s_418, s_419, s_420, s_421, s_422, s_423, s_424, s_425, s_426, s_427, s_428, s_429, s_430, s_431, s_432, s_433, s_434, s_435, s_436, s_437, s_438, s_439, s_440, s_441, s_442, s_443, s_444, s_445, s_446, s_447, s_448, s_449, s_450, s_451, s_452, s_453, s_454, s_455, s_456, s_457, s_458, s_459, s_460, s_461, s_462, s_463, s_464, s_465, s_466, s_467, s_468, s_469, s_470, s_471, s_472, s_473, s_474, s_475, s_476, s_477, s_478, s_479, s_480, s_481, s_482, s_483, s_484, s_485, s_486, s_487, s_488, s_489, s_490, s_491, s_492, s_493, s_494, s_495, s_496, s_497, s_498, s_499, s_500, s_501, s_502, s_503, s_504, s_505, s_506, s_507, s_508, s_509, s_510, s_511, s_512, s_513, s_514, s_515, s_516, s_517, s_518, s_519, s_520, s_521, s_522, s_523, s_524, s_525, s_526, s_527, s_528, s_529, s_530, s_531, s_532, s_533, s_534, s_535, s_536, s_537, s_538, s_539, s_540, s_541, s_542, s_543, s_544, s_545, s_546, s_547, s_548, s_549, s_550, s_551, s_552, s_553, s_554, s_555, s_556, s_557, s_558, s_559, s_560, s_561, s_562, s_563, s_564, s_565, s_566, s_567, s_568, s_569, s_570, s_571, s_572, s_573, s_574, s_575, s_576, s_577, s_578, s_579, s_580, s_581, s_582, s_583, s_584, s_585, s_586, s_587, s_588, s_589, s_590, s_591, s_592, s_593, s_594, s_595, s_596, s_597, s_598, s_599, s_600, s_601, s_602, s_603, s_604, s_605, s_606, s_607, s_608, s_609, s_610, s_611, s_612, s_613, s_614, s_615, s_616, s_617, s_618, s_619, s_620, s_621, s_622, s_623, s_624, s_625, s_626, s_627, s_628, s_629, s_630, s_631, s_632, s_633, s_634, s_635, s_636, s_637, s_638, s_639, s_640, s_641, s_642, s_643, s_644, s_645, s_646, s_647, s_648, s_649, s_650, s_651, s_652, s_653, s_654, s_655, s_656, s_657, s_658, s_659, s_660, s_661, s_662, s_663, s_664, s_665, s_666, s_667, s_668, s_669, s_670, s_671, s_672, s_673, s_674, s_675, s_676, s_677, s_678, s_679, s_680, s_681, s_682, s_683, s_684, s_685, s_686, s_687, s_688, s_689, s_690, s_691, s_692, s_693, s_694, s_695, s_696, s_697, s_698, s_699, s_700, s_701, s_702, s_703, s_704, s_705, s_706, s_707, s_708, s_709, s_710, s_711, s_712, s_713, s_714, s_715, s_716, s_717, s_718, s_719, s_720, s_721, s_722, s_723, s_724, s_725, s_726, s_727, s_728, s_729, s_730, s_731, s_732, s_733, s_734, s_735, s_736, s_737, s_738, s_739, s_740, s_741, s_742, s_743, s_744, s_745, s_746, s_747, s_748, s_749, s_750, s_751, s_752, s_753, s_754, s_755, s_756, s_757, s_758, s_759, s_760, s_761, s_762, s_763, s_764, s_765, s_766, s_767, s_768, s_769, s_770, s_771, s_772, s_773, s_774, s_775, s_776, s_777, s_778, s_779, s_780, s_781, s_782, s_783, s_784, s_785, s_786, s_787, s_788, s_789, s_790, s_791, s_792, s_793, s_794, s_795, s_796, s_797, s_798, s_799, s_800, s_801, s_802, s_803, s_804, s_805, s_806, s_807, s_808, s_809, s_810, s_811, s_812, s_813, s_814, s_815, s_816, s_817, s_818, s_819, s_820, s_821, s_822, s_823, s_824, s_825, s_826, s_827, s_828, s_829, s_830, s_831, s_832, s_833, s_834, s_835, s_836, s_837, s_838, s_839, s_840, s_841, s_842, s_843, s_844, s_845, s_846, s_847, s_848, s_849, s_850, s_851, s_852, s_853, s_854, s_855, s_856, s_857, s_858, s_859, s_860, s_861, s_862, s_863, s_864, s_865, s_866, s_867, s_868, s_869, s_870, s_871, s_872, s_873, s_874, s_875, s_876, s_877, s_878, s_879, s_880, s_881, s_882, s_883, s_884, s_885, s_886, s_887, s_888, s_889, s_890, s_891, s_892, s_893, s_894, s_895, s_896, s_897, s_898, s_899, s_900, s_901, s_902, s_903, s_904, s_905, s_906, s_907, s_908, s_909, s_910, s_911, s_912, s_913, s_914, s_915, s_916, s_917, s_918, s_919, s_920, s_921, s_922, s_923, s_924, s_925, s_926, s_927, s_928, s_929, s_930, s_931, s_932, s_933, s_934, s_935, s_936, s_937, s_938, s_939, s_940, s_941, s_942, s_943, s_944, s_945, s_946, s_947, s_948, s_949, s_950, s_951, s_952, s_953, s_954, s_955, s_956, s_957, s_958, s_959, s_960, s_961, s_962, s_963, s_964, s_965, s_966, s_967, s_968, s_969, s_970, s_971, s_972, s_973, s_974, s_975, s_976, s_977, s_978, s_979, s_980, s_981, s_982, s_983, s_984, s_985, s_986, s_987, s_988, s_989, s_990, s_991, s_992, s_993, s_994, s_995, s_996, s_997, s_998, s_999, s_1000, s_1001, s_1002, s_1003, s_1004, s_1005, s_1006, s_1007, s_1008, s_1009, s_1010, s_1011, s_1012, s_1013, s_1014, s_1015, s_1016, s_1017, s_1018, s_1019, s_1020, s_1021, s_1022, s_1023, s_1024, s_1025, s_1026, s_1027, s_1028, s_1029, s_1030, s_1031, s_1032, s_1033, s_1034, s_1035, s_1036, s_1037, s_1038, s_1039, s_1040, s_1041, s_1042, s_1043, s_1044, s_1045, s_1046, s_1047, s_1048, s_1049, s_1050, s_1051, s_1052, s_1053, s_1054, s_1055, s_1056, s_1057, s_1058, s_1059, s_1060, s_1061, s_1062, s_1063, s_1064, s_1065, s_1066, s_1067, s_1068, s_1069, s_1070, s_1071, s_1072, s_1073, s_1074, s_1075, s_1076, s_1077, s_1078, s_1079, s_1080, s_1081, s_1082, s_1083, s_1084, s_1085, s_1086, s_1087, s_1088, s_1089, s_1090, s_1091, s_1092, s_1093, s_1094, s_1095, s_1096, s_1097, s_1098, s_1099, s_1100, s_1101, s_1102, s_1103, s_1104, s_1105, s_1106, s_1107, s_1108, s_1109, s_1110, s_1111, s_1112, s_1113, s_1114, s_1115, s_1116, s_1117, s_1118, s_1119, s_1120, s_1121, s_1122, s_1123, s_1124, s_1125, s_1126, s_1127, s_1128, s_1129, s_1130, s_1131, s_1132, s_1133, s_1134, s_1135, s_1136, s_1137, s_1138, s_1139, s_1140, s_1141, s_1142, s_1143, s_1144, s_1145, s_1146, s_1147, s_1148, s_1149, s_1150, s_1151, s_1152, s_1153, s_1154, s_1155, s_1156, s_1157, s_1158, s_1159, s_1160, s_1161, s_1162, s_1163, s_1164, s_1165, s_1166, s_1167, s_1168, s_1169, s_1170, s_1171, s_1172, s_1173, s_1174, s_1175, s_1176, s_1177, s_1178, s_1179, s_1180, s_1181, s_1182, s_1183, s_1184, s_1185, s_1186, s_1187, s_1188, s_1189, s_1190, s_1191, s_1192, s_1193, s_1194, s_1195, s_1196, s_1197, s_1198, s_1199, s_1200, s_1201, s_1202, s_1203, s_1204, s_1205, s_1206, s_1207, s_1208, s_1209, s_1210, s_1211, s_1212, s_1213, s_1214, s_1215, s_1216, s_1217, s_1218, s_1219, s_1220, s_1221, s_1222, s_1223, s_1224, s_1225, s_1226, s_1227, s_1228, s_1229, s_1230, s_1231, s_1232, s_1233, s_1234, s_1235, s_1236, s_1237, s_1238, s_1239, s_1240, s_1241, s_1242, s_1243, s_1244, s_1245, s_1246, s_1247, s_1248, s_1249, s_1250, s_1251, s_1252, s_1253, s_1254, s_1255, s_1256, s_1257, s_1258, s_1259, s_1260, s_1261, s_1262, s_1263, s_1264, s_1265, s_1266, s_1267, s_1268, s_1269, s_1270, s_1271, s_1272, s_1273, s_1274, s_1275, s_1276, s_1277, s_1278, s_1279, s_1280, s_1281, s_1282, s_1283, s_1284, s_1285, s_1286, s_1287, s_1288, s_1289, s_1290, s_1291, s_1292, s_1293, s_1294, s_1295, s_1296, s_1297, s_1298, s_1299, s_1300, s_1301, s_1302, s_1303, s_1304, s_1305, s_1306, s_1307, s_1308, s_1309, s_1310, s_1311, s_1312, s_1313, s_1314, s_1315, s_1316, s_1317, s_1318, s_1319, s_1320, s_1321, s_1322, s_1323, s_1324, s_1325, s_1326, s_1327, s_1328, s_1329, s_1330, s_1331, s_1332, s_1333, s_1334, s_1335, s_1336, s_1337, s_1338, s_1339, s_1340, s_1341, s_1342, s_1343, s_1344, s_1345, s_1346, s_1347, s_1348, s_1349, s_1350, s_1351, s_1352, s_1353, s_1354, s_1355, s_1356, s_1357, s_1358, s_1359, s_1360, s_1361, s_1362, s_1363, s_1364, s_1365, s_1366, s_1367, s_1368, s_1369, s_1370, s_1371, s_1372, s_1373, s_1374, s_1375, s_1376, s_1377, s_1378, s_1379, s_1380, s_1381, s_1382, s_1383, s_1384, s_1385, s_1386, s_1387, s_1388, s_1389, s_1390, s_1391, s_1392, s_1393, s_1394, s_1395, s_1396, s_1397, s_1398, s_1399, s_1400, s_1401, s_1402, s_1403, s_1404, s_1405, s_1406, s_1407, s_1408, s_1409, s_1410, s_1411, s_1412, s_1413, s_1414, s_1415, s_1416, s_1417, s_1418, s_1419, s_1420, s_1421, s_1422, s_1423, s_1424, s_1425, s_1426, s_1427, s_1428, s_1429, s_1430, s_1431, s_1432, s_1433, s_1434, s_1435, s_1436, s_1437, s_1438, s_1439, s_1440, s_1441, s_1442, s_1443, s_1444, s_1445, s_1446, s_1447, s_1448, s_1449, s_1450, s_1451, s_1452, s_1453, s_1454, s_1455, s_1456, s_1457, s_1458, s_1459, s_1460, s_1461, s_1462, s_1463, s_1464, s_1465, s_1466, s_1467, s_1468, s_1469, s_1470, s_1471, s_1472, s_1473, s_1474, s_1475, s_1476, s_1477, s_1478, s_1479, s_1480, s_1481, s_1482, s_1483, s_1484, s_1485, s_1486, s_1487, s_1488, s_1489, s_1490, s_1491, s_1492, s_1493, s_1494, s_1495, s_1496, s_1497, s_1498, s_1499, s_1500, s_1501, s_1502, s_1503, s_1504, s_1505, s_1506, s_1507, s_1508, s_1509, s_1510, s_1511, s_1512, s_1513, s_1514, s_1515, s_1516, s_1517, s_1518, s_1519, s_1520, s_1521, s_1522, s_1523, s_1524, s_1525, s_1526, s_1527, s_1528, s_1529, s_1530, s_1531, s_1532, s_1533, s_1534, s_1535, s_1536, s_1537, s_1538, s_1539, s_1540, s_1541, s_1542, s_1543, s_1544, s_1545, s_1546, s_1547, s_1548, s_1549, s_1550, s_1551, s_1552, s_1553, s_1554, s_1555, s_1556, s_1557, s_1558, s_1559, s_1560, s_1561, s_1562, s_1563, s_1564, s_1565, s_1566, s_1567, s_1568, s_1569, s_1570, s_1571, s_1572, s_1573, s_1574, s_1575, s_1576, s_1577, s_1578, s_1579, s_1580, s_1581, s_1582, s_1583, s_1584, s_1585, s_1586, s_1587, s_1588, s_1589, s_1590, s_1591, s_1592, s_1593, s_1594, s_1595, s_1596, s_1597, s_1598, s_1599, s_1600, s_1601, s_1602, s_1603, s_1604, s_1605, s_1606, s_1607, s_1608, s_1609, s_1610, s_1611, s_1612, s_1613, s_1614, s_1615, s_1616, s_1617, s_1618, s_1619, s_1620, s_1621, s_1622, s_1623, s_1624, s_1625, s_1626, s_1627, s_1628, s_1629, s_1630, s_1631, s_1632, s_1633, s_1634, s_1635, s_1636, s_1637, s_1638, s_1639, s_1640, s_1641, s_1642, s_1643, s_1644, s_1645, s_1646, s_1647, s_1648, s_1649, s_1650, s_1651, s_1652, s_1653, s_1654, s_1655, s_1656, s_1657, s_1658, s_1659, s_1660, s_1661, s_1662, s_1663, s_1664, s_1665, s_1666, s_1667, s_1668, s_1669, s_1670, s_1671, s_1672, s_1673, s_1674, s_1675, s_1676, s_1677, s_1678, s_1679, s_1680, s_1681, s_1682, s_1683, s_1684, s_1685, s_1686, s_1687, s_1688, s_1689, s_1690, s_1691, s_1692, s_1693, s_1694, s_1695, s_1696, s_1697, s_1698, s_1699, s_1700, s_1701, s_1702, s_1703, s_1704, s_1705, s_1706, s_1707, s_1708, s_1709, s_1710, s_1711, s_1712, s_1713, s_1714, s_1715, s_1716, s_1717, s_1718, s_1719, s_1720, s_1721, s_1722, s_1723, s_1724, s_1725, s_1726, s_1727, s_1728, s_1729, s_1730, s_1731, s_1732, s_1733, s_1734, s_1735, s_1736, s_1737, s_1738, s_1739, s_1740, s_1741, s_1742, s_1743, s_1744, s_1745, s_1746, s_1747, s_1748, s_1749, s_1750, s_1751, s_1752, s_1753, s_1754, s_1755, s_1756, s_1757, s_1758, s_1759, s_1760, s_1761, s_1762, s_1763, s_1764, s_1765, s_1766, s_1767, s_1768, s_1769, s_1770, s_1771, s_1772, s_1773, s_1774, s_1775, s_1776, s_1777, s_1778, s_1779, s_1780, s_1781, s_1782, s_1783, s_1784, s_1785, s_1786, s_1787, s_1788, s_1789, s_1790, s_1791, s_1792, s_1793, s_1794, s_1795, s_1796, s_1797, s_1798, s_1799, s_1800, s_1801, s_1802, s_1803, s_1804, s_1805, s_1806, s_1807, s_1808, s_1809, s_1810, s_1811, s_1812, s_1813, s_1814, s_1815, s_1816, s_1817, s_1818, s_1819, s_1820, s_1821, s_1822, s_1823, s_1824, s_1825, s_1826, s_1827, s_1828, s_1829, s_1830, s_1831, s_1832, s_1833, s_1834, s_1835, s_1836, s_1837, s_1838, s_1839, s_1840, s_1841, s_1842, s_1843, s_1844, s_1845, s_1846, s_1847, s_1848, s_1849, s_1850, s_1851, s_1852, s_1853, s_1854, s_1855, s_1856, s_1857, s_1858, s_1859, s_1860, s_1861, s_1862, s_1863, s_1864, s_1865, s_1866, s_1867, s_1868, s_1869, s_1870, s_1871, s_1872, s_1873, s_1874, s_1875, s_1876, s_1877, s_1878, s_1879, s_1880, s_1881, s_1882, s_1883, s_1884, s_1885, s_1886, s_1887, s_1888;

BUF BUF_2187 (p_irq_b, XXL_545);
BUF BUF_2188 (p_rst_b, XXL_541);
BUF BUF_2189 (p_nmi_b, XXL_543);
TRI TRI_25 (.Q(p_data7), .A(s_0), .EN(s_1));
BUF BUF_26 (s_1, Com_Ctrl_610);
BUF BUF_24 (s_0, s_2);
XOR2 XOR2_23 (s_2, s_3, gnd);
OR5 OR5_0 (s_3, s_4, s_5, s_6, s_7, s_8);
AND4 AND4_1 (s_4, s_9, s_10, s_11, s_12);
AND4 AND4_6 (s_5, s_13, s_14, s_15, s_16);
AND1 AND1_11 (s_6, s_17);
AND4 AND4_13 (s_7, s_18, s_19, s_20, s_21);
AND4 AND4_18 (s_8, s_22, s_23, s_24, s_25);
INV INV_2 (s_9, p_addr0);
INV INV_3 (s_10, p_addr1);
INV INV_4 (s_11, p_addr2);
BUF BUF_5 (s_12, hp1_state);
BUF BUF_7 (s_13, p_addr0);
INV INV_8 (s_14, p_addr1);
INV INV_9 (s_15, p_addr2);
BUF BUF_10 (s_16, hp1_reg7);
INV INV_12 (s_17, XXL_686);
INV INV_14 (s_18, p_addr0);
BUF BUF_15 (s_19, p_addr1);
BUF BUF_16 (s_20, p_addr2);
BUF BUF_17 (s_21, hp4_state);
BUF BUF_19 (s_22, p_addr0);
BUF BUF_20 (s_23, p_addr1);
BUF BUF_21 (s_24, p_addr2);
BUF BUF_22 (s_25, hp4_reg7);
DFFEARS DFFEARS_36 (.Q(control6), .D(control6_REG), .CLK(s_30), .AR(s_31), .AS(gnd), .CE(s_32));
INV INV_37 (s_30, h_phi2);
INV INV_38 (s_31, h_rst_b);
AND6 AND6_39 (s_32, s_33, s_34, s_35, s_36, s_37, s_38);
INV INV_40 (s_33, h_addr0);
INV INV_41 (s_34, h_addr1);
INV INV_42 (s_35, h_addr2);
INV INV_43 (s_36, h_cs_b);
BUF BUF_44 (s_37, h_data6);
INV INV_45 (s_38, h_rdnw);
XOR2 XOR2_35 (control6_REG, s_39, gnd);
OR1 OR1_34 (s_39, s_40);
AND1 AND1_33 (s_40, s_41);
BUF BUF_32 (s_41, h_data7);
AND4 AND4_27 (FB_693, s_26, s_27, s_28, s_29);
BUF BUF_28 (s_26, hp2_reg7);
BUF BUF_29 (s_27, p_addr0);
BUF BUF_30 (s_28, p_addr1);
INV INV_31 (s_29, p_addr2);
DFFEARS DFFEARS_55 (.Q(control5), .D(control5_REG), .CLK(s_46), .AR(s_47), .AS(gnd), .CE(s_48));
INV INV_56 (s_46, h_phi2);
INV INV_57 (s_47, h_rst_b);
AND6 AND6_58 (s_48, s_49, s_50, s_51, s_52, s_53, s_54);
INV INV_59 (s_49, h_addr0);
INV INV_60 (s_50, h_addr1);
INV INV_61 (s_51, h_addr2);
INV INV_62 (s_52, h_cs_b);
BUF BUF_63 (s_53, h_data5);
INV INV_64 (s_54, h_rdnw);
XOR2 XOR2_54 (control5_REG, s_55, gnd);
OR1 OR1_53 (s_55, s_56);
AND1 AND1_52 (s_56, s_57);
BUF BUF_51 (s_57, h_data7);
AND4 AND4_46 (FB_692, s_42, s_43, s_44, s_45);
BUF BUF_47 (s_42, hp2_state);
INV INV_48 (s_43, p_addr0);
BUF BUF_49 (s_44, p_addr1);
INV INV_50 (s_45, p_addr2);
DFFEARS DFFEARS_75 (.Q(control4), .D(control4_REG), .CLK(s_63), .AR(s_64), .AS(gnd), .CE(s_65));
INV INV_76 (s_63, h_phi2);
INV INV_77 (s_64, h_rst_b);
AND6 AND6_78 (s_65, s_66, s_67, s_68, s_69, s_70, s_71);
INV INV_79 (s_66, h_addr0);
INV INV_80 (s_67, h_addr1);
INV INV_81 (s_68, h_addr2);
INV INV_82 (s_69, h_cs_b);
BUF BUF_83 (s_70, h_data4);
INV INV_84 (s_71, h_rdnw);
XOR2 XOR2_74 (control4_REG, s_72, gnd);
OR1 OR1_73 (s_72, s_73);
AND1 AND1_72 (s_73, s_74);
BUF BUF_71 (s_74, h_data7);
AND5 AND5_65 (FB_691, s_58, s_59, s_60, s_61, s_62);
BUF BUF_66 (s_58, hp3_rega7);
INV INV_67 (s_59, hp3_rptr);
BUF BUF_68 (s_60, p_addr0);
INV INV_69 (s_61, p_addr1);
BUF BUF_70 (s_62, p_addr2);
DFFEARS DFFEARS_95 (.Q(control3), .D(control3_REG), .CLK(s_80), .AR(s_81), .AS(gnd), .CE(s_82));
INV INV_96 (s_80, h_phi2);
INV INV_97 (s_81, h_rst_b);
AND6 AND6_98 (s_82, s_83, s_84, s_85, s_86, s_87, s_88);
INV INV_99 (s_83, h_addr0);
INV INV_100 (s_84, h_addr1);
INV INV_101 (s_85, h_addr2);
INV INV_102 (s_86, h_cs_b);
BUF BUF_103 (s_87, h_data3);
INV INV_104 (s_88, h_rdnw);
XOR2 XOR2_94 (control3_REG, s_89, gnd);
OR1 OR1_93 (s_89, s_90);
AND1 AND1_92 (s_90, s_91);
BUF BUF_91 (s_91, h_data7);
AND5 AND5_85 (FB_690, s_75, s_76, s_77, s_78, s_79);
BUF BUF_86 (s_75, hp3_regb7);
BUF BUF_87 (s_76, hp3_rptr);
BUF BUF_88 (s_77, p_addr0);
INV INV_89 (s_78, p_addr1);
BUF BUF_90 (s_79, p_addr2);
DFFEARS DFFEARS_114 (.Q(hp3_rega4), .D(hp3_rega4_REG), .CLK(s_96), .AR(gnd), .AS(gnd), .CE(s_97));
INV INV_115 (s_96, h_phi2);
AND6 AND6_116 (s_97, s_98, s_99, s_100, s_101, s_102, s_103);
BUF BUF_117 (s_98, h_addr0);
INV INV_118 (s_99, h_addr1);
BUF BUF_119 (s_100, h_addr2);
INV INV_120 (s_101, h_cs_b);
INV INV_121 (s_102, h_rdnw);
INV INV_122 (s_103, hp3_wptr);
XOR2 XOR2_113 (hp3_rega4_REG, s_104, gnd);
OR1 OR1_112 (s_104, s_105);
AND1 AND1_111 (s_105, s_106);
BUF BUF_110 (s_106, h_data4);
AND4 AND4_105 (FB_689, s_92, s_93, s_94, s_95);
INV INV_106 (s_92, p_addr0);
INV INV_107 (s_93, p_addr1);
BUF BUF_108 (s_94, p_addr2);
INV INV_109 (s_95, nmi_flag);
DFFEARS DFFEARS_133 (.Q(control2), .D(control2_REG), .CLK(s_112), .AR(s_113), .AS(gnd), .CE(s_114));
INV INV_134 (s_112, h_phi2);
INV INV_135 (s_113, h_rst_b);
AND6 AND6_136 (s_114, s_115, s_116, s_117, s_118, s_119, s_120);
INV INV_137 (s_115, h_addr0);
INV INV_138 (s_116, h_addr1);
INV INV_139 (s_117, h_addr2);
INV INV_140 (s_118, h_cs_b);
BUF BUF_141 (s_119, h_data2);
INV INV_142 (s_120, h_rdnw);
XOR2 XOR2_132 (control2_REG, s_121, gnd);
OR1 OR1_131 (s_121, s_122);
AND1 AND1_130 (s_122, s_123);
BUF BUF_129 (s_123, h_data7);
AND5 AND5_123 (XXL_686, s_107, s_108, s_109, s_110, s_111);
INV INV_124 (s_107, FB_689);
INV INV_125 (s_108, FB_690);
INV INV_126 (s_109, FB_691);
INV INV_127 (s_110, FB_692);
INV INV_128 (s_111, FB_693);
TFFEARS TFFEARS_156 (.Q(hp1_state), .T(hp1_state_T), .CLK(s_127), .AR(s_128), .AS(gnd), .CE(vcc));
INV INV_157 (s_127, h_phi2);
AND1 AND1_158 (s_128, s_129);
INV INV_159 (s_129, FB_669);
XOR2 XOR2_155 (hp1_state_T, s_130, gnd);
OR1 OR1_154 (s_130, s_131);
AND6 AND6_153 (s_131, s_132, s_133, s_134, s_135, s_136, s_137);
BUF BUF_147 (s_132, h_addr0);
INV INV_148 (s_133, h_addr1);
INV INV_149 (s_134, h_addr2);
INV INV_150 (s_135, h_cs_b);
INV INV_151 (s_136, h_rdnw);
INV INV_152 (s_137, hp1_state);
AND3 AND3_143 (FB_672, s_124, s_125, s_126);
INV INV_144 (s_124, FB_671);
BUF BUF_145 (s_125, h_rst_b);
INV INV_146 (s_126, control6);
DFFEARS DFFEARS_167 (.Q(control1), .D(control1_REG), .CLK(s_140), .AR(s_141), .AS(gnd), .CE(s_142));
INV INV_168 (s_140, h_phi2);
INV INV_169 (s_141, h_rst_b);
AND6 AND6_170 (s_142, s_143, s_144, s_145, s_146, s_147, s_148);
INV INV_171 (s_143, h_addr0);
INV INV_172 (s_144, h_addr1);
INV INV_173 (s_145, h_addr2);
INV INV_174 (s_146, h_cs_b);
BUF BUF_175 (s_147, h_data1);
INV INV_176 (s_148, h_rdnw);
XOR2 XOR2_166 (control1_REG, s_149, gnd);
OR1 OR1_165 (s_149, s_150);
AND1 AND1_164 (s_150, s_151);
BUF BUF_163 (s_151, h_data7);
AND2 AND2_160 (FB_682, s_138, s_139);
BUF BUF_161 (s_138, control4);
BUF BUF_162 (s_139, hp3_full);
TFFEARS TFFEARS_190 (.Q(hp4_state), .T(hp4_state_T), .CLK(s_155), .AR(s_156), .AS(gnd), .CE(vcc));
INV INV_191 (s_155, h_phi2);
AND1 AND1_192 (s_156, s_157);
INV INV_193 (s_157, FB_678);
XOR2 XOR2_189 (hp4_state_T, s_158, gnd);
OR1 OR1_188 (s_158, s_159);
AND6 AND6_187 (s_159, s_160, s_161, s_162, s_163, s_164, s_165);
BUF BUF_181 (s_160, h_addr0);
BUF BUF_182 (s_161, h_addr1);
BUF BUF_183 (s_162, h_addr2);
INV INV_184 (s_163, h_cs_b);
INV INV_185 (s_164, h_rdnw);
INV INV_186 (s_165, hp4_state);
AND3 AND3_177 (FB_678, s_152, s_153, s_154);
INV INV_178 (s_152, FB_677);
BUF BUF_179 (s_153, h_rst_b);
INV INV_180 (s_154, control6);
TFFEARS TFFEARS_209 (.Q(hp2_state), .T(hp2_state_T), .CLK(s_171), .AR(s_172), .AS(gnd), .CE(vcc));
INV INV_210 (s_171, h_phi2);
AND1 AND1_211 (s_172, s_173);
INV INV_212 (s_173, FB_672);
XOR2 XOR2_208 (hp2_state_T, s_174, gnd);
OR1 OR1_207 (s_174, s_175);
AND6 AND6_206 (s_175, s_176, s_177, s_178, s_179, s_180, s_181);
BUF BUF_200 (s_176, h_addr0);
BUF BUF_201 (s_177, h_addr1);
INV INV_202 (s_178, h_addr2);
INV INV_203 (s_179, h_cs_b);
INV INV_204 (s_180, h_rdnw);
INV INV_205 (s_181, hp2_state);
AND5 AND5_194 (FB_677, s_166, s_167, s_168, s_169, s_170);
BUF BUF_195 (s_166, p_addr0);
BUF BUF_196 (s_167, p_addr1);
BUF BUF_197 (s_168, p_addr2);
INV INV_198 (s_169, p_cs_b);
INV INV_199 (s_170, p_rd_b);
DFFEARS DFFEARS_221 (.Q(hp3_rega0), .D(hp3_rega0_REG), .CLK(s_185), .AR(gnd), .AS(gnd), .CE(s_186));
INV INV_222 (s_185, h_phi2);
AND6 AND6_223 (s_186, s_187, s_188, s_189, s_190, s_191, s_192);
BUF BUF_224 (s_187, h_addr0);
INV INV_225 (s_188, h_addr1);
BUF BUF_226 (s_189, h_addr2);
INV INV_227 (s_190, h_cs_b);
INV INV_228 (s_191, h_rdnw);
INV INV_229 (s_192, hp3_wptr);
XOR2 XOR2_220 (hp3_rega0_REG, s_193, gnd);
OR1 OR1_219 (s_193, s_194);
AND1 AND1_218 (s_194, s_195);
BUF BUF_217 (s_195, h_data0);
AND3 AND3_213 (nmi_flag, s_182, s_183, s_184);
INV INV_214 (s_182, FB_682);
INV INV_215 (s_183, FB_683);
INV INV_216 (s_184, ph3_empty);
DFFEARS DFFEARS_240 (.Q(hp3_rega3), .D(hp3_rega3_REG), .CLK(s_201), .AR(gnd), .AS(gnd), .CE(s_202));
INV INV_241 (s_201, h_phi2);
AND6 AND6_242 (s_202, s_203, s_204, s_205, s_206, s_207, s_208);
BUF BUF_243 (s_203, h_addr0);
INV INV_244 (s_204, h_addr1);
BUF BUF_245 (s_205, h_addr2);
INV INV_246 (s_206, h_cs_b);
INV INV_247 (s_207, h_rdnw);
INV INV_248 (s_208, hp3_wptr);
XOR2 XOR2_239 (hp3_rega3_REG, s_209, gnd);
OR1 OR1_238 (s_209, s_210);
AND1 AND1_237 (s_210, s_211);
BUF BUF_236 (s_211, h_data3);
AND5 AND5_230 (FB_671, s_196, s_197, s_198, s_199, s_200);
BUF BUF_231 (s_196, p_addr0);
BUF BUF_232 (s_197, p_addr1);
INV INV_233 (s_198, p_addr2);
INV INV_234 (s_199, p_cs_b);
INV INV_235 (s_200, p_rd_b);
DFFEARS DFFEARS_257 (.Q(hp3_rega1), .D(hp3_rega1_REG), .CLK(s_215), .AR(gnd), .AS(gnd), .CE(s_216));
INV INV_258 (s_215, h_phi2);
AND6 AND6_259 (s_216, s_217, s_218, s_219, s_220, s_221, s_222);
BUF BUF_260 (s_217, h_addr0);
INV INV_261 (s_218, h_addr1);
BUF BUF_262 (s_219, h_addr2);
INV INV_263 (s_220, h_cs_b);
INV INV_264 (s_221, h_rdnw);
INV INV_265 (s_222, hp3_wptr);
XOR2 XOR2_256 (hp3_rega1_REG, s_223, gnd);
OR1 OR1_255 (s_223, s_224);
AND1 AND1_254 (s_224, s_225);
BUF BUF_253 (s_225, h_data1);
AND3 AND3_249 (FB_669, s_212, s_213, s_214);
INV INV_250 (s_212, FB_668);
BUF BUF_251 (s_213, h_rst_b);
INV INV_252 (s_214, control6);
DFFEARS DFFEARS_276 (.Q(control0), .D(control0_REG), .CLK(s_231), .AR(gnd), .AS(s_232), .CE(s_233));
INV INV_277 (s_231, h_phi2);
INV INV_278 (s_232, h_rst_b);
AND6 AND6_279 (s_233, s_234, s_235, s_236, s_237, s_238, s_239);
INV INV_280 (s_234, h_addr0);
INV INV_281 (s_235, h_addr1);
INV INV_282 (s_236, h_addr2);
INV INV_283 (s_237, h_cs_b);
BUF BUF_284 (s_238, h_data0);
INV INV_285 (s_239, h_rdnw);
XOR2 XOR2_275 (control0_REG, s_240, gnd);
OR1 OR1_274 (s_240, s_241);
AND1 AND1_273 (s_241, s_242);
BUF BUF_272 (s_242, h_data7);
AND5 AND5_266 (FB_668, s_226, s_227, s_228, s_229, s_230);
BUF BUF_267 (s_226, p_addr0);
INV INV_268 (s_227, p_addr1);
INV INV_269 (s_228, p_addr2);
INV INV_270 (s_229, p_cs_b);
INV INV_271 (s_230, p_rd_b);
DFFEARS DFFEARS_293 (.Q(hp3_rega2), .D(hp3_rega2_REG), .CLK(s_245), .AR(gnd), .AS(gnd), .CE(s_246));
INV INV_294 (s_245, h_phi2);
AND6 AND6_295 (s_246, s_247, s_248, s_249, s_250, s_251, s_252);
BUF BUF_296 (s_247, h_addr0);
INV INV_297 (s_248, h_addr1);
BUF BUF_298 (s_249, h_addr2);
INV INV_299 (s_250, h_cs_b);
INV INV_300 (s_251, h_rdnw);
INV INV_301 (s_252, hp3_wptr);
XOR2 XOR2_292 (hp3_rega2_REG, s_253, gnd);
OR1 OR1_291 (s_253, s_254);
AND1 AND1_290 (s_254, s_255);
BUF BUF_289 (s_255, h_data2);
AND2 AND2_286 (FB_683, s_243, s_244);
INV INV_287 (s_243, control4);
INV INV_288 (s_244, hp3_empty);
DFFEARS DFFEARS_310 (.Q(hp3_regb0), .D(hp3_regb0_REG), .CLK(s_259), .AR(gnd), .AS(gnd), .CE(s_260));
INV INV_311 (s_259, h_phi2);
AND6 AND6_312 (s_260, s_261, s_262, s_263, s_264, s_265, s_266);
BUF BUF_313 (s_261, h_addr0);
INV INV_314 (s_262, h_addr1);
BUF BUF_315 (s_263, h_addr2);
INV INV_316 (s_264, h_cs_b);
INV INV_317 (s_265, h_rdnw);
BUF BUF_318 (s_266, hp3_wptr);
XOR2 XOR2_309 (hp3_regb0_REG, s_267, gnd);
OR1 OR1_308 (s_267, s_268);
AND1 AND1_307 (s_268, s_269);
BUF BUF_306 (s_269, h_data0);
AND3 AND3_302 (FB_657, s_256, s_257, s_258);
INV INV_303 (s_256, FB_656);
BUF BUF_304 (s_257, h_rst_b);
INV INV_305 (s_258, control6);
DFFEARS DFFEARS_323 (.Q(hp3_rega5), .D(hp3_rega5_REG), .CLK(s_270), .AR(gnd), .AS(gnd), .CE(s_271));
INV INV_324 (s_270, h_phi2);
AND6 AND6_325 (s_271, s_272, s_273, s_274, s_275, s_276, s_277);
BUF BUF_326 (s_272, h_addr0);
INV INV_327 (s_273, h_addr1);
BUF BUF_328 (s_274, h_addr2);
INV INV_329 (s_275, h_cs_b);
INV INV_330 (s_276, h_rdnw);
INV INV_331 (s_277, hp3_wptr);
XOR2 XOR2_322 (hp3_rega5_REG, s_278, gnd);
OR1 OR1_321 (s_278, s_279);
AND1 AND1_320 (s_279, s_280);
BUF BUF_319 (s_280, h_data5);
DFFEARS DFFEARS_336 (.Q(hp3_regb3), .D(hp3_regb3_REG), .CLK(s_281), .AR(gnd), .AS(gnd), .CE(s_282));
INV INV_337 (s_281, h_phi2);
AND6 AND6_338 (s_282, s_283, s_284, s_285, s_286, s_287, s_288);
BUF BUF_339 (s_283, h_addr0);
INV INV_340 (s_284, h_addr1);
BUF BUF_341 (s_285, h_addr2);
INV INV_342 (s_286, h_cs_b);
INV INV_343 (s_287, h_rdnw);
BUF BUF_344 (s_288, hp3_wptr);
XOR2 XOR2_335 (hp3_regb3_REG, s_289, gnd);
OR1 OR1_334 (s_289, s_290);
AND1 AND1_333 (s_290, s_291);
BUF BUF_332 (s_291, h_data3);
DFFEARS DFFEARS_353 (.Q(hp3_rega6), .D(hp3_rega6_REG), .CLK(s_295), .AR(gnd), .AS(gnd), .CE(s_296));
INV INV_354 (s_295, h_phi2);
AND6 AND6_355 (s_296, s_297, s_298, s_299, s_300, s_301, s_302);
BUF BUF_356 (s_297, h_addr0);
INV INV_357 (s_298, h_addr1);
BUF BUF_358 (s_299, h_addr2);
INV INV_359 (s_300, h_cs_b);
INV INV_360 (s_301, h_rdnw);
INV INV_361 (s_302, hp3_wptr);
XOR2 XOR2_352 (hp3_rega6_REG, s_303, gnd);
OR1 OR1_351 (s_303, s_304);
AND1 AND1_350 (s_304, s_305);
BUF BUF_349 (s_305, h_data6);
AND3 AND3_345 (FB_666, s_292, s_293, s_294);
INV INV_346 (s_292, FB_665);
BUF BUF_347 (s_293, h_rst_b);
INV INV_348 (s_294, control6);
TRI TRI_387 (.Q(p_data5), .A(s_306), .EN(s_307));
BUF BUF_388 (s_307, Com_Ctrl_610);
BUF BUF_386 (s_306, s_308);
XOR2 XOR2_385 (s_308, s_309, vcc);
OR5 OR5_362 (s_309, s_310, s_311, s_312, s_313, s_314);
AND4 AND4_363 (s_310, s_315, s_316, s_317, s_318);
AND4 AND4_368 (s_311, s_319, s_320, s_321, s_322);
AND1 AND1_373 (s_312, s_323);
AND4 AND4_375 (s_313, s_324, s_325, s_326, s_327);
AND4 AND4_380 (s_314, s_328, s_329, s_330, s_331);
INV INV_364 (s_315, p_addr0);
INV INV_365 (s_316, p_addr1);
INV INV_366 (s_317, p_addr2);
INV INV_367 (s_318, control5);
BUF BUF_369 (s_319, p_addr0);
INV INV_370 (s_320, p_addr1);
INV INV_371 (s_321, p_addr2);
INV INV_372 (s_322, hp1_reg5);
INV INV_374 (s_323, FB_621);
BUF BUF_376 (s_324, p_addr0);
BUF BUF_377 (s_325, p_addr1);
INV INV_378 (s_326, p_addr2);
INV INV_379 (s_327, hp2_reg5);
BUF BUF_381 (s_328, p_addr0);
BUF BUF_382 (s_329, p_addr1);
BUF BUF_383 (s_330, p_addr2);
INV INV_384 (s_331, hp4_reg5);
DFFEARS DFFEARS_400 (.Q(hp3_regb6), .D(hp3_regb6_REG), .CLK(s_338), .AR(gnd), .AS(gnd), .CE(s_339));
INV INV_401 (s_338, h_phi2);
AND6 AND6_402 (s_339, s_340, s_341, s_342, s_343, s_344, s_345);
BUF BUF_403 (s_340, h_addr0);
INV INV_404 (s_341, h_addr1);
BUF BUF_405 (s_342, h_addr2);
INV INV_406 (s_343, h_cs_b);
INV INV_407 (s_344, h_rdnw);
BUF BUF_408 (s_345, hp3_wptr);
XOR2 XOR2_399 (hp3_regb6_REG, s_346, gnd);
OR1 OR1_398 (s_346, s_347);
AND1 AND1_397 (s_347, s_348);
BUF BUF_396 (s_348, h_data6);
AND6 AND6_389 (FB_665, s_332, s_333, s_334, s_335, s_336, s_337);
BUF BUF_390 (s_332, h_addr0);
BUF BUF_391 (s_333, h_addr1);
BUF BUF_392 (s_334, h_addr2);
INV INV_393 (s_335, h_cs_b);
BUF BUF_394 (s_336, h_phi2);
BUF BUF_395 (s_337, h_rdnw);
TFFEARS TFFEARS_421 (.Q(ph2_state), .T(ph2_state_T), .CLK(s_352), .AR(s_353), .AS(gnd), .CE(vcc));
BUF BUF_422 (s_352, p_wr_b);
AND1 AND1_423 (s_353, s_354);
INV INV_424 (s_354, FB_660);
XOR2 XOR2_420 (ph2_state_T, s_355, gnd);
OR1 OR1_419 (s_355, s_356);
AND5 AND5_418 (s_356, s_357, s_358, s_359, s_360, s_361);
BUF BUF_413 (s_357, p_addr0);
BUF BUF_414 (s_358, p_addr1);
INV INV_415 (s_359, p_addr2);
INV INV_416 (s_360, p_cs_b);
INV INV_417 (s_361, ph2_state);
AND3 AND3_409 (FB_660, s_349, s_350, s_351);
INV INV_410 (s_349, FB_659);
BUF BUF_411 (s_350, h_rst_b);
INV INV_412 (s_351, control6);
DFFEARS DFFEARS_436 (.Q(hp3_regb2), .D(hp3_regb2_REG), .CLK(s_368), .AR(gnd), .AS(gnd), .CE(s_369));
INV INV_437 (s_368, h_phi2);
AND6 AND6_438 (s_369, s_370, s_371, s_372, s_373, s_374, s_375);
BUF BUF_439 (s_370, h_addr0);
INV INV_440 (s_371, h_addr1);
BUF BUF_441 (s_372, h_addr2);
INV INV_442 (s_373, h_cs_b);
INV INV_443 (s_374, h_rdnw);
BUF BUF_444 (s_375, hp3_wptr);
XOR2 XOR2_435 (hp3_regb2_REG, s_376, gnd);
OR1 OR1_434 (s_376, s_377);
AND1 AND1_433 (s_377, s_378);
BUF BUF_432 (s_378, h_data2);
AND6 AND6_425 (FB_659, s_362, s_363, s_364, s_365, s_366, s_367);
BUF BUF_426 (s_362, h_addr0);
BUF BUF_427 (s_363, h_addr1);
INV INV_428 (s_364, h_addr2);
INV INV_429 (s_365, h_cs_b);
BUF BUF_430 (s_366, h_phi2);
BUF BUF_431 (s_367, h_rdnw);
DFFEARS DFFEARS_449 (.Q(hp3_regb4), .D(hp3_regb4_REG), .CLK(s_379), .AR(gnd), .AS(gnd), .CE(s_380));
INV INV_450 (s_379, h_phi2);
AND6 AND6_451 (s_380, s_381, s_382, s_383, s_384, s_385, s_386);
BUF BUF_452 (s_381, h_addr0);
INV INV_453 (s_382, h_addr1);
BUF BUF_454 (s_383, h_addr2);
INV INV_455 (s_384, h_cs_b);
INV INV_456 (s_385, h_rdnw);
BUF BUF_457 (s_386, hp3_wptr);
XOR2 XOR2_448 (hp3_regb4_REG, s_387, gnd);
OR1 OR1_447 (s_387, s_388);
AND1 AND1_446 (s_388, s_389);
BUF BUF_445 (s_389, h_data4);
TFFEARS TFFEARS_473 (.Q(ph4_state), .T(ph4_state_T), .CLK(s_396), .AR(s_397), .AS(gnd), .CE(vcc));
BUF BUF_474 (s_396, p_wr_b);
AND1 AND1_475 (s_397, s_398);
INV INV_476 (s_398, FB_666);
XOR2 XOR2_472 (ph4_state_T, s_399, gnd);
OR1 OR1_471 (s_399, s_400);
AND5 AND5_470 (s_400, s_401, s_402, s_403, s_404, s_405);
BUF BUF_465 (s_401, p_addr0);
BUF BUF_466 (s_402, p_addr1);
BUF BUF_467 (s_403, p_addr2);
INV INV_468 (s_404, p_cs_b);
INV INV_469 (s_405, ph4_state);
AND6 AND6_458 (FB_656, s_390, s_391, s_392, s_393, s_394, s_395);
BUF BUF_459 (s_390, h_addr0);
INV INV_460 (s_391, h_addr1);
INV INV_461 (s_392, h_addr2);
INV INV_462 (s_393, h_cs_b);
BUF BUF_463 (s_394, h_phi2);
BUF BUF_464 (s_395, h_rdnw);
DFFEARS DFFEARS_484 (.Q(hp3_rega7), .D(hp3_rega7_REG), .CLK(s_408), .AR(gnd), .AS(gnd), .CE(s_409));
INV INV_485 (s_408, h_phi2);
AND6 AND6_486 (s_409, s_410, s_411, s_412, s_413, s_414, s_415);
BUF BUF_487 (s_410, h_addr0);
INV INV_488 (s_411, h_addr1);
BUF BUF_489 (s_412, h_addr2);
INV INV_490 (s_413, h_cs_b);
INV INV_491 (s_414, h_rdnw);
INV INV_492 (s_415, hp3_wptr);
XOR2 XOR2_483 (hp3_rega7_REG, s_416, gnd);
OR1 OR1_482 (s_416, s_417);
AND1 AND1_481 (s_417, s_418);
BUF BUF_480 (s_418, h_data7);
AND2 AND2_477 (FB_621, s_406, s_407);
INV INV_478 (s_406, FB_619);
INV INV_479 (s_407, FB_620);
TFFEARS TFFEARS_507 (.Q(ph1_state), .T(ph1_state_T), .CLK(s_424), .AR(s_425), .AS(gnd), .CE(vcc));
BUF BUF_508 (s_424, p_wr_b);
AND1 AND1_509 (s_425, s_426);
INV INV_510 (s_426, FB_657);
XOR2 XOR2_506 (ph1_state_T, s_427, gnd);
OR1 OR1_505 (s_427, s_428);
AND5 AND5_504 (s_428, s_429, s_430, s_431, s_432, s_433);
BUF BUF_499 (s_429, p_addr0);
INV INV_500 (s_430, p_addr1);
INV INV_501 (s_431, p_addr2);
INV INV_502 (s_432, p_cs_b);
INV INV_503 (s_433, ph1_state);
AND5 AND5_493 (FB_620, s_419, s_420, s_421, s_422, s_423);
BUF BUF_494 (s_419, p_addr0);
INV INV_495 (s_420, p_addr1);
BUF BUF_496 (s_421, p_addr2);
BUF BUF_497 (s_422, hp3_rptr);
INV INV_498 (s_423, hp3_regb5);
TRI TRI_536 (.Q(p_data6), .A(s_434), .EN(s_435));
BUF BUF_537 (s_435, Com_Ctrl_610);
BUF BUF_535 (s_434, s_436);
XOR2 XOR2_534 (s_436, s_437, gnd);
OR5 OR5_511 (s_437, s_438, s_439, s_440, s_441, s_442);
AND4 AND4_512 (s_438, s_443, s_444, s_445, s_446);
AND4 AND4_517 (s_439, s_447, s_448, s_449, s_450);
AND1 AND1_522 (s_440, s_451);
AND4 AND4_524 (s_441, s_452, s_453, s_454, s_455);
AND4 AND4_529 (s_442, s_456, s_457, s_458, s_459);
INV INV_513 (s_443, p_addr0);
INV INV_514 (s_444, p_addr1);
INV INV_515 (s_445, p_addr2);
INV INV_516 (s_446, ph1_state);
BUF BUF_518 (s_447, p_addr0);
INV INV_519 (s_448, p_addr1);
INV INV_520 (s_449, p_addr2);
BUF BUF_521 (s_450, hp1_reg6);
BUF BUF_523 (s_451, XXL_685);
INV INV_525 (s_452, p_addr0);
BUF BUF_526 (s_453, p_addr1);
BUF BUF_527 (s_454, p_addr2);
INV INV_528 (s_455, ph4_state);
BUF BUF_530 (s_456, p_addr0);
BUF BUF_531 (s_457, p_addr1);
BUF BUF_532 (s_458, p_addr2);
BUF BUF_533 (s_459, hp4_reg6);
DFFEARS DFFEARS_548 (.Q(hp3_regb1), .D(hp3_regb1_REG), .CLK(s_465), .AR(gnd), .AS(gnd), .CE(s_466));
INV INV_549 (s_465, h_phi2);
AND6 AND6_550 (s_466, s_467, s_468, s_469, s_470, s_471, s_472);
BUF BUF_551 (s_467, h_addr0);
INV INV_552 (s_468, h_addr1);
BUF BUF_553 (s_469, h_addr2);
INV INV_554 (s_470, h_cs_b);
INV INV_555 (s_471, h_rdnw);
BUF BUF_556 (s_472, hp3_wptr);
XOR2 XOR2_547 (hp3_regb1_REG, s_473, gnd);
OR1 OR1_546 (s_473, s_474);
AND1 AND1_545 (s_474, s_475);
BUF BUF_544 (s_475, h_data1);
AND5 AND5_538 (FB_619, s_460, s_461, s_462, s_463, s_464);
BUF BUF_539 (s_460, p_addr0);
INV INV_540 (s_461, p_addr1);
BUF BUF_541 (s_462, p_addr2);
INV INV_542 (s_463, hp3_rega5);
INV INV_543 (s_464, hp3_rptr);
BUF BUF_586 (XXL_685, s_476);
XOR2 XOR2_585 (s_476, s_477, gnd);
OR5 OR5_557 (s_477, s_478, s_479, s_480, s_481, s_482);
AND4 AND4_558 (s_478, s_483, s_484, s_485, s_486);
AND5 AND5_563 (s_479, s_487, s_488, s_489, s_490, s_491);
AND5 AND5_569 (s_480, s_492, s_493, s_494, s_495, s_496);
AND4 AND4_575 (s_481, s_497, s_498, s_499, s_500);
AND4 AND4_580 (s_482, s_501, s_502, s_503, s_504);
INV INV_559 (s_483, p_addr0);
INV INV_560 (s_484, p_addr1);
BUF BUF_561 (s_485, p_addr2);
BUF BUF_562 (s_486, ph3_empty);
BUF BUF_564 (s_487, p_addr0);
INV INV_565 (s_488, p_addr1);
BUF BUF_566 (s_489, p_addr2);
BUF BUF_567 (s_490, hp3_regb6);
BUF BUF_568 (s_491, hp3_rptr);
BUF BUF_570 (s_492, p_addr0);
INV INV_571 (s_493, p_addr1);
BUF BUF_572 (s_494, p_addr2);
INV INV_573 (s_495, hp3_rptr);
BUF BUF_574 (s_496, hp3_rega6);
INV INV_576 (s_497, p_addr0);
BUF BUF_577 (s_498, p_addr1);
INV INV_578 (s_499, p_addr2);
INV INV_579 (s_500, ph2_state);
BUF BUF_581 (s_501, p_addr0);
BUF BUF_582 (s_502, p_addr1);
INV INV_583 (s_503, p_addr2);
BUF BUF_584 (s_504, hp2_reg6);
BUF BUF_614 (XXL_688, s_505);
XOR2 XOR2_613 (s_505, s_506, gnd);
OR5 OR5_587 (s_506, s_507, s_508, s_509, s_510, s_511);
AND4 AND4_588 (s_507, s_512, s_513, s_514, s_515);
AND4 AND4_593 (s_508, s_516, s_517, s_518, s_519);
AND4 AND4_598 (s_509, s_520, s_521, s_522, s_523);
AND4 AND4_603 (s_510, s_524, s_525, s_526, s_527);
AND4 AND4_608 (s_511, s_528, s_529, s_530, s_531);
BUF BUF_589 (s_512, h_addr0);
BUF BUF_590 (s_513, h_addr1);
BUF BUF_591 (s_514, h_addr2);
BUF BUF_592 (s_515, ph4_reg7);
INV INV_594 (s_516, h_addr0);
INV INV_595 (s_517, h_addr1);
INV INV_596 (s_518, h_addr2);
BUF BUF_597 (s_519, ph1_state);
BUF BUF_599 (s_520, h_addr0);
INV INV_600 (s_521, h_addr1);
INV INV_601 (s_522, h_addr2);
BUF BUF_602 (s_523, ph1_reg7);
INV INV_604 (s_524, h_addr0);
BUF BUF_605 (s_525, h_addr1);
INV INV_606 (s_526, h_addr2);
BUF BUF_607 (s_527, ph2_state);
INV INV_609 (s_528, h_addr0);
BUF BUF_610 (s_529, h_addr1);
BUF BUF_611 (s_530, h_addr2);
BUF BUF_612 (s_531, ph4_state);
TRI TRI_640 (.Q(p_data1), .A(s_532), .EN(s_533));
BUF BUF_641 (s_533, Com_Ctrl_610);
BUF BUF_639 (s_532, s_534);
XOR2 XOR2_638 (s_534, s_535, vcc);
OR5 OR5_615 (s_535, s_536, s_537, s_538, s_539, s_540);
AND4 AND4_616 (s_536, s_541, s_542, s_543, s_544);
AND4 AND4_621 (s_537, s_545, s_546, s_547, s_548);
AND1 AND1_626 (s_538, s_549);
AND4 AND4_628 (s_539, s_550, s_551, s_552, s_553);
AND4 AND4_633 (s_540, s_554, s_555, s_556, s_557);
INV INV_617 (s_541, p_addr0);
INV INV_618 (s_542, p_addr1);
INV INV_619 (s_543, p_addr2);
INV INV_620 (s_544, control1);
BUF BUF_622 (s_545, p_addr0);
INV INV_623 (s_546, p_addr1);
INV INV_624 (s_547, p_addr2);
INV INV_625 (s_548, hp1_reg1);
INV INV_627 (s_549, FB_633);
BUF BUF_629 (s_550, p_addr0);
BUF BUF_630 (s_551, p_addr1);
INV INV_631 (s_552, p_addr2);
INV INV_632 (s_553, hp2_reg1);
BUF BUF_634 (s_554, p_addr0);
BUF BUF_635 (s_555, p_addr1);
BUF BUF_636 (s_556, p_addr2);
INV INV_637 (s_557, hp4_reg1);
DFFEARS DFFEARS_649 (.Q(ph3_rega6), .D(ph3_rega6_REG), .CLK(s_560), .AR(gnd), .AS(gnd), .CE(s_561));
BUF BUF_650 (s_560, p_wr_b);
AND5 AND5_651 (s_561, s_562, s_563, s_564, s_565, s_566);
BUF BUF_652 (s_562, p_addr0);
INV INV_653 (s_563, p_addr1);
BUF BUF_654 (s_564, p_addr2);
INV INV_655 (s_565, p_cs_b);
INV INV_656 (s_566, ph3_wptr);
XOR2 XOR2_648 (ph3_rega6_REG, s_567, gnd);
OR1 OR1_647 (s_567, s_568);
AND1 AND1_646 (s_568, s_569);
BUF BUF_645 (s_569, p_data6);
AND2 AND2_642 (FB_633, s_558, s_559);
INV INV_643 (s_558, FB_631);
INV INV_644 (s_559, FB_632);
DFFEARS DFFEARS_667 (.Q(ph3_regb1), .D(ph3_regb1_REG), .CLK(s_575), .AR(gnd), .AS(gnd), .CE(s_576));
BUF BUF_668 (s_575, p_wr_b);
AND5 AND5_669 (s_576, s_577, s_578, s_579, s_580, s_581);
BUF BUF_670 (s_577, p_addr0);
INV INV_671 (s_578, p_addr1);
BUF BUF_672 (s_579, p_addr2);
INV INV_673 (s_580, p_cs_b);
BUF BUF_674 (s_581, ph3_wptr);
XOR2 XOR2_666 (ph3_regb1_REG, s_582, gnd);
OR1 OR1_665 (s_582, s_583);
AND1 AND1_664 (s_583, s_584);
BUF BUF_663 (s_584, p_data1);
AND5 AND5_657 (FB_632, s_570, s_571, s_572, s_573, s_574);
BUF BUF_658 (s_570, p_addr0);
INV INV_659 (s_571, p_addr1);
BUF BUF_660 (s_572, p_addr2);
BUF BUF_661 (s_573, hp3_rptr);
INV INV_662 (s_574, hp3_regb1);
DFFEARS DFFEARS_685 (.Q(ph3_rega7), .D(ph3_rega7_REG), .CLK(s_590), .AR(gnd), .AS(gnd), .CE(s_591));
BUF BUF_686 (s_590, p_wr_b);
AND5 AND5_687 (s_591, s_592, s_593, s_594, s_595, s_596);
BUF BUF_688 (s_592, p_addr0);
INV INV_689 (s_593, p_addr1);
BUF BUF_690 (s_594, p_addr2);
INV INV_691 (s_595, p_cs_b);
INV INV_692 (s_596, ph3_wptr);
XOR2 XOR2_684 (ph3_rega7_REG, s_597, gnd);
OR1 OR1_683 (s_597, s_598);
AND1 AND1_682 (s_598, s_599);
BUF BUF_681 (s_599, p_data7);
AND5 AND5_675 (FB_631, s_585, s_586, s_587, s_588, s_589);
BUF BUF_676 (s_585, p_addr0);
INV INV_677 (s_586, p_addr1);
BUF BUF_678 (s_587, p_addr2);
INV INV_679 (s_588, hp3_rega1);
INV INV_680 (s_589, hp3_rptr);
DFFEARS DFFEARS_700 (.Q(ph3_regb2), .D(ph3_regb2_REG), .CLK(s_602), .AR(gnd), .AS(gnd), .CE(s_603));
BUF BUF_701 (s_602, p_wr_b);
AND5 AND5_702 (s_603, s_604, s_605, s_606, s_607, s_608);
BUF BUF_703 (s_604, p_addr0);
INV INV_704 (s_605, p_addr1);
BUF BUF_705 (s_606, p_addr2);
INV INV_706 (s_607, p_cs_b);
BUF BUF_707 (s_608, ph3_wptr);
XOR2 XOR2_699 (ph3_regb2_REG, s_609, gnd);
OR1 OR1_698 (s_609, s_610);
AND1 AND1_697 (s_610, s_611);
BUF BUF_696 (s_611, p_data2);
AND2 AND2_693 (FB_630, s_600, s_601);
INV INV_694 (s_600, FB_628);
INV INV_695 (s_601, FB_629);
TRI TRI_733 (.Q(p_data2), .A(s_612), .EN(s_613));
BUF BUF_734 (s_613, Com_Ctrl_610);
BUF BUF_732 (s_612, s_614);
XOR2 XOR2_731 (s_614, s_615, vcc);
OR5 OR5_708 (s_615, s_616, s_617, s_618, s_619, s_620);
AND4 AND4_709 (s_616, s_621, s_622, s_623, s_624);
AND4 AND4_714 (s_617, s_625, s_626, s_627, s_628);
AND1 AND1_719 (s_618, s_629);
AND4 AND4_721 (s_619, s_630, s_631, s_632, s_633);
AND4 AND4_726 (s_620, s_634, s_635, s_636, s_637);
INV INV_710 (s_621, p_addr0);
INV INV_711 (s_622, p_addr1);
INV INV_712 (s_623, p_addr2);
INV INV_713 (s_624, control2);
BUF BUF_715 (s_625, p_addr0);
INV INV_716 (s_626, p_addr1);
INV INV_717 (s_627, p_addr2);
INV INV_718 (s_628, hp1_reg2);
INV INV_720 (s_629, FB_630);
BUF BUF_722 (s_630, p_addr0);
BUF BUF_723 (s_631, p_addr1);
INV INV_724 (s_632, p_addr2);
INV INV_725 (s_633, hp2_reg2);
BUF BUF_727 (s_634, p_addr0);
BUF BUF_728 (s_635, p_addr1);
BUF BUF_729 (s_636, p_addr2);
INV INV_730 (s_637, hp4_reg2);
DFFEARS DFFEARS_742 (.Q(ph3_regb0), .D(ph3_regb0_REG), .CLK(s_640), .AR(gnd), .AS(gnd), .CE(s_641));
BUF BUF_743 (s_640, p_wr_b);
AND5 AND5_744 (s_641, s_642, s_643, s_644, s_645, s_646);
BUF BUF_745 (s_642, p_addr0);
INV INV_746 (s_643, p_addr1);
BUF BUF_747 (s_644, p_addr2);
INV INV_748 (s_645, p_cs_b);
BUF BUF_749 (s_646, ph3_wptr);
XOR2 XOR2_741 (ph3_regb0_REG, s_647, gnd);
OR1 OR1_740 (s_647, s_648);
AND1 AND1_739 (s_648, s_649);
BUF BUF_738 (s_649, p_data0);
AND2 AND2_735 (FB_627, s_638, s_639);
INV INV_736 (s_638, FB_625);
INV INV_737 (s_639, FB_626);
DFFEARS DFFEARS_760 (.Q(ph3_regb3), .D(ph3_regb3_REG), .CLK(s_655), .AR(gnd), .AS(gnd), .CE(s_656));
BUF BUF_761 (s_655, p_wr_b);
AND5 AND5_762 (s_656, s_657, s_658, s_659, s_660, s_661);
BUF BUF_763 (s_657, p_addr0);
INV INV_764 (s_658, p_addr1);
BUF BUF_765 (s_659, p_addr2);
INV INV_766 (s_660, p_cs_b);
BUF BUF_767 (s_661, ph3_wptr);
XOR2 XOR2_759 (ph3_regb3_REG, s_662, gnd);
OR1 OR1_758 (s_662, s_663);
AND1 AND1_757 (s_663, s_664);
BUF BUF_756 (s_664, p_data3);
AND5 AND5_750 (FB_628, s_650, s_651, s_652, s_653, s_654);
BUF BUF_751 (s_650, p_addr0);
INV INV_752 (s_651, p_addr1);
BUF BUF_753 (s_652, p_addr2);
INV INV_754 (s_653, hp3_rega2);
INV INV_755 (s_654, hp3_rptr);
DFFEARS DFFEARS_778 (.Q(ph3_rega0), .D(ph3_rega0_REG), .CLK(s_670), .AR(gnd), .AS(gnd), .CE(s_671));
BUF BUF_779 (s_670, p_wr_b);
AND5 AND5_780 (s_671, s_672, s_673, s_674, s_675, s_676);
BUF BUF_781 (s_672, p_addr0);
INV INV_782 (s_673, p_addr1);
BUF BUF_783 (s_674, p_addr2);
INV INV_784 (s_675, p_cs_b);
INV INV_785 (s_676, ph3_wptr);
XOR2 XOR2_777 (ph3_rega0_REG, s_677, gnd);
OR1 OR1_776 (s_677, s_678);
AND1 AND1_775 (s_678, s_679);
BUF BUF_774 (s_679, p_data0);
AND5 AND5_768 (FB_623, s_665, s_666, s_667, s_668, s_669);
BUF BUF_769 (s_665, p_addr0);
INV INV_770 (s_666, p_addr1);
BUF BUF_771 (s_667, p_addr2);
BUF BUF_772 (s_668, hp3_rptr);
INV INV_773 (s_669, hp3_regb4);
DFFEARS DFFEARS_796 (.Q(ph3_rega3), .D(ph3_rega3_REG), .CLK(s_685), .AR(gnd), .AS(gnd), .CE(s_686));
BUF BUF_797 (s_685, p_wr_b);
AND5 AND5_798 (s_686, s_687, s_688, s_689, s_690, s_691);
BUF BUF_799 (s_687, p_addr0);
INV INV_800 (s_688, p_addr1);
BUF BUF_801 (s_689, p_addr2);
INV INV_802 (s_690, p_cs_b);
INV INV_803 (s_691, ph3_wptr);
XOR2 XOR2_795 (ph3_rega3_REG, s_692, gnd);
OR1 OR1_794 (s_692, s_693);
AND1 AND1_793 (s_693, s_694);
BUF BUF_792 (s_694, p_data3);
AND5 AND5_786 (FB_626, s_680, s_681, s_682, s_683, s_684);
BUF BUF_787 (s_680, p_addr0);
INV INV_788 (s_681, p_addr1);
BUF BUF_789 (s_682, p_addr2);
BUF BUF_790 (s_683, hp3_rptr);
INV INV_791 (s_684, hp3_regb3);
TRI TRI_829 (.Q(p_data3), .A(s_695), .EN(s_696));
BUF BUF_830 (s_696, Com_Ctrl_610);
BUF BUF_828 (s_695, s_697);
XOR2 XOR2_827 (s_697, s_698, vcc);
OR5 OR5_804 (s_698, s_699, s_700, s_701, s_702, s_703);
AND4 AND4_805 (s_699, s_704, s_705, s_706, s_707);
AND4 AND4_810 (s_700, s_708, s_709, s_710, s_711);
AND1 AND1_815 (s_701, s_712);
AND4 AND4_817 (s_702, s_713, s_714, s_715, s_716);
AND4 AND4_822 (s_703, s_717, s_718, s_719, s_720);
INV INV_806 (s_704, p_addr0);
INV INV_807 (s_705, p_addr1);
INV INV_808 (s_706, p_addr2);
INV INV_809 (s_707, control3);
BUF BUF_811 (s_708, p_addr0);
INV INV_812 (s_709, p_addr1);
INV INV_813 (s_710, p_addr2);
INV INV_814 (s_711, hp1_reg3);
INV INV_816 (s_712, FB_627);
BUF BUF_818 (s_713, p_addr0);
BUF BUF_819 (s_714, p_addr1);
INV INV_820 (s_715, p_addr2);
INV INV_821 (s_716, hp2_reg3);
BUF BUF_823 (s_717, p_addr0);
BUF BUF_824 (s_718, p_addr1);
BUF BUF_825 (s_719, p_addr2);
INV INV_826 (s_720, hp4_reg3);
DFFEARS DFFEARS_841 (.Q(ph3_rega1), .D(ph3_rega1_REG), .CLK(s_726), .AR(gnd), .AS(gnd), .CE(s_727));
BUF BUF_842 (s_726, p_wr_b);
AND5 AND5_843 (s_727, s_728, s_729, s_730, s_731, s_732);
BUF BUF_844 (s_728, p_addr0);
INV INV_845 (s_729, p_addr1);
BUF BUF_846 (s_730, p_addr2);
INV INV_847 (s_731, p_cs_b);
INV INV_848 (s_732, ph3_wptr);
XOR2 XOR2_840 (ph3_rega1_REG, s_733, gnd);
OR1 OR1_839 (s_733, s_734);
AND1 AND1_838 (s_734, s_735);
BUF BUF_837 (s_735, p_data1);
AND5 AND5_831 (FB_625, s_721, s_722, s_723, s_724, s_725);
BUF BUF_832 (s_721, p_addr0);
INV INV_833 (s_722, p_addr1);
BUF BUF_834 (s_723, p_addr2);
INV INV_835 (s_724, hp3_rega3);
INV INV_836 (s_725, hp3_rptr);
DFFEARS DFFEARS_856 (.Q(ph3_rega5), .D(ph3_rega5_REG), .CLK(s_738), .AR(gnd), .AS(gnd), .CE(s_739));
BUF BUF_857 (s_738, p_wr_b);
AND5 AND5_858 (s_739, s_740, s_741, s_742, s_743, s_744);
BUF BUF_859 (s_740, p_addr0);
INV INV_860 (s_741, p_addr1);
BUF BUF_861 (s_742, p_addr2);
INV INV_862 (s_743, p_cs_b);
INV INV_863 (s_744, ph3_wptr);
XOR2 XOR2_855 (ph3_rega5_REG, s_745, gnd);
OR1 OR1_854 (s_745, s_746);
AND1 AND1_853 (s_746, s_747);
BUF BUF_852 (s_747, p_data5);
AND2 AND2_849 (FB_624, s_736, s_737);
INV INV_850 (s_736, FB_622);
INV INV_851 (s_737, FB_623);
TRI TRI_889 (.Q(p_data4), .A(s_748), .EN(s_749));
BUF BUF_890 (s_749, Com_Ctrl_610);
BUF BUF_888 (s_748, s_750);
XOR2 XOR2_887 (s_750, s_751, vcc);
OR5 OR5_864 (s_751, s_752, s_753, s_754, s_755, s_756);
AND4 AND4_865 (s_752, s_757, s_758, s_759, s_760);
AND4 AND4_870 (s_753, s_761, s_762, s_763, s_764);
AND1 AND1_875 (s_754, s_765);
AND4 AND4_877 (s_755, s_766, s_767, s_768, s_769);
AND4 AND4_882 (s_756, s_770, s_771, s_772, s_773);
INV INV_866 (s_757, p_addr0);
INV INV_867 (s_758, p_addr1);
INV INV_868 (s_759, p_addr2);
INV INV_869 (s_760, control4);
BUF BUF_871 (s_761, p_addr0);
INV INV_872 (s_762, p_addr1);
INV INV_873 (s_763, p_addr2);
INV INV_874 (s_764, hp1_reg4);
INV INV_876 (s_765, FB_624);
BUF BUF_878 (s_766, p_addr0);
BUF BUF_879 (s_767, p_addr1);
INV INV_880 (s_768, p_addr2);
INV INV_881 (s_769, hp2_reg4);
BUF BUF_883 (s_770, p_addr0);
BUF BUF_884 (s_771, p_addr1);
BUF BUF_885 (s_772, p_addr2);
INV INV_886 (s_773, hp4_reg4);
DFFEARS DFFEARS_901 (.Q(ph3_rega2), .D(ph3_rega2_REG), .CLK(s_779), .AR(gnd), .AS(gnd), .CE(s_780));
BUF BUF_902 (s_779, p_wr_b);
AND5 AND5_903 (s_780, s_781, s_782, s_783, s_784, s_785);
BUF BUF_904 (s_781, p_addr0);
INV INV_905 (s_782, p_addr1);
BUF BUF_906 (s_783, p_addr2);
INV INV_907 (s_784, p_cs_b);
INV INV_908 (s_785, ph3_wptr);
XOR2 XOR2_900 (ph3_rega2_REG, s_786, gnd);
OR1 OR1_899 (s_786, s_787);
AND1 AND1_898 (s_787, s_788);
BUF BUF_897 (s_788, p_data2);
AND5 AND5_891 (FB_629, s_774, s_775, s_776, s_777, s_778);
BUF BUF_892 (s_774, p_addr0);
INV INV_893 (s_775, p_addr1);
BUF BUF_894 (s_776, p_addr2);
BUF BUF_895 (s_777, hp3_rptr);
INV INV_896 (s_778, hp3_regb2);
DFFEARS DFFEARS_919 (.Q(ph3_rega4), .D(ph3_rega4_REG), .CLK(s_794), .AR(gnd), .AS(gnd), .CE(s_795));
BUF BUF_920 (s_794, p_wr_b);
AND5 AND5_921 (s_795, s_796, s_797, s_798, s_799, s_800);
BUF BUF_922 (s_796, p_addr0);
INV INV_923 (s_797, p_addr1);
BUF BUF_924 (s_798, p_addr2);
INV INV_925 (s_799, p_cs_b);
INV INV_926 (s_800, ph3_wptr);
XOR2 XOR2_918 (ph3_rega4_REG, s_801, gnd);
OR1 OR1_917 (s_801, s_802);
AND1 AND1_916 (s_802, s_803);
BUF BUF_915 (s_803, p_data4);
AND5 AND5_909 (FB_622, s_789, s_790, s_791, s_792, s_793);
BUF BUF_910 (s_789, p_addr0);
INV INV_911 (s_790, p_addr1);
BUF BUF_912 (s_791, p_addr2);
INV INV_913 (s_792, hp3_rega4);
INV INV_914 (s_793, hp3_rptr);
DFFEARS DFFEARS_931 (.Q(hp4_reg5), .D(hp4_reg5_REG), .CLK(s_804), .AR(gnd), .AS(gnd), .CE(s_805));
INV INV_932 (s_804, h_phi2);
AND5 AND5_933 (s_805, s_806, s_807, s_808, s_809, s_810);
BUF BUF_934 (s_806, h_addr0);
BUF BUF_935 (s_807, h_addr1);
BUF BUF_936 (s_808, h_addr2);
INV INV_937 (s_809, h_cs_b);
INV INV_938 (s_810, h_rdnw);
XOR2 XOR2_930 (hp4_reg5_REG, s_811, gnd);
OR1 OR1_929 (s_811, s_812);
AND1 AND1_928 (s_812, s_813);
BUF BUF_927 (s_813, h_data5);
DFFEARS DFFEARS_943 (.Q(hp1_reg0), .D(hp1_reg0_REG), .CLK(s_814), .AR(gnd), .AS(gnd), .CE(s_815));
INV INV_944 (s_814, h_phi2);
AND5 AND5_945 (s_815, s_816, s_817, s_818, s_819, s_820);
BUF BUF_946 (s_816, h_addr0);
INV INV_947 (s_817, h_addr1);
INV INV_948 (s_818, h_addr2);
INV INV_949 (s_819, h_cs_b);
INV INV_950 (s_820, h_rdnw);
XOR2 XOR2_942 (hp1_reg0_REG, s_821, gnd);
OR1 OR1_941 (s_821, s_822);
AND1 AND1_940 (s_822, s_823);
BUF BUF_939 (s_823, h_data0);
DFFEARS DFFEARS_955 (.Q(hp4_reg0), .D(hp4_reg0_REG), .CLK(s_824), .AR(gnd), .AS(gnd), .CE(s_825));
INV INV_956 (s_824, h_phi2);
AND5 AND5_957 (s_825, s_826, s_827, s_828, s_829, s_830);
BUF BUF_958 (s_826, h_addr0);
BUF BUF_959 (s_827, h_addr1);
BUF BUF_960 (s_828, h_addr2);
INV INV_961 (s_829, h_cs_b);
INV INV_962 (s_830, h_rdnw);
XOR2 XOR2_954 (hp4_reg0_REG, s_831, gnd);
OR1 OR1_953 (s_831, s_832);
AND1 AND1_952 (s_832, s_833);
BUF BUF_951 (s_833, h_data0);
DFFEARS DFFEARS_967 (.Q(hp2_reg0), .D(hp2_reg0_REG), .CLK(s_834), .AR(gnd), .AS(gnd), .CE(s_835));
INV INV_968 (s_834, h_phi2);
AND5 AND5_969 (s_835, s_836, s_837, s_838, s_839, s_840);
BUF BUF_970 (s_836, h_addr0);
BUF BUF_971 (s_837, h_addr1);
INV INV_972 (s_838, h_addr2);
INV INV_973 (s_839, h_cs_b);
INV INV_974 (s_840, h_rdnw);
XOR2 XOR2_966 (hp2_reg0_REG, s_841, gnd);
OR1 OR1_965 (s_841, s_842);
AND1 AND1_964 (s_842, s_843);
BUF BUF_963 (s_843, h_data0);
TRI TRI_1000 (.Q(h_data0), .A(s_844), .EN(s_845));
BUF BUF_1001 (s_845, Com_Ctrl_611);
BUF BUF_999 (s_844, s_846);
XOR2 XOR2_998 (s_846, s_847, vcc);
OR5 OR5_975 (s_847, s_848, s_849, s_850, s_851, s_852);
AND4 AND4_976 (s_848, s_853, s_854, s_855, s_856);
AND4 AND4_981 (s_849, s_857, s_858, s_859, s_860);
AND1 AND1_986 (s_850, s_861);
AND4 AND4_988 (s_851, s_862, s_863, s_864, s_865);
AND4 AND4_993 (s_852, s_866, s_867, s_868, s_869);
INV INV_977 (s_853, h_addr0);
INV INV_978 (s_854, h_addr1);
INV INV_979 (s_855, h_addr2);
INV INV_980 (s_856, control0);
BUF BUF_982 (s_857, h_addr0);
INV INV_983 (s_858, h_addr1);
INV INV_984 (s_859, h_addr2);
INV INV_985 (s_860, ph1_reg0);
INV INV_987 (s_861, FB_654);
BUF BUF_989 (s_862, h_addr0);
BUF BUF_990 (s_863, h_addr1);
INV INV_991 (s_864, h_addr2);
INV INV_992 (s_865, ph2_reg0);
BUF BUF_994 (s_866, h_addr0);
BUF BUF_995 (s_867, h_addr1);
BUF BUF_996 (s_868, h_addr2);
INV INV_997 (s_869, ph4_reg0);
DFFEARS DFFEARS_1006 (.Q(hp4_reg7), .D(hp4_reg7_REG), .CLK(s_870), .AR(gnd), .AS(gnd), .CE(s_871));
INV INV_1007 (s_870, h_phi2);
AND5 AND5_1008 (s_871, s_872, s_873, s_874, s_875, s_876);
BUF BUF_1009 (s_872, h_addr0);
BUF BUF_1010 (s_873, h_addr1);
BUF BUF_1011 (s_874, h_addr2);
INV INV_1012 (s_875, h_cs_b);
INV INV_1013 (s_876, h_rdnw);
XOR2 XOR2_1005 (hp4_reg7_REG, s_877, gnd);
OR1 OR1_1004 (s_877, s_878);
AND1 AND1_1003 (s_878, s_879);
BUF BUF_1002 (s_879, h_data7);
DFFEARS DFFEARS_1018 (.Q(hp3_regb5), .D(hp3_regb5_REG), .CLK(s_880), .AR(gnd), .AS(gnd), .CE(s_881));
INV INV_1019 (s_880, h_phi2);
AND6 AND6_1020 (s_881, s_882, s_883, s_884, s_885, s_886, s_887);
BUF BUF_1021 (s_882, h_addr0);
INV INV_1022 (s_883, h_addr1);
BUF BUF_1023 (s_884, h_addr2);
INV INV_1024 (s_885, h_cs_b);
INV INV_1025 (s_886, h_rdnw);
BUF BUF_1026 (s_887, hp3_wptr);
XOR2 XOR2_1017 (hp3_regb5_REG, s_888, gnd);
OR1 OR1_1016 (s_888, s_889);
AND1 AND1_1015 (s_889, s_890);
BUF BUF_1014 (s_890, h_data5);
DFFEARS DFFEARS_1034 (.Q(hp2_reg7), .D(hp2_reg7_REG), .CLK(s_893), .AR(gnd), .AS(gnd), .CE(s_894));
INV INV_1035 (s_893, h_phi2);
AND5 AND5_1036 (s_894, s_895, s_896, s_897, s_898, s_899);
BUF BUF_1037 (s_895, h_addr0);
BUF BUF_1038 (s_896, h_addr1);
INV INV_1039 (s_897, h_addr2);
INV INV_1040 (s_898, h_cs_b);
INV INV_1041 (s_899, h_rdnw);
XOR2 XOR2_1033 (hp2_reg7_REG, s_900, gnd);
OR1 OR1_1032 (s_900, s_901);
AND1 AND1_1031 (s_901, s_902);
BUF BUF_1030 (s_902, h_data7);
AND2 AND2_1027 (FB_654, s_891, s_892);
INV INV_1028 (s_891, FB_652);
INV INV_1029 (s_892, FB_653);
DFFEARS DFFEARS_1052 (.Q(hp1_reg7), .D(hp1_reg7_REG), .CLK(s_908), .AR(gnd), .AS(gnd), .CE(s_909));
INV INV_1053 (s_908, h_phi2);
AND5 AND5_1054 (s_909, s_910, s_911, s_912, s_913, s_914);
BUF BUF_1055 (s_910, h_addr0);
INV INV_1056 (s_911, h_addr1);
INV INV_1057 (s_912, h_addr2);
INV INV_1058 (s_913, h_cs_b);
INV INV_1059 (s_914, h_rdnw);
XOR2 XOR2_1051 (hp1_reg7_REG, s_915, gnd);
OR1 OR1_1050 (s_915, s_916);
AND1 AND1_1049 (s_916, s_917);
BUF BUF_1048 (s_917, h_data7);
AND5 AND5_1042 (FB_653, s_903, s_904, s_905, s_906, s_907);
BUF BUF_1043 (s_903, h_addr0);
INV INV_1044 (s_904, h_addr1);
BUF BUF_1045 (s_905, h_addr2);
BUF BUF_1046 (s_906, ph3_rptr);
INV INV_1047 (s_907, ph3_regb0);
DFFEARS DFFEARS_1070 (.Q(hp3_regb7), .D(hp3_regb7_REG), .CLK(s_923), .AR(gnd), .AS(gnd), .CE(s_924));
INV INV_1071 (s_923, h_phi2);
AND6 AND6_1072 (s_924, s_925, s_926, s_927, s_928, s_929, s_930);
BUF BUF_1073 (s_925, h_addr0);
INV INV_1074 (s_926, h_addr1);
BUF BUF_1075 (s_927, h_addr2);
INV INV_1076 (s_928, h_cs_b);
INV INV_1077 (s_929, h_rdnw);
BUF BUF_1078 (s_930, hp3_wptr);
XOR2 XOR2_1069 (hp3_regb7_REG, s_931, gnd);
OR1 OR1_1068 (s_931, s_932);
AND1 AND1_1067 (s_932, s_933);
BUF BUF_1066 (s_933, h_data7);
AND5 AND5_1060 (FB_652, s_918, s_919, s_920, s_921, s_922);
BUF BUF_1061 (s_918, h_addr0);
INV INV_1062 (s_919, h_addr1);
BUF BUF_1063 (s_920, h_addr2);
INV INV_1064 (s_921, ph3_rega0);
INV INV_1065 (s_922, ph3_rptr);
DFFEARS DFFEARS_1086 (.Q(hp2_reg5), .D(hp2_reg5_REG), .CLK(s_936), .AR(gnd), .AS(gnd), .CE(s_937));
INV INV_1087 (s_936, h_phi2);
AND5 AND5_1088 (s_937, s_938, s_939, s_940, s_941, s_942);
BUF BUF_1089 (s_938, h_addr0);
BUF BUF_1090 (s_939, h_addr1);
INV INV_1091 (s_940, h_addr2);
INV INV_1092 (s_941, h_cs_b);
INV INV_1093 (s_942, h_rdnw);
XOR2 XOR2_1085 (hp2_reg5_REG, s_943, gnd);
OR1 OR1_1084 (s_943, s_944);
AND1 AND1_1083 (s_944, s_945);
BUF BUF_1082 (s_945, h_data5);
AND2 AND2_1079 (FB_636, s_934, s_935);
INV INV_1080 (s_934, FB_634);
INV INV_1081 (s_935, FB_635);
BUF BUF_1123 (XXL_684, s_946);
XOR2 XOR2_1122 (s_946, s_947, gnd);
OR5 OR5_1094 (s_947, s_948, s_949, s_950, s_951, s_952);
AND4 AND4_1095 (s_948, s_953, s_954, s_955, s_956);
AND5 AND5_1100 (s_949, s_957, s_958, s_959, s_960, s_961);
AND5 AND5_1106 (s_950, s_962, s_963, s_964, s_965, s_966);
AND4 AND4_1112 (s_951, s_967, s_968, s_969, s_970);
AND4 AND4_1117 (s_952, s_971, s_972, s_973, s_974);
INV INV_1096 (s_953, h_addr0);
INV INV_1097 (s_954, h_addr1);
BUF BUF_1098 (s_955, h_addr2);
BUF BUF_1099 (s_956, hp3_empty);
BUF BUF_1101 (s_957, h_addr0);
INV INV_1102 (s_958, h_addr1);
BUF BUF_1103 (s_959, h_addr2);
BUF BUF_1104 (s_960, ph3_regb6);
BUF BUF_1105 (s_961, ph3_rptr);
BUF BUF_1107 (s_962, h_addr0);
INV INV_1108 (s_963, h_addr1);
BUF BUF_1109 (s_964, h_addr2);
INV INV_1110 (s_965, ph3_rptr);
BUF BUF_1111 (s_966, ph3_rega6);
INV INV_1113 (s_967, h_addr0);
BUF BUF_1114 (s_968, h_addr1);
INV INV_1115 (s_969, h_addr2);
INV INV_1116 (s_970, hp2_state);
BUF BUF_1118 (s_971, h_addr0);
BUF BUF_1119 (s_972, h_addr1);
INV INV_1120 (s_973, h_addr2);
BUF BUF_1121 (s_974, ph2_reg6);
TRI TRI_1139 (.Q(XXL_545), .A(s_980), .EN(s_981));
INV INV_1140 (s_981, Com_Ctrl_609);
BUF BUF_1138 (s_980, s_982);
XOR2 XOR2_1137 (s_982, s_983, vcc);
OR2 OR2_1130 (s_983, s_984, s_985);
AND2 AND2_1131 (s_984, s_986, s_987);
AND2 AND2_1134 (s_985, s_988, s_989);
BUF BUF_1132 (s_986, control1);
BUF BUF_1133 (s_987, hp1_state);
BUF BUF_1135 (s_988, control2);
BUF BUF_1136 (s_989, hp4_state);
AND5 AND5_1124 (FB_635, s_975, s_976, s_977, s_978, s_979);
BUF BUF_1125 (s_975, p_addr0);
INV INV_1126 (s_976, p_addr1);
BUF BUF_1127 (s_977, p_addr2);
BUF BUF_1128 (s_978, hp3_rptr);
INV INV_1129 (s_979, hp3_regb0);
DFFEARS DFFEARS_1151 (.Q(hp1_reg5), .D(hp1_reg5_REG), .CLK(s_995), .AR(gnd), .AS(gnd), .CE(s_996));
INV INV_1152 (s_995, h_phi2);
AND5 AND5_1153 (s_996, s_997, s_998, s_999, s_1000, s_1001);
BUF BUF_1154 (s_997, h_addr0);
INV INV_1155 (s_998, h_addr1);
INV INV_1156 (s_999, h_addr2);
INV INV_1157 (s_1000, h_cs_b);
INV INV_1158 (s_1001, h_rdnw);
XOR2 XOR2_1150 (hp1_reg5_REG, s_1002, gnd);
OR1 OR1_1149 (s_1002, s_1003);
AND1 AND1_1148 (s_1003, s_1004);
BUF BUF_1147 (s_1004, h_data5);
AND5 AND5_1141 (FB_634, s_990, s_991, s_992, s_993, s_994);
BUF BUF_1142 (s_990, p_addr0);
INV INV_1143 (s_991, p_addr1);
BUF BUF_1144 (s_992, p_addr2);
INV INV_1145 (s_993, hp3_rega0);
INV INV_1146 (s_994, hp3_rptr);
BUF BUF_1190 (XXL_687, s_1005);
XOR2 XOR2_1189 (s_1005, s_1006, gnd);
OR5 OR5_1159 (s_1006, s_1007, s_1008, s_1009, s_1010, s_1011);
AND5 AND5_1160 (s_1007, s_1012, s_1013, s_1014, s_1015, s_1016);
AND5 AND5_1166 (s_1008, s_1017, s_1018, s_1019, s_1020, s_1021);
AND5 AND5_1172 (s_1009, s_1022, s_1023, s_1024, s_1025, s_1026);
AND5 AND5_1178 (s_1010, s_1027, s_1028, s_1029, s_1030, s_1031);
AND4 AND4_1184 (s_1011, s_1032, s_1033, s_1034, s_1035);
INV INV_1161 (s_1012, h_addr0);
INV INV_1162 (s_1013, h_addr1);
BUF BUF_1163 (s_1014, h_addr2);
BUF BUF_1164 (s_1015, control4);
BUF BUF_1165 (s_1016, ph3_full);
INV INV_1167 (s_1017, h_addr0);
INV INV_1168 (s_1018, h_addr1);
BUF BUF_1169 (s_1019, h_addr2);
INV INV_1170 (s_1020, control4);
INV INV_1171 (s_1021, ph3_empty);
BUF BUF_1173 (s_1022, h_addr0);
INV INV_1174 (s_1023, h_addr1);
BUF BUF_1175 (s_1024, h_addr2);
BUF BUF_1176 (s_1025, ph3_regb7);
BUF BUF_1177 (s_1026, ph3_rptr);
BUF BUF_1179 (s_1027, h_addr0);
INV INV_1180 (s_1028, h_addr1);
BUF BUF_1181 (s_1029, h_addr2);
INV INV_1182 (s_1030, ph3_rptr);
BUF BUF_1183 (s_1031, ph3_rega7);
BUF BUF_1185 (s_1032, h_addr0);
BUF BUF_1186 (s_1033, h_addr1);
INV INV_1187 (s_1034, h_addr2);
BUF BUF_1188 (s_1035, ph2_reg7);
TRI TRI_1216 (.Q(p_data0), .A(s_1036), .EN(s_1037));
BUF BUF_1217 (s_1037, Com_Ctrl_610);
BUF BUF_1215 (s_1036, s_1038);
XOR2 XOR2_1214 (s_1038, s_1039, vcc);
OR5 OR5_1191 (s_1039, s_1040, s_1041, s_1042, s_1043, s_1044);
AND4 AND4_1192 (s_1040, s_1045, s_1046, s_1047, s_1048);
AND4 AND4_1197 (s_1041, s_1049, s_1050, s_1051, s_1052);
AND1 AND1_1202 (s_1042, s_1053);
AND4 AND4_1204 (s_1043, s_1054, s_1055, s_1056, s_1057);
AND4 AND4_1209 (s_1044, s_1058, s_1059, s_1060, s_1061);
INV INV_1193 (s_1045, p_addr0);
INV INV_1194 (s_1046, p_addr1);
INV INV_1195 (s_1047, p_addr2);
INV INV_1196 (s_1048, control0);
BUF BUF_1198 (s_1049, p_addr0);
INV INV_1199 (s_1050, p_addr1);
INV INV_1200 (s_1051, p_addr2);
INV INV_1201 (s_1052, hp1_reg0);
INV INV_1203 (s_1053, FB_636);
BUF BUF_1205 (s_1054, p_addr0);
BUF BUF_1206 (s_1055, p_addr1);
INV INV_1207 (s_1056, p_addr2);
INV INV_1208 (s_1057, hp2_reg0);
BUF BUF_1210 (s_1058, p_addr0);
BUF BUF_1211 (s_1059, p_addr1);
BUF BUF_1212 (s_1060, p_addr2);
INV INV_1213 (s_1061, hp4_reg0);
DFFEARS DFFEARS_1222 (.Q(hp4_reg1), .D(hp4_reg1_REG), .CLK(s_1062), .AR(gnd), .AS(gnd), .CE(s_1063));
INV INV_1223 (s_1062, h_phi2);
AND5 AND5_1224 (s_1063, s_1064, s_1065, s_1066, s_1067, s_1068);
BUF BUF_1225 (s_1064, h_addr0);
BUF BUF_1226 (s_1065, h_addr1);
BUF BUF_1227 (s_1066, h_addr2);
INV INV_1228 (s_1067, h_cs_b);
INV INV_1229 (s_1068, h_rdnw);
XOR2 XOR2_1221 (hp4_reg1_REG, s_1069, gnd);
OR1 OR1_1220 (s_1069, s_1070);
AND1 AND1_1219 (s_1070, s_1071);
BUF BUF_1218 (s_1071, h_data1);
DFFEARS DFFEARS_1234 (.Q(hp2_reg1), .D(hp2_reg1_REG), .CLK(s_1072), .AR(gnd), .AS(gnd), .CE(s_1073));
INV INV_1235 (s_1072, h_phi2);
AND5 AND5_1236 (s_1073, s_1074, s_1075, s_1076, s_1077, s_1078);
BUF BUF_1237 (s_1074, h_addr0);
BUF BUF_1238 (s_1075, h_addr1);
INV INV_1239 (s_1076, h_addr2);
INV INV_1240 (s_1077, h_cs_b);
INV INV_1241 (s_1078, h_rdnw);
XOR2 XOR2_1233 (hp2_reg1_REG, s_1079, gnd);
OR1 OR1_1232 (s_1079, s_1080);
AND1 AND1_1231 (s_1080, s_1081);
BUF BUF_1230 (s_1081, h_data1);
DFFEARS DFFEARS_1246 (.Q(hp2_reg6), .D(hp2_reg6_REG), .CLK(s_1082), .AR(gnd), .AS(gnd), .CE(s_1083));
INV INV_1247 (s_1082, h_phi2);
AND5 AND5_1248 (s_1083, s_1084, s_1085, s_1086, s_1087, s_1088);
BUF BUF_1249 (s_1084, h_addr0);
BUF BUF_1250 (s_1085, h_addr1);
INV INV_1251 (s_1086, h_addr2);
INV INV_1252 (s_1087, h_cs_b);
INV INV_1253 (s_1088, h_rdnw);
XOR2 XOR2_1245 (hp2_reg6_REG, s_1089, gnd);
OR1 OR1_1244 (s_1089, s_1090);
AND1 AND1_1243 (s_1090, s_1091);
BUF BUF_1242 (s_1091, h_data6);
DFFEARS DFFEARS_1258 (.Q(hp1_reg4), .D(hp1_reg4_REG), .CLK(s_1092), .AR(gnd), .AS(gnd), .CE(s_1093));
INV INV_1259 (s_1092, h_phi2);
AND5 AND5_1260 (s_1093, s_1094, s_1095, s_1096, s_1097, s_1098);
BUF BUF_1261 (s_1094, h_addr0);
INV INV_1262 (s_1095, h_addr1);
INV INV_1263 (s_1096, h_addr2);
INV INV_1264 (s_1097, h_cs_b);
INV INV_1265 (s_1098, h_rdnw);
XOR2 XOR2_1257 (hp1_reg4_REG, s_1099, gnd);
OR1 OR1_1256 (s_1099, s_1100);
AND1 AND1_1255 (s_1100, s_1101);
BUF BUF_1254 (s_1101, h_data4);
TRI TRI_1291 (.Q(h_data1), .A(s_1102), .EN(s_1103));
BUF BUF_1292 (s_1103, Com_Ctrl_611);
BUF BUF_1290 (s_1102, s_1104);
XOR2 XOR2_1289 (s_1104, s_1105, vcc);
OR5 OR5_1266 (s_1105, s_1106, s_1107, s_1108, s_1109, s_1110);
AND4 AND4_1267 (s_1106, s_1111, s_1112, s_1113, s_1114);
AND4 AND4_1272 (s_1107, s_1115, s_1116, s_1117, s_1118);
AND1 AND1_1277 (s_1108, s_1119);
AND4 AND4_1279 (s_1109, s_1120, s_1121, s_1122, s_1123);
AND4 AND4_1284 (s_1110, s_1124, s_1125, s_1126, s_1127);
INV INV_1268 (s_1111, h_addr0);
INV INV_1269 (s_1112, h_addr1);
INV INV_1270 (s_1113, h_addr2);
INV INV_1271 (s_1114, control1);
BUF BUF_1273 (s_1115, h_addr0);
INV INV_1274 (s_1116, h_addr1);
INV INV_1275 (s_1117, h_addr2);
INV INV_1276 (s_1118, ph1_reg1);
INV INV_1278 (s_1119, FB_651);
BUF BUF_1280 (s_1120, h_addr0);
BUF BUF_1281 (s_1121, h_addr1);
INV INV_1282 (s_1122, h_addr2);
INV INV_1283 (s_1123, ph2_reg1);
BUF BUF_1285 (s_1124, h_addr0);
BUF BUF_1286 (s_1125, h_addr1);
BUF BUF_1287 (s_1126, h_addr2);
INV INV_1288 (s_1127, ph4_reg1);
TRI TRI_1318 (.Q(h_data2), .A(s_1128), .EN(s_1129));
BUF BUF_1319 (s_1129, Com_Ctrl_611);
BUF BUF_1317 (s_1128, s_1130);
XOR2 XOR2_1316 (s_1130, s_1131, vcc);
OR5 OR5_1293 (s_1131, s_1132, s_1133, s_1134, s_1135, s_1136);
AND4 AND4_1294 (s_1132, s_1137, s_1138, s_1139, s_1140);
AND4 AND4_1299 (s_1133, s_1141, s_1142, s_1143, s_1144);
AND1 AND1_1304 (s_1134, s_1145);
AND4 AND4_1306 (s_1135, s_1146, s_1147, s_1148, s_1149);
AND4 AND4_1311 (s_1136, s_1150, s_1151, s_1152, s_1153);
INV INV_1295 (s_1137, h_addr0);
INV INV_1296 (s_1138, h_addr1);
INV INV_1297 (s_1139, h_addr2);
INV INV_1298 (s_1140, control2);
BUF BUF_1300 (s_1141, h_addr0);
INV INV_1301 (s_1142, h_addr1);
INV INV_1302 (s_1143, h_addr2);
INV INV_1303 (s_1144, ph1_reg2);
INV INV_1305 (s_1145, FB_648);
BUF BUF_1307 (s_1146, h_addr0);
BUF BUF_1308 (s_1147, h_addr1);
INV INV_1309 (s_1148, h_addr2);
INV INV_1310 (s_1149, ph2_reg2);
BUF BUF_1312 (s_1150, h_addr0);
BUF BUF_1313 (s_1151, h_addr1);
BUF BUF_1314 (s_1152, h_addr2);
INV INV_1315 (s_1153, ph4_reg2);
DFFEARS DFFEARS_1324 (.Q(hp1_reg6), .D(hp1_reg6_REG), .CLK(s_1154), .AR(gnd), .AS(gnd), .CE(s_1155));
INV INV_1325 (s_1154, h_phi2);
AND5 AND5_1326 (s_1155, s_1156, s_1157, s_1158, s_1159, s_1160);
BUF BUF_1327 (s_1156, h_addr0);
INV INV_1328 (s_1157, h_addr1);
INV INV_1329 (s_1158, h_addr2);
INV INV_1330 (s_1159, h_cs_b);
INV INV_1331 (s_1160, h_rdnw);
XOR2 XOR2_1323 (hp1_reg6_REG, s_1161, gnd);
OR1 OR1_1322 (s_1161, s_1162);
AND1 AND1_1321 (s_1162, s_1163);
BUF BUF_1320 (s_1163, h_data6);
DFFEARS DFFEARS_1339 (.Q(hp2_reg4), .D(hp2_reg4_REG), .CLK(s_1166), .AR(gnd), .AS(gnd), .CE(s_1167));
INV INV_1340 (s_1166, h_phi2);
AND5 AND5_1341 (s_1167, s_1168, s_1169, s_1170, s_1171, s_1172);
BUF BUF_1342 (s_1168, h_addr0);
BUF BUF_1343 (s_1169, h_addr1);
INV INV_1344 (s_1170, h_addr2);
INV INV_1345 (s_1171, h_cs_b);
INV INV_1346 (s_1172, h_rdnw);
XOR2 XOR2_1338 (hp2_reg4_REG, s_1173, gnd);
OR1 OR1_1337 (s_1173, s_1174);
AND1 AND1_1336 (s_1174, s_1175);
BUF BUF_1335 (s_1175, h_data4);
AND2 AND2_1332 (FB_5_FB_683, s_1164, s_1165);
INV INV_1333 (s_1164, control4);
INV INV_1334 (s_1165, hp3_empty);
TRI TRI_1356 (.Q(XXL_541), .A(s_1178), .EN(s_1179));
INV INV_1357 (s_1179, Com_Ctrl_609);
BUF BUF_1355 (s_1178, s_1180);
XOR2 XOR2_1354 (s_1180, s_1181, gnd);
OR1 OR1_1353 (s_1181, s_1182);
AND2 AND2_1352 (s_1182, s_1183, s_1184);
INV INV_1350 (s_1183, control5);
BUF BUF_1351 (s_1184, h_rst_b);
AND2 AND2_1347 (FB_5_FB_682, s_1176, s_1177);
BUF BUF_1348 (s_1176, control4);
BUF BUF_1349 (s_1177, hp3_full);
DFFEARS DFFEARS_1365 (.Q(hp1_reg2), .D(hp1_reg2_REG), .CLK(s_1187), .AR(gnd), .AS(gnd), .CE(s_1188));
INV INV_1366 (s_1187, h_phi2);
AND5 AND5_1367 (s_1188, s_1189, s_1190, s_1191, s_1192, s_1193);
BUF BUF_1368 (s_1189, h_addr0);
INV INV_1369 (s_1190, h_addr1);
INV INV_1370 (s_1191, h_addr2);
INV INV_1371 (s_1192, h_cs_b);
INV INV_1372 (s_1193, h_rdnw);
XOR2 XOR2_1364 (hp1_reg2_REG, s_1194, gnd);
OR1 OR1_1363 (s_1194, s_1195);
AND1 AND1_1362 (s_1195, s_1196);
BUF BUF_1361 (s_1196, h_data2);
AND2 AND2_1358 (FB_651, s_1185, s_1186);
INV INV_1359 (s_1185, FB_649);
INV INV_1360 (s_1186, FB_650);
DFFEARS DFFEARS_1383 (.Q(hp2_reg2), .D(hp2_reg2_REG), .CLK(s_1202), .AR(gnd), .AS(gnd), .CE(s_1203));
INV INV_1384 (s_1202, h_phi2);
AND5 AND5_1385 (s_1203, s_1204, s_1205, s_1206, s_1207, s_1208);
BUF BUF_1386 (s_1204, h_addr0);
BUF BUF_1387 (s_1205, h_addr1);
INV INV_1388 (s_1206, h_addr2);
INV INV_1389 (s_1207, h_cs_b);
INV INV_1390 (s_1208, h_rdnw);
XOR2 XOR2_1382 (hp2_reg2_REG, s_1209, gnd);
OR1 OR1_1381 (s_1209, s_1210);
AND1 AND1_1380 (s_1210, s_1211);
BUF BUF_1379 (s_1211, h_data2);
AND5 AND5_1373 (FB_650, s_1197, s_1198, s_1199, s_1200, s_1201);
BUF BUF_1374 (s_1197, h_addr0);
INV INV_1375 (s_1198, h_addr1);
BUF BUF_1376 (s_1199, h_addr2);
BUF BUF_1377 (s_1200, ph3_rptr);
INV INV_1378 (s_1201, ph3_regb1);
DFFEARS DFFEARS_1401 (.Q(hp1_reg1), .D(hp1_reg1_REG), .CLK(s_1217), .AR(gnd), .AS(gnd), .CE(s_1218));
INV INV_1402 (s_1217, h_phi2);
AND5 AND5_1403 (s_1218, s_1219, s_1220, s_1221, s_1222, s_1223);
BUF BUF_1404 (s_1219, h_addr0);
INV INV_1405 (s_1220, h_addr1);
INV INV_1406 (s_1221, h_addr2);
INV INV_1407 (s_1222, h_cs_b);
INV INV_1408 (s_1223, h_rdnw);
XOR2 XOR2_1400 (hp1_reg1_REG, s_1224, gnd);
OR1 OR1_1399 (s_1224, s_1225);
AND1 AND1_1398 (s_1225, s_1226);
BUF BUF_1397 (s_1226, h_data1);
AND5 AND5_1391 (FB_649, s_1212, s_1213, s_1214, s_1215, s_1216);
BUF BUF_1392 (s_1212, h_addr0);
INV INV_1393 (s_1213, h_addr1);
BUF BUF_1394 (s_1214, h_addr2);
INV INV_1395 (s_1215, ph3_rega1);
INV INV_1396 (s_1216, ph3_rptr);
TRI TRI_1423 (.Q(h_irq_b), .A(s_1229), .EN(vcc));
BUF BUF_1422 (s_1229, s_1230);
XOR2 XOR2_1421 (s_1230, s_1231, vcc);
OR2 OR2_1412 (s_1231, s_1232, s_1233);
AND3 AND3_1413 (s_1232, s_1234, s_1235, s_1236);
AND3 AND3_1417 (s_1233, s_1237, s_1238, s_1239);
BUF BUF_1414 (s_1234, control0);
BUF BUF_1415 (s_1235, ph4_state);
BUF BUF_1416 (s_1236, p_rd_b);
BUF BUF_1418 (s_1237, control0);
BUF BUF_1419 (s_1238, ph4_state);
BUF BUF_1420 (s_1239, p_wr_b);
AND2 AND2_1409 (FB_648, s_1227, s_1228);
INV INV_1410 (s_1227, FB_646);
INV INV_1411 (s_1228, FB_647);
TRI TRI_1436 (.Q(XXL_543), .A(s_1245), .EN(s_1246));
INV INV_1437 (s_1246, Com_Ctrl_609);
BUF BUF_1435 (s_1245, s_1247);
XOR2 XOR2_1434 (s_1247, s_1248, vcc);
OR1 OR1_1433 (s_1248, s_1249);
AND2 AND2_1432 (s_1249, s_1250, s_1251);
BUF BUF_1430 (s_1250, control3);
INV INV_1431 (s_1251, FB_5_nmi_flag);
AND5 AND5_1424 (FB_647, s_1240, s_1241, s_1242, s_1243, s_1244);
BUF BUF_1425 (s_1240, h_addr0);
INV INV_1426 (s_1241, h_addr1);
BUF BUF_1427 (s_1242, h_addr2);
BUF BUF_1428 (s_1243, ph3_rptr);
INV INV_1429 (s_1244, ph3_regb2);
DFFEARS DFFEARS_1448 (.Q(hp1_reg3), .D(hp1_reg3_REG), .CLK(s_1257), .AR(gnd), .AS(gnd), .CE(s_1258));
INV INV_1449 (s_1257, h_phi2);
AND5 AND5_1450 (s_1258, s_1259, s_1260, s_1261, s_1262, s_1263);
BUF BUF_1451 (s_1259, h_addr0);
INV INV_1452 (s_1260, h_addr1);
INV INV_1453 (s_1261, h_addr2);
INV INV_1454 (s_1262, h_cs_b);
INV INV_1455 (s_1263, h_rdnw);
XOR2 XOR2_1447 (hp1_reg3_REG, s_1264, gnd);
OR1 OR1_1446 (s_1264, s_1265);
AND1 AND1_1445 (s_1265, s_1266);
BUF BUF_1444 (s_1266, h_data3);
AND5 AND5_1438 (FB_646, s_1252, s_1253, s_1254, s_1255, s_1256);
BUF BUF_1439 (s_1252, h_addr0);
INV INV_1440 (s_1253, h_addr1);
BUF BUF_1441 (s_1254, h_addr2);
INV INV_1442 (s_1255, ph3_rega2);
INV INV_1443 (s_1256, ph3_rptr);
DFFEARS DFFEARS_1464 (.Q(hp2_reg3), .D(hp2_reg3_REG), .CLK(s_1270), .AR(gnd), .AS(gnd), .CE(s_1271));
INV INV_1465 (s_1270, h_phi2);
AND5 AND5_1466 (s_1271, s_1272, s_1273, s_1274, s_1275, s_1276);
BUF BUF_1467 (s_1272, h_addr0);
BUF BUF_1468 (s_1273, h_addr1);
INV INV_1469 (s_1274, h_addr2);
INV INV_1470 (s_1275, h_cs_b);
INV INV_1471 (s_1276, h_rdnw);
XOR2 XOR2_1463 (hp2_reg3_REG, s_1277, gnd);
OR1 OR1_1462 (s_1277, s_1278);
AND1 AND1_1461 (s_1278, s_1279);
BUF BUF_1460 (s_1279, h_data3);
AND3 AND3_1456 (FB_5_nmi_flag, s_1267, s_1268, s_1269);
INV INV_1457 (s_1267, FB_5_FB_682);
INV INV_1458 (s_1268, FB_5_FB_683);
INV INV_1459 (s_1269, ph3_empty);
DFFEARS DFFEARS_1476 (.Q(ph1_reg1), .D(ph1_reg1_REG), .CLK(s_1280), .AR(gnd), .AS(gnd), .CE(s_1281));
BUF BUF_1477 (s_1280, p_wr_b);
AND4 AND4_1478 (s_1281, s_1282, s_1283, s_1284, s_1285);
BUF BUF_1479 (s_1282, p_addr0);
INV INV_1480 (s_1283, p_addr1);
INV INV_1481 (s_1284, p_addr2);
INV INV_1482 (s_1285, p_cs_b);
XOR2 XOR2_1475 (ph1_reg1_REG, s_1286, gnd);
OR1 OR1_1474 (s_1286, s_1287);
AND1 AND1_1473 (s_1287, s_1288);
BUF BUF_1472 (s_1288, p_data1);
DFFEARS DFFEARS_1487 (.Q(hp4_reg3), .D(hp4_reg3_REG), .CLK(s_1289), .AR(gnd), .AS(gnd), .CE(s_1290));
INV INV_1488 (s_1289, h_phi2);
AND5 AND5_1489 (s_1290, s_1291, s_1292, s_1293, s_1294, s_1295);
BUF BUF_1490 (s_1291, h_addr0);
BUF BUF_1491 (s_1292, h_addr1);
BUF BUF_1492 (s_1293, h_addr2);
INV INV_1493 (s_1294, h_cs_b);
INV INV_1494 (s_1295, h_rdnw);
XOR2 XOR2_1486 (hp4_reg3_REG, s_1296, gnd);
OR1 OR1_1485 (s_1296, s_1297);
AND1 AND1_1484 (s_1297, s_1298);
BUF BUF_1483 (s_1298, h_data3);
DFFEARS DFFEARS_1499 (.Q(ph1_reg4), .D(ph1_reg4_REG), .CLK(s_1299), .AR(gnd), .AS(gnd), .CE(s_1300));
BUF BUF_1500 (s_1299, p_wr_b);
AND4 AND4_1501 (s_1300, s_1301, s_1302, s_1303, s_1304);
BUF BUF_1502 (s_1301, p_addr0);
INV INV_1503 (s_1302, p_addr1);
INV INV_1504 (s_1303, p_addr2);
INV INV_1505 (s_1304, p_cs_b);
XOR2 XOR2_1498 (ph1_reg4_REG, s_1305, gnd);
OR1 OR1_1497 (s_1305, s_1306);
AND1 AND1_1496 (s_1306, s_1307);
BUF BUF_1495 (s_1307, p_data4);
DFFEARS DFFEARS_1510 (.Q(hp4_reg6), .D(hp4_reg6_REG), .CLK(s_1308), .AR(gnd), .AS(gnd), .CE(s_1309));
INV INV_1511 (s_1308, h_phi2);
AND5 AND5_1512 (s_1309, s_1310, s_1311, s_1312, s_1313, s_1314);
BUF BUF_1513 (s_1310, h_addr0);
BUF BUF_1514 (s_1311, h_addr1);
BUF BUF_1515 (s_1312, h_addr2);
INV INV_1516 (s_1313, h_cs_b);
INV INV_1517 (s_1314, h_rdnw);
XOR2 XOR2_1509 (hp4_reg6_REG, s_1315, gnd);
OR1 OR1_1508 (s_1315, s_1316);
AND1 AND1_1507 (s_1316, s_1317);
BUF BUF_1506 (s_1317, h_data6);
DFFEARS DFFEARS_1522 (.Q(ph1_reg0), .D(ph1_reg0_REG), .CLK(s_1318), .AR(gnd), .AS(gnd), .CE(s_1319));
BUF BUF_1523 (s_1318, p_wr_b);
AND4 AND4_1524 (s_1319, s_1320, s_1321, s_1322, s_1323);
BUF BUF_1525 (s_1320, p_addr0);
INV INV_1526 (s_1321, p_addr1);
INV INV_1527 (s_1322, p_addr2);
INV INV_1528 (s_1323, p_cs_b);
XOR2 XOR2_1521 (ph1_reg0_REG, s_1324, gnd);
OR1 OR1_1520 (s_1324, s_1325);
AND1 AND1_1519 (s_1325, s_1326);
BUF BUF_1518 (s_1326, p_data0);
TFFEARS TFFEARS_1533 (.Q(ph3_rptr), .T(ph3_rptr_T), .CLK(s_1329), .AR(s_1330), .AS(gnd), .CE(s_1331));
INV INV_1534 (s_1329, h_phi2);
AND1 AND1_1535 (s_1330, s_1332);
INV INV_1536 (s_1332, FB_618);
AND6 AND6_1537 (s_1331, s_1333, s_1334, s_1335, s_1336, s_1337, s_1338);
BUF BUF_1538 (s_1333, h_addr0);
INV INV_1539 (s_1334, h_addr1);
BUF BUF_1540 (s_1335, h_addr2);
INV INV_1541 (s_1336, h_cs_b);
BUF BUF_1542 (s_1337, h_rdnw);
INV INV_1543 (s_1338, ph3_empty);
XOR2 XOR2_1532 (ph3_rptr_T, vcc, gnd);
AND2 AND2_1529 (FB_642, s_1327, s_1328);
INV INV_1530 (s_1327, FB_640);
INV INV_1531 (s_1328, FB_641);
DFFEARS DFFEARS_1548 (.Q(hp4_reg4), .D(hp4_reg4_REG), .CLK(s_1339), .AR(gnd), .AS(gnd), .CE(s_1340));
INV INV_1549 (s_1339, h_phi2);
AND5 AND5_1550 (s_1340, s_1341, s_1342, s_1343, s_1344, s_1345);
BUF BUF_1551 (s_1341, h_addr0);
BUF BUF_1552 (s_1342, h_addr1);
BUF BUF_1553 (s_1343, h_addr2);
INV INV_1554 (s_1344, h_cs_b);
INV INV_1555 (s_1345, h_rdnw);
XOR2 XOR2_1547 (hp4_reg4_REG, s_1346, gnd);
OR1 OR1_1546 (s_1346, s_1347);
AND1 AND1_1545 (s_1347, s_1348);
BUF BUF_1544 (s_1348, h_data4);
TRI TRI_1581 (.Q(h_data3), .A(s_1349), .EN(s_1350));
BUF BUF_1582 (s_1350, Com_Ctrl_611);
BUF BUF_1580 (s_1349, s_1351);
XOR2 XOR2_1579 (s_1351, s_1352, vcc);
OR5 OR5_1556 (s_1352, s_1353, s_1354, s_1355, s_1356, s_1357);
AND4 AND4_1557 (s_1353, s_1358, s_1359, s_1360, s_1361);
AND4 AND4_1562 (s_1354, s_1362, s_1363, s_1364, s_1365);
AND1 AND1_1567 (s_1355, s_1366);
AND4 AND4_1569 (s_1356, s_1367, s_1368, s_1369, s_1370);
AND4 AND4_1574 (s_1357, s_1371, s_1372, s_1373, s_1374);
INV INV_1558 (s_1358, h_addr0);
INV INV_1559 (s_1359, h_addr1);
INV INV_1560 (s_1360, h_addr2);
INV INV_1561 (s_1361, control3);
BUF BUF_1563 (s_1362, h_addr0);
INV INV_1564 (s_1363, h_addr1);
INV INV_1565 (s_1364, h_addr2);
INV INV_1566 (s_1365, ph1_reg3);
INV INV_1568 (s_1366, FB_645);
BUF BUF_1570 (s_1367, h_addr0);
BUF BUF_1571 (s_1368, h_addr1);
INV INV_1572 (s_1369, h_addr2);
INV INV_1573 (s_1370, ph2_reg3);
BUF BUF_1575 (s_1371, h_addr0);
BUF BUF_1576 (s_1372, h_addr1);
BUF BUF_1577 (s_1373, h_addr2);
INV INV_1578 (s_1374, ph4_reg3);
DFFEARS DFFEARS_1590 (.Q(ph3_regb6), .D(ph3_regb6_REG), .CLK(s_1377), .AR(gnd), .AS(gnd), .CE(s_1378));
BUF BUF_1591 (s_1377, p_wr_b);
AND5 AND5_1592 (s_1378, s_1379, s_1380, s_1381, s_1382, s_1383);
BUF BUF_1593 (s_1379, p_addr0);
INV INV_1594 (s_1380, p_addr1);
BUF BUF_1595 (s_1381, p_addr2);
INV INV_1596 (s_1382, p_cs_b);
BUF BUF_1597 (s_1383, ph3_wptr);
XOR2 XOR2_1589 (ph3_regb6_REG, s_1384, gnd);
OR1 OR1_1588 (s_1384, s_1385);
AND1 AND1_1587 (s_1385, s_1386);
BUF BUF_1586 (s_1386, p_data6);
AND2 AND2_1583 (FB_645, s_1375, s_1376);
INV INV_1584 (s_1375, FB_643);
INV INV_1585 (s_1376, FB_644);
DFFEARS DFFEARS_1608 (.Q(hp4_reg2), .D(hp4_reg2_REG), .CLK(s_1392), .AR(gnd), .AS(gnd), .CE(s_1393));
INV INV_1609 (s_1392, h_phi2);
AND5 AND5_1610 (s_1393, s_1394, s_1395, s_1396, s_1397, s_1398);
BUF BUF_1611 (s_1394, h_addr0);
BUF BUF_1612 (s_1395, h_addr1);
BUF BUF_1613 (s_1396, h_addr2);
INV INV_1614 (s_1397, h_cs_b);
INV INV_1615 (s_1398, h_rdnw);
XOR2 XOR2_1607 (hp4_reg2_REG, s_1399, gnd);
OR1 OR1_1606 (s_1399, s_1400);
AND1 AND1_1605 (s_1400, s_1401);
BUF BUF_1604 (s_1401, h_data2);
AND5 AND5_1598 (FB_644, s_1387, s_1388, s_1389, s_1390, s_1391);
BUF BUF_1599 (s_1387, h_addr0);
INV INV_1600 (s_1388, h_addr1);
BUF BUF_1601 (s_1389, h_addr2);
BUF BUF_1602 (s_1390, ph3_rptr);
INV INV_1603 (s_1391, ph3_regb3);
DFFEARS DFFEARS_1626 (.Q(ph3_regb7), .D(ph3_regb7_REG), .CLK(s_1407), .AR(gnd), .AS(gnd), .CE(s_1408));
BUF BUF_1627 (s_1407, p_wr_b);
AND5 AND5_1628 (s_1408, s_1409, s_1410, s_1411, s_1412, s_1413);
BUF BUF_1629 (s_1409, p_addr0);
INV INV_1630 (s_1410, p_addr1);
BUF BUF_1631 (s_1411, p_addr2);
INV INV_1632 (s_1412, p_cs_b);
BUF BUF_1633 (s_1413, ph3_wptr);
XOR2 XOR2_1625 (ph3_regb7_REG, s_1414, gnd);
OR1 OR1_1624 (s_1414, s_1415);
AND1 AND1_1623 (s_1415, s_1416);
BUF BUF_1622 (s_1416, p_data7);
AND5 AND5_1616 (FB_643, s_1402, s_1403, s_1404, s_1405, s_1406);
BUF BUF_1617 (s_1402, h_addr0);
INV INV_1618 (s_1403, h_addr1);
BUF BUF_1619 (s_1404, h_addr2);
INV INV_1620 (s_1405, ph3_rega3);
INV INV_1621 (s_1406, ph3_rptr);
DFFEARS DFFEARS_1638 (.Q(ph3_regb5), .D(ph3_regb5_REG), .CLK(s_1417), .AR(gnd), .AS(gnd), .CE(s_1418));
BUF BUF_1639 (s_1417, p_wr_b);
AND5 AND5_1640 (s_1418, s_1419, s_1420, s_1421, s_1422, s_1423);
BUF BUF_1641 (s_1419, p_addr0);
INV INV_1642 (s_1420, p_addr1);
BUF BUF_1643 (s_1421, p_addr2);
INV INV_1644 (s_1422, p_cs_b);
BUF BUF_1645 (s_1423, ph3_wptr);
XOR2 XOR2_1637 (ph3_regb5_REG, s_1424, gnd);
OR1 OR1_1636 (s_1424, s_1425);
AND1 AND1_1635 (s_1425, s_1426);
BUF BUF_1634 (s_1426, p_data5);
TRI TRI_1671 (.Q(h_data4), .A(s_1427), .EN(s_1428));
BUF BUF_1672 (s_1428, Com_Ctrl_611);
BUF BUF_1670 (s_1427, s_1429);
XOR2 XOR2_1669 (s_1429, s_1430, vcc);
OR5 OR5_1646 (s_1430, s_1431, s_1432, s_1433, s_1434, s_1435);
AND4 AND4_1647 (s_1431, s_1436, s_1437, s_1438, s_1439);
AND4 AND4_1652 (s_1432, s_1440, s_1441, s_1442, s_1443);
AND1 AND1_1657 (s_1433, s_1444);
AND4 AND4_1659 (s_1434, s_1445, s_1446, s_1447, s_1448);
AND4 AND4_1664 (s_1435, s_1449, s_1450, s_1451, s_1452);
INV INV_1648 (s_1436, h_addr0);
INV INV_1649 (s_1437, h_addr1);
INV INV_1650 (s_1438, h_addr2);
INV INV_1651 (s_1439, control4);
BUF BUF_1653 (s_1440, h_addr0);
INV INV_1654 (s_1441, h_addr1);
INV INV_1655 (s_1442, h_addr2);
INV INV_1656 (s_1443, ph1_reg4);
INV INV_1658 (s_1444, FB_642);
BUF BUF_1660 (s_1445, h_addr0);
BUF BUF_1661 (s_1446, h_addr1);
INV INV_1662 (s_1447, h_addr2);
INV INV_1663 (s_1448, ph2_reg4);
BUF BUF_1665 (s_1449, h_addr0);
BUF BUF_1666 (s_1450, h_addr1);
BUF BUF_1667 (s_1451, h_addr2);
INV INV_1668 (s_1452, ph4_reg4);
DFFEARS DFFEARS_1683 (.Q(ph3_regb4), .D(ph3_regb4_REG), .CLK(s_1458), .AR(gnd), .AS(gnd), .CE(s_1459));
BUF BUF_1684 (s_1458, p_wr_b);
AND5 AND5_1685 (s_1459, s_1460, s_1461, s_1462, s_1463, s_1464);
BUF BUF_1686 (s_1460, p_addr0);
INV INV_1687 (s_1461, p_addr1);
BUF BUF_1688 (s_1462, p_addr2);
INV INV_1689 (s_1463, p_cs_b);
BUF BUF_1690 (s_1464, ph3_wptr);
XOR2 XOR2_1682 (ph3_regb4_REG, s_1465, gnd);
OR1 OR1_1681 (s_1465, s_1466);
AND1 AND1_1680 (s_1466, s_1467);
BUF BUF_1679 (s_1467, p_data4);
AND5 AND5_1673 (FB_641, s_1453, s_1454, s_1455, s_1456, s_1457);
BUF BUF_1674 (s_1453, h_addr0);
INV INV_1675 (s_1454, h_addr1);
BUF BUF_1676 (s_1455, h_addr2);
BUF BUF_1677 (s_1456, ph3_rptr);
INV INV_1678 (s_1457, ph3_regb4);
TFFEARS TFFEARS_1698 (.Q(hp3_wptr), .T(hp3_wptr_T), .CLK(s_1473), .AR(s_1474), .AS(gnd), .CE(s_1475));
INV INV_1699 (s_1473, h_phi2);
AND1 AND1_1700 (s_1474, s_1476);
INV INV_1701 (s_1476, FB_618);
AND6 AND6_1702 (s_1475, s_1477, s_1478, s_1479, s_1480, s_1481, s_1482);
BUF BUF_1703 (s_1477, h_addr0);
INV INV_1704 (s_1478, h_addr1);
BUF BUF_1705 (s_1479, h_addr2);
INV INV_1706 (s_1480, h_cs_b);
INV INV_1707 (s_1481, h_rdnw);
INV INV_1708 (s_1482, hp3_full);
XOR2 XOR2_1697 (hp3_wptr_T, vcc, gnd);
AND5 AND5_1691 (FB_640, s_1468, s_1469, s_1470, s_1471, s_1472);
BUF BUF_1692 (s_1468, h_addr0);
INV INV_1693 (s_1469, h_addr1);
BUF BUF_1694 (s_1470, h_addr2);
INV INV_1695 (s_1471, ph3_rega4);
INV INV_1696 (s_1472, ph3_rptr);
LATCH LATCH_1724 (.Q(Com_Ctrl_611), .D(XXL_613), .EN(s_1485), .AR(gnd), .AS(gnd), .CE(vcc));
XOR2 XOR2_1723 (XXL_613, s_1486, gnd);
OR2 OR2_1712 (s_1486, s_1487, s_1488);
AND4 AND4_1713 (s_1487, s_1489, s_1490, s_1491, s_1492);
AND4 AND4_1718 (s_1488, s_1493, s_1494, s_1495, s_1496);
INV INV_1714 (s_1489, h_cs_b);
BUF BUF_1715 (s_1490, h_phi2);
BUF BUF_1716 (s_1491, h_rdnw);
BUF BUF_1717 (s_1492, p_rd_b);
INV INV_1719 (s_1493, h_cs_b);
BUF BUF_1720 (s_1494, h_phi2);
BUF BUF_1721 (s_1495, h_rdnw);
BUF BUF_1722 (s_1496, p_wr_b);
AND2 AND2_1709 (FB_618, s_1483, s_1484);
BUF BUF_1710 (s_1483, h_rst_b);
INV INV_1711 (s_1484, control6);
DFFEARS DFFEARS_1729 (.Q(ph2_reg6), .D(ph2_reg6_REG), .CLK(s_1497), .AR(gnd), .AS(gnd), .CE(s_1498));
BUF BUF_1730 (s_1497, p_wr_b);
AND4 AND4_1731 (s_1498, s_1499, s_1500, s_1501, s_1502);
BUF BUF_1732 (s_1499, p_addr0);
BUF BUF_1733 (s_1500, p_addr1);
INV INV_1734 (s_1501, p_addr2);
INV INV_1735 (s_1502, p_cs_b);
XOR2 XOR2_1728 (ph2_reg6_REG, s_1503, gnd);
OR1 OR1_1727 (s_1503, s_1504);
AND1 AND1_1726 (s_1504, s_1505);
BUF BUF_1725 (s_1505, p_data6);
DFFEARS DFFEARS_1740 (.Q(ph2_reg0), .D(ph2_reg0_REG), .CLK(s_1506), .AR(gnd), .AS(gnd), .CE(s_1507));
BUF BUF_1741 (s_1506, p_wr_b);
AND4 AND4_1742 (s_1507, s_1508, s_1509, s_1510, s_1511);
BUF BUF_1743 (s_1508, p_addr0);
BUF BUF_1744 (s_1509, p_addr1);
INV INV_1745 (s_1510, p_addr2);
INV INV_1746 (s_1511, p_cs_b);
XOR2 XOR2_1739 (ph2_reg0_REG, s_1512, gnd);
OR1 OR1_1738 (s_1512, s_1513);
AND1 AND1_1737 (s_1513, s_1514);
BUF BUF_1736 (s_1514, p_data0);
TRI TRI_1772 (.Q(h_data5), .A(s_1515), .EN(s_1516));
BUF BUF_1773 (s_1516, Com_Ctrl_611);
BUF BUF_1771 (s_1515, s_1517);
XOR2 XOR2_1770 (s_1517, s_1518, vcc);
OR5 OR5_1747 (s_1518, s_1519, s_1520, s_1521, s_1522, s_1523);
AND4 AND4_1748 (s_1519, s_1524, s_1525, s_1526, s_1527);
AND4 AND4_1753 (s_1520, s_1528, s_1529, s_1530, s_1531);
AND1 AND1_1758 (s_1521, s_1532);
AND4 AND4_1760 (s_1522, s_1533, s_1534, s_1535, s_1536);
AND4 AND4_1765 (s_1523, s_1537, s_1538, s_1539, s_1540);
INV INV_1749 (s_1524, h_addr0);
INV INV_1750 (s_1525, h_addr1);
INV INV_1751 (s_1526, h_addr2);
INV INV_1752 (s_1527, control5);
BUF BUF_1754 (s_1528, h_addr0);
INV INV_1755 (s_1529, h_addr1);
INV INV_1756 (s_1530, h_addr2);
INV INV_1757 (s_1531, ph1_reg5);
INV INV_1759 (s_1532, FB_639);
BUF BUF_1761 (s_1533, h_addr0);
BUF BUF_1762 (s_1534, h_addr1);
INV INV_1763 (s_1535, h_addr2);
INV INV_1764 (s_1536, ph2_reg5);
BUF BUF_1766 (s_1537, h_addr0);
BUF BUF_1767 (s_1538, h_addr1);
BUF BUF_1768 (s_1539, h_addr2);
INV INV_1769 (s_1540, ph4_reg5);
DFFEARS DFFEARS_1778 (.Q(ph1_reg5), .D(ph1_reg5_REG), .CLK(s_1541), .AR(gnd), .AS(gnd), .CE(s_1542));
BUF BUF_1779 (s_1541, p_wr_b);
AND4 AND4_1780 (s_1542, s_1543, s_1544, s_1545, s_1546);
BUF BUF_1781 (s_1543, p_addr0);
INV INV_1782 (s_1544, p_addr1);
INV INV_1783 (s_1545, p_addr2);
INV INV_1784 (s_1546, p_cs_b);
XOR2 XOR2_1777 (ph1_reg5_REG, s_1547, gnd);
OR1 OR1_1776 (s_1547, s_1548);
AND1 AND1_1775 (s_1548, s_1549);
BUF BUF_1774 (s_1549, p_data5);
DFFEARS DFFEARS_1789 (.Q(ph2_reg3), .D(ph2_reg3_REG), .CLK(s_1550), .AR(gnd), .AS(gnd), .CE(s_1551));
BUF BUF_1790 (s_1550, p_wr_b);
AND4 AND4_1791 (s_1551, s_1552, s_1553, s_1554, s_1555);
BUF BUF_1792 (s_1552, p_addr0);
BUF BUF_1793 (s_1553, p_addr1);
INV INV_1794 (s_1554, p_addr2);
INV INV_1795 (s_1555, p_cs_b);
XOR2 XOR2_1788 (ph2_reg3_REG, s_1556, gnd);
OR1 OR1_1787 (s_1556, s_1557);
AND1 AND1_1786 (s_1557, s_1558);
BUF BUF_1785 (s_1558, p_data3);
DFFEARS DFFEARS_1800 (.Q(ph2_reg4), .D(ph2_reg4_REG), .CLK(s_1559), .AR(gnd), .AS(gnd), .CE(s_1560));
BUF BUF_1801 (s_1559, p_wr_b);
AND4 AND4_1802 (s_1560, s_1561, s_1562, s_1563, s_1564);
BUF BUF_1803 (s_1561, p_addr0);
BUF BUF_1804 (s_1562, p_addr1);
INV INV_1805 (s_1563, p_addr2);
INV INV_1806 (s_1564, p_cs_b);
XOR2 XOR2_1799 (ph2_reg4_REG, s_1565, gnd);
OR1 OR1_1798 (s_1565, s_1566);
AND1 AND1_1797 (s_1566, s_1567);
BUF BUF_1796 (s_1567, p_data4);
DFFEARS DFFEARS_1811 (.Q(ph1_reg6), .D(ph1_reg6_REG), .CLK(s_1568), .AR(gnd), .AS(gnd), .CE(s_1569));
BUF BUF_1812 (s_1568, p_wr_b);
AND4 AND4_1813 (s_1569, s_1570, s_1571, s_1572, s_1573);
BUF BUF_1814 (s_1570, p_addr0);
INV INV_1815 (s_1571, p_addr1);
INV INV_1816 (s_1572, p_addr2);
INV INV_1817 (s_1573, p_cs_b);
XOR2 XOR2_1810 (ph1_reg6_REG, s_1574, gnd);
OR1 OR1_1809 (s_1574, s_1575);
AND1 AND1_1808 (s_1575, s_1576);
BUF BUF_1807 (s_1576, p_data6);
DFFEARS DFFEARS_1822 (.Q(ph1_reg7), .D(ph1_reg7_REG), .CLK(s_1577), .AR(gnd), .AS(gnd), .CE(s_1578));
BUF BUF_1823 (s_1577, p_wr_b);
AND4 AND4_1824 (s_1578, s_1579, s_1580, s_1581, s_1582);
BUF BUF_1825 (s_1579, p_addr0);
INV INV_1826 (s_1580, p_addr1);
INV INV_1827 (s_1581, p_addr2);
INV INV_1828 (s_1582, p_cs_b);
XOR2 XOR2_1821 (ph1_reg7_REG, s_1583, gnd);
OR1 OR1_1820 (s_1583, s_1584);
AND1 AND1_1819 (s_1584, s_1585);
BUF BUF_1818 (s_1585, p_data7);
DFFEARS DFFEARS_1833 (.Q(ph2_reg1), .D(ph2_reg1_REG), .CLK(s_1586), .AR(gnd), .AS(gnd), .CE(s_1587));
BUF BUF_1834 (s_1586, p_wr_b);
AND4 AND4_1835 (s_1587, s_1588, s_1589, s_1590, s_1591);
BUF BUF_1836 (s_1588, p_addr0);
BUF BUF_1837 (s_1589, p_addr1);
INV INV_1838 (s_1590, p_addr2);
INV INV_1839 (s_1591, p_cs_b);
XOR2 XOR2_1832 (ph2_reg1_REG, s_1592, gnd);
OR1 OR1_1831 (s_1592, s_1593);
AND1 AND1_1830 (s_1593, s_1594);
BUF BUF_1829 (s_1594, p_data1);
DFFEARS DFFEARS_1844 (.Q(ph1_reg2), .D(ph1_reg2_REG), .CLK(s_1595), .AR(gnd), .AS(gnd), .CE(s_1596));
BUF BUF_1845 (s_1595, p_wr_b);
AND4 AND4_1846 (s_1596, s_1597, s_1598, s_1599, s_1600);
BUF BUF_1847 (s_1597, p_addr0);
INV INV_1848 (s_1598, p_addr1);
INV INV_1849 (s_1599, p_addr2);
INV INV_1850 (s_1600, p_cs_b);
XOR2 XOR2_1843 (ph1_reg2_REG, s_1601, gnd);
OR1 OR1_1842 (s_1601, s_1602);
AND1 AND1_1841 (s_1602, s_1603);
BUF BUF_1840 (s_1603, p_data2);
TRI TRI_1876 (.Q(h_data6), .A(s_1604), .EN(s_1605));
BUF BUF_1877 (s_1605, Com_Ctrl_611);
BUF BUF_1875 (s_1604, s_1606);
XOR2 XOR2_1874 (s_1606, s_1607, gnd);
OR5 OR5_1851 (s_1607, s_1608, s_1609, s_1610, s_1611, s_1612);
AND4 AND4_1852 (s_1608, s_1613, s_1614, s_1615, s_1616);
AND4 AND4_1857 (s_1609, s_1617, s_1618, s_1619, s_1620);
AND1 AND1_1862 (s_1610, s_1621);
AND4 AND4_1864 (s_1611, s_1622, s_1623, s_1624, s_1625);
AND4 AND4_1869 (s_1612, s_1626, s_1627, s_1628, s_1629);
INV INV_1853 (s_1613, h_addr0);
INV INV_1854 (s_1614, h_addr1);
INV INV_1855 (s_1615, h_addr2);
INV INV_1856 (s_1616, hp1_state);
BUF BUF_1858 (s_1617, h_addr0);
INV INV_1859 (s_1618, h_addr1);
INV INV_1860 (s_1619, h_addr2);
BUF BUF_1861 (s_1620, ph1_reg6);
BUF BUF_1863 (s_1621, XXL_684);
INV INV_1865 (s_1622, h_addr0);
BUF BUF_1866 (s_1623, h_addr1);
BUF BUF_1867 (s_1624, h_addr2);
INV INV_1868 (s_1625, hp4_state);
BUF BUF_1870 (s_1626, h_addr0);
BUF BUF_1871 (s_1627, h_addr1);
BUF BUF_1872 (s_1628, h_addr2);
BUF BUF_1873 (s_1629, ph4_reg6);
DFFEARS DFFEARS_1882 (.Q(ph1_reg3), .D(ph1_reg3_REG), .CLK(s_1630), .AR(gnd), .AS(gnd), .CE(s_1631));
BUF BUF_1883 (s_1630, p_wr_b);
AND4 AND4_1884 (s_1631, s_1632, s_1633, s_1634, s_1635);
BUF BUF_1885 (s_1632, p_addr0);
INV INV_1886 (s_1633, p_addr1);
INV INV_1887 (s_1634, p_addr2);
INV INV_1888 (s_1635, p_cs_b);
XOR2 XOR2_1881 (ph1_reg3_REG, s_1636, gnd);
OR1 OR1_1880 (s_1636, s_1637);
AND1 AND1_1879 (s_1637, s_1638);
BUF BUF_1878 (s_1638, p_data3);
DFFEARS DFFEARS_1896 (.Q(ph2_reg2), .D(ph2_reg2_REG), .CLK(s_1641), .AR(gnd), .AS(gnd), .CE(s_1642));
BUF BUF_1897 (s_1641, p_wr_b);
AND4 AND4_1898 (s_1642, s_1643, s_1644, s_1645, s_1646);
BUF BUF_1899 (s_1643, p_addr0);
BUF BUF_1900 (s_1644, p_addr1);
INV INV_1901 (s_1645, p_addr2);
INV INV_1902 (s_1646, p_cs_b);
XOR2 XOR2_1895 (ph2_reg2_REG, s_1647, gnd);
OR1 OR1_1894 (s_1647, s_1648);
AND1 AND1_1893 (s_1648, s_1649);
BUF BUF_1892 (s_1649, p_data2);
AND2 AND2_1889 (FB_639, s_1639, s_1640);
INV INV_1890 (s_1639, FB_637);
INV INV_1891 (s_1640, FB_638);
TRI TRI_1916 (.Q(h_data7), .A(s_1655), .EN(s_1656));
BUF BUF_1917 (s_1656, Com_Ctrl_611);
BUF BUF_1915 (s_1655, s_1657);
XOR2 XOR2_1914 (s_1657, s_1658, gnd);
OR2 OR2_1909 (s_1658, s_1659, s_1660);
AND1 AND1_1910 (s_1659, s_1661);
AND1 AND1_1912 (s_1660, s_1662);
BUF BUF_1911 (s_1661, XXL_688);
BUF BUF_1913 (s_1662, XXL_687);
AND5 AND5_1903 (FB_638, s_1650, s_1651, s_1652, s_1653, s_1654);
BUF BUF_1904 (s_1650, h_addr0);
INV INV_1905 (s_1651, h_addr1);
BUF BUF_1906 (s_1652, h_addr2);
BUF BUF_1907 (s_1653, ph3_rptr);
INV INV_1908 (s_1654, ph3_regb5);
TFFEARS TFFEARS_1925 (.Q(ph3_wptr), .T(ph3_wptr_T), .CLK(s_1668), .AR(gnd), .AS(s_1669), .CE(s_1670));
BUF BUF_1926 (s_1668, p_wr_b);
AND1 AND1_1927 (s_1669, s_1671);
INV INV_1928 (s_1671, FB_7_FB_618);
AND5 AND5_1929 (s_1670, s_1672, s_1673, s_1674, s_1675, s_1676);
BUF BUF_1930 (s_1672, p_addr0);
INV INV_1931 (s_1673, p_addr1);
BUF BUF_1932 (s_1674, p_addr2);
INV INV_1933 (s_1675, p_cs_b);
INV INV_1934 (s_1676, ph3_full);
XOR2 XOR2_1924 (ph3_wptr_T, vcc, gnd);
AND5 AND5_1918 (FB_637, s_1663, s_1664, s_1665, s_1666, s_1667);
BUF BUF_1919 (s_1663, h_addr0);
INV INV_1920 (s_1664, h_addr1);
BUF BUF_1921 (s_1665, h_addr2);
INV INV_1922 (s_1666, ph3_rega5);
INV INV_1923 (s_1667, ph3_rptr);
TFFEARS TFFEARS_1939 (.Q(hp3_rptr), .T(hp3_rptr_T), .CLK(s_1679), .AR(s_1680), .AS(gnd), .CE(s_1681));
BUF BUF_1940 (s_1679, p_rd_b);
AND1 AND1_1941 (s_1680, s_1682);
INV INV_1942 (s_1682, FB_7_FB_618);
AND5 AND5_1943 (s_1681, s_1683, s_1684, s_1685, s_1686, s_1687);
INV INV_1944 (s_1683, hp3_empty);
BUF BUF_1945 (s_1684, p_addr0);
INV INV_1946 (s_1685, p_addr1);
BUF BUF_1947 (s_1686, p_addr2);
INV INV_1948 (s_1687, p_cs_b);
XOR2 XOR2_1938 (hp3_rptr_T, vcc, gnd);
AND2 AND2_1935 (FB_7_FB_618, s_1677, s_1678);
BUF BUF_1936 (s_1677, h_rst_b);
INV INV_1937 (s_1678, control6);
DFFEARS DFFEARS_1953 (.Q(ph4_reg2), .D(ph4_reg2_REG), .CLK(s_1688), .AR(gnd), .AS(gnd), .CE(s_1689));
BUF BUF_1954 (s_1688, p_wr_b);
AND4 AND4_1955 (s_1689, s_1690, s_1691, s_1692, s_1693);
BUF BUF_1956 (s_1690, p_addr0);
BUF BUF_1957 (s_1691, p_addr1);
BUF BUF_1958 (s_1692, p_addr2);
INV INV_1959 (s_1693, p_cs_b);
XOR2 XOR2_1952 (ph4_reg2_REG, s_1694, gnd);
OR1 OR1_1951 (s_1694, s_1695);
AND1 AND1_1950 (s_1695, s_1696);
BUF BUF_1949 (s_1696, p_data2);
DFFEARS DFFEARS_1971 (.Q(ph3_empty), .D(ph3_empty_REG), .CLK(s_1699), .AR(s_1700), .AS(gnd), .CE(s_1701));
INV INV_1972 (s_1699, h_phi2);
AND1 AND1_1973 (s_1700, s_1702);
INV INV_1974 (s_1702, FB_681);
AND6 AND6_1975 (s_1701, s_1703, s_1704, s_1705, s_1706, s_1707, s_1708);
BUF BUF_1976 (s_1703, h_addr0);
INV INV_1977 (s_1704, h_addr1);
BUF BUF_1978 (s_1705, h_addr2);
INV INV_1979 (s_1706, h_cs_b);
BUF BUF_1980 (s_1707, h_rdnw);
INV INV_1981 (s_1708, ph3_empty);
XOR2 XOR2_1970 (ph3_empty_REG, s_1709, gnd);
OR2 OR2_1963 (s_1709, s_1710, s_1711);
AND2 AND2_1964 (s_1710, s_1712, s_1713);
AND2 AND2_1967 (s_1711, s_1714, s_1715);
BUF BUF_1965 (s_1712, ph3_rptr);
INV INV_1966 (s_1713, ph3_wptr);
INV INV_1968 (s_1714, ph3_rptr);
BUF BUF_1969 (s_1715, ph3_wptr);
AND2 AND2_1960 (FB_8_FB_618, s_1697, s_1698);
BUF BUF_1961 (s_1697, h_rst_b);
INV INV_1962 (s_1698, control6);
DFFEARS DFFEARS_1996 (.Q(ph3_full), .D(ph3_full_REG), .CLK(s_1721), .AR(s_1722), .AS(gnd), .CE(s_1723));
BUF BUF_1997 (s_1721, p_wr_b);
AND1 AND1_1998 (s_1722, s_1724);
INV INV_1999 (s_1724, FB_663);
AND5 AND5_2000 (s_1723, s_1725, s_1726, s_1727, s_1728, s_1729);
BUF BUF_2001 (s_1725, p_addr0);
INV INV_2002 (s_1726, p_addr1);
BUF BUF_2003 (s_1727, p_addr2);
INV INV_2004 (s_1728, p_cs_b);
INV INV_2005 (s_1729, ph3_full);
XOR2 XOR2_1995 (ph3_full_REG, s_1730, gnd);
OR2 OR2_1988 (s_1730, s_1731, s_1732);
AND2 AND2_1989 (s_1731, s_1733, s_1734);
AND2 AND2_1992 (s_1732, s_1735, s_1736);
BUF BUF_1990 (s_1733, ph3_rptr);
INV INV_1991 (s_1734, ph3_wptr);
INV INV_1993 (s_1735, ph3_rptr);
BUF BUF_1994 (s_1736, ph3_wptr);
AND5 AND5_1982 (FB_674, s_1716, s_1717, s_1718, s_1719, s_1720);
BUF BUF_1983 (s_1716, p_addr0);
INV INV_1984 (s_1717, p_addr1);
BUF BUF_1985 (s_1718, p_addr2);
INV INV_1986 (s_1719, p_cs_b);
INV INV_1987 (s_1720, p_rd_b);
DFFEARS DFFEARS_2010 (.Q(ph4_reg0), .D(ph4_reg0_REG), .CLK(s_1737), .AR(gnd), .AS(gnd), .CE(s_1738));
BUF BUF_2011 (s_1737, p_wr_b);
AND4 AND4_2012 (s_1738, s_1739, s_1740, s_1741, s_1742);
BUF BUF_2013 (s_1739, p_addr0);
BUF BUF_2014 (s_1740, p_addr1);
BUF BUF_2015 (s_1741, p_addr2);
INV INV_2016 (s_1742, p_cs_b);
XOR2 XOR2_2009 (ph4_reg0_REG, s_1743, gnd);
OR1 OR1_2008 (s_1743, s_1744);
AND1 AND1_2007 (s_1744, s_1745);
BUF BUF_2006 (s_1745, p_data0);
LATCH LATCH_2023 (.Q(Com_Ctrl_610), .D(XXL_615), .EN(s_1746), .AR(gnd), .AS(gnd), .CE(vcc));
XOR2 XOR2_2022 (XXL_615, s_1747, gnd);
OR1 OR1_2021 (s_1747, s_1748);
AND3 AND3_2020 (s_1748, s_1749, s_1750, s_1751);
INV INV_2017 (s_1749, p_cs_b);
INV INV_2018 (s_1750, p_rd_b);
BUF BUF_2019 (s_1751, p_wr_b);
DFFEARS DFFEARS_2032 (.Q(hp3_empty), .D(hp3_empty_REG), .CLK(s_1752), .AR(s_1753), .AS(s_1754), .CE(s_1755));
BUF BUF_2033 (s_1752, p_rd_b);
AND6 AND6_2034 (s_1753, s_1756, s_1757, s_1758, s_1759, s_1760, s_1761);
BUF BUF_2035 (s_1756, h_addr0);
INV INV_2036 (s_1757, h_addr1);
BUF BUF_2037 (s_1758, h_addr2);
INV INV_2038 (s_1759, h_cs_b);
BUF BUF_2039 (s_1760, h_phi2);
INV INV_2040 (s_1761, h_rdnw);
AND1 AND1_2041 (s_1754, s_1762);
INV INV_2042 (s_1762, FB_8_FB_618);
AND5 AND5_2043 (s_1755, s_1763, s_1764, s_1765, s_1766, s_1767);
INV INV_2044 (s_1763, hp3_empty);
BUF BUF_2045 (s_1764, p_addr0);
INV INV_2046 (s_1765, p_addr1);
BUF BUF_2047 (s_1766, p_addr2);
INV INV_2048 (s_1767, p_cs_b);
XOR2 XOR2_2031 (hp3_empty_REG, s_1768, gnd);
OR2 OR2_2024 (s_1768, s_1769, s_1770);
AND2 AND2_2025 (s_1769, s_1771, s_1772);
AND2 AND2_2028 (s_1770, s_1773, s_1774);
BUF BUF_2026 (s_1771, hp3_rptr);
INV INV_2027 (s_1772, hp3_wptr);
INV INV_2029 (s_1773, hp3_rptr);
BUF BUF_2030 (s_1774, hp3_wptr);
DFFEARS DFFEARS_2063 (.Q(hp3_full), .D(hp3_full_REG), .CLK(s_1780), .AR(s_1781), .AS(gnd), .CE(s_1782));
INV INV_2064 (s_1780, h_phi2);
AND1 AND1_2065 (s_1781, s_1783);
INV INV_2066 (s_1783, FB_675);
AND6 AND6_2067 (s_1782, s_1784, s_1785, s_1786, s_1787, s_1788, s_1789);
BUF BUF_2068 (s_1784, h_addr0);
INV INV_2069 (s_1785, h_addr1);
BUF BUF_2070 (s_1786, h_addr2);
INV INV_2071 (s_1787, h_cs_b);
INV INV_2072 (s_1788, h_rdnw);
INV INV_2073 (s_1789, hp3_full);
XOR2 XOR2_2062 (hp3_full_REG, s_1790, gnd);
OR2 OR2_2055 (s_1790, s_1791, s_1792);
AND2 AND2_2056 (s_1791, s_1793, s_1794);
AND2 AND2_2059 (s_1792, s_1795, s_1796);
BUF BUF_2057 (s_1793, hp3_rptr);
INV INV_2058 (s_1794, hp3_wptr);
INV INV_2060 (s_1795, hp3_rptr);
BUF BUF_2061 (s_1796, hp3_wptr);
AND5 AND5_2049 (FB_680, s_1775, s_1776, s_1777, s_1778, s_1779);
BUF BUF_2050 (s_1775, p_addr0);
INV INV_2051 (s_1776, p_addr1);
BUF BUF_2052 (s_1777, p_addr2);
INV INV_2053 (s_1778, p_cs_b);
INV INV_2054 (s_1779, p_wr_b);
LATCH LATCH_2079 (.Q(Com_Ctrl_609), .D(XXL_617), .EN(s_1797), .AR(gnd), .AS(gnd), .CE(vcc));
XOR2 XOR2_2078 (XXL_617, s_1798, gnd);
OR1 OR1_2077 (s_1798, s_1799);
AND2 AND2_2076 (s_1799, s_1800, s_1801);
INV INV_2074 (s_1800, p_rd_b);
INV INV_2075 (s_1801, p_wr_b);
DFFEARS DFFEARS_2088 (.Q(ph4_reg6), .D(ph4_reg6_REG), .CLK(s_1805), .AR(gnd), .AS(gnd), .CE(s_1806));
BUF BUF_2089 (s_1805, p_wr_b);
AND4 AND4_2090 (s_1806, s_1807, s_1808, s_1809, s_1810);
BUF BUF_2091 (s_1807, p_addr0);
BUF BUF_2092 (s_1808, p_addr1);
BUF BUF_2093 (s_1809, p_addr2);
INV INV_2094 (s_1810, p_cs_b);
XOR2 XOR2_2087 (ph4_reg6_REG, s_1811, gnd);
OR1 OR1_2086 (s_1811, s_1812);
AND1 AND1_2085 (s_1812, s_1813);
BUF BUF_2084 (s_1813, p_data6);
AND3 AND3_2080 (FB_681, s_1802, s_1803, s_1804);
INV INV_2081 (s_1802, FB_680);
BUF BUF_2082 (s_1803, h_rst_b);
INV INV_2083 (s_1804, control6);
DFFEARS DFFEARS_2099 (.Q(ph2_reg5), .D(ph2_reg5_REG), .CLK(s_1814), .AR(gnd), .AS(gnd), .CE(s_1815));
BUF BUF_2100 (s_1814, p_wr_b);
AND4 AND4_2101 (s_1815, s_1816, s_1817, s_1818, s_1819);
BUF BUF_2102 (s_1816, p_addr0);
BUF BUF_2103 (s_1817, p_addr1);
INV INV_2104 (s_1818, p_addr2);
INV INV_2105 (s_1819, p_cs_b);
XOR2 XOR2_2098 (ph2_reg5_REG, s_1820, gnd);
OR1 OR1_2097 (s_1820, s_1821);
AND1 AND1_2096 (s_1821, s_1822);
BUF BUF_2095 (s_1822, p_data5);
DFFEARS DFFEARS_2114 (.Q(ph4_reg7), .D(ph4_reg7_REG), .CLK(s_1826), .AR(gnd), .AS(gnd), .CE(s_1827));
BUF BUF_2115 (s_1826, p_wr_b);
AND4 AND4_2116 (s_1827, s_1828, s_1829, s_1830, s_1831);
BUF BUF_2117 (s_1828, p_addr0);
BUF BUF_2118 (s_1829, p_addr1);
BUF BUF_2119 (s_1830, p_addr2);
INV INV_2120 (s_1831, p_cs_b);
XOR2 XOR2_2113 (ph4_reg7_REG, s_1832, gnd);
OR1 OR1_2112 (s_1832, s_1833);
AND1 AND1_2111 (s_1833, s_1834);
BUF BUF_2110 (s_1834, p_data7);
AND3 AND3_2106 (FB_675, s_1823, s_1824, s_1825);
INV INV_2107 (s_1823, FB_674);
BUF BUF_2108 (s_1824, h_rst_b);
INV INV_2109 (s_1825, control6);
DFFEARS DFFEARS_2125 (.Q(ph4_reg1), .D(ph4_reg1_REG), .CLK(s_1835), .AR(gnd), .AS(gnd), .CE(s_1836));
BUF BUF_2126 (s_1835, p_wr_b);
AND4 AND4_2127 (s_1836, s_1837, s_1838, s_1839, s_1840);
BUF BUF_2128 (s_1837, p_addr0);
BUF BUF_2129 (s_1838, p_addr1);
BUF BUF_2130 (s_1839, p_addr2);
INV INV_2131 (s_1840, p_cs_b);
XOR2 XOR2_2124 (ph4_reg1_REG, s_1841, gnd);
OR1 OR1_2123 (s_1841, s_1842);
AND1 AND1_2122 (s_1842, s_1843);
BUF BUF_2121 (s_1843, p_data1);
DFFEARS DFFEARS_2140 (.Q(ph4_reg5), .D(ph4_reg5_REG), .CLK(s_1847), .AR(gnd), .AS(gnd), .CE(s_1848));
BUF BUF_2141 (s_1847, p_wr_b);
AND4 AND4_2142 (s_1848, s_1849, s_1850, s_1851, s_1852);
BUF BUF_2143 (s_1849, p_addr0);
BUF BUF_2144 (s_1850, p_addr1);
BUF BUF_2145 (s_1851, p_addr2);
INV INV_2146 (s_1852, p_cs_b);
XOR2 XOR2_2139 (ph4_reg5_REG, s_1853, gnd);
OR1 OR1_2138 (s_1853, s_1854);
AND1 AND1_2137 (s_1854, s_1855);
BUF BUF_2136 (s_1855, p_data5);
AND3 AND3_2132 (FB_663, s_1844, s_1845, s_1846);
INV INV_2133 (s_1844, FB_662);
BUF BUF_2134 (s_1845, h_rst_b);
INV INV_2135 (s_1846, control6);
DFFEARS DFFEARS_2158 (.Q(ph4_reg4), .D(ph4_reg4_REG), .CLK(s_1862), .AR(gnd), .AS(gnd), .CE(s_1863));
BUF BUF_2159 (s_1862, p_wr_b);
AND4 AND4_2160 (s_1863, s_1864, s_1865, s_1866, s_1867);
BUF BUF_2161 (s_1864, p_addr0);
BUF BUF_2162 (s_1865, p_addr1);
BUF BUF_2163 (s_1866, p_addr2);
INV INV_2164 (s_1867, p_cs_b);
XOR2 XOR2_2157 (ph4_reg4_REG, s_1868, gnd);
OR1 OR1_2156 (s_1868, s_1869);
AND1 AND1_2155 (s_1869, s_1870);
BUF BUF_2154 (s_1870, p_data4);
AND6 AND6_2147 (FB_662, s_1856, s_1857, s_1858, s_1859, s_1860, s_1861);
BUF BUF_2148 (s_1856, h_addr0);
INV INV_2149 (s_1857, h_addr1);
BUF BUF_2150 (s_1858, h_addr2);
INV INV_2151 (s_1859, h_cs_b);
BUF BUF_2152 (s_1860, h_phi2);
BUF BUF_2153 (s_1861, h_rdnw);
DFFEARS DFFEARS_2169 (.Q(ph4_reg3), .D(ph4_reg3_REG), .CLK(s_1871), .AR(gnd), .AS(gnd), .CE(s_1872));
BUF BUF_2170 (s_1871, p_wr_b);
AND4 AND4_2171 (s_1872, s_1873, s_1874, s_1875, s_1876);
BUF BUF_2172 (s_1873, p_addr0);
BUF BUF_2173 (s_1874, p_addr1);
BUF BUF_2174 (s_1875, p_addr2);
INV INV_2175 (s_1876, p_cs_b);
XOR2 XOR2_2168 (ph4_reg3_REG, s_1877, gnd);
OR1 OR1_2167 (s_1877, s_1878);
AND1 AND1_2166 (s_1878, s_1879);
BUF BUF_2165 (s_1879, p_data3);
DFFEARS DFFEARS_2180 (.Q(ph2_reg7), .D(ph2_reg7_REG), .CLK(s_1880), .AR(gnd), .AS(gnd), .CE(s_1881));
BUF BUF_2181 (s_1880, p_wr_b);
AND4 AND4_2182 (s_1881, s_1882, s_1883, s_1884, s_1885);
BUF BUF_2183 (s_1882, p_addr0);
BUF BUF_2184 (s_1883, p_addr1);
INV INV_2185 (s_1884, p_addr2);
INV INV_2186 (s_1885, p_cs_b);
XOR2 XOR2_2179 (ph2_reg7_REG, s_1886, gnd);
OR1 OR1_2178 (s_1886, s_1887);
AND1 AND1_2177 (s_1887, s_1888);
BUF BUF_2176 (s_1888, p_data7);

endmodule
