-- $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/vhdsclibs/data/unisim_VCOMP.vhd,v 1.24.14.1 2000/04/11 16:18:16 sushama Exp $
----------------------------------------------------------------
-- 
-- Created by the Synopsys Library Compiler v3.4b
-- FILENAME     :    unisim_VCOMP.vhd
-- FILE CONTENTS:    VITAL Component Package
-- DATE CREATED :    Thu Sep 12 14:45:01 1996
-- 
-- LIBRARY      :    UNISIM (UNIfied SIMulation)
-- DATE ENTERED :    Fri Jun  21 11:34:03 1996
-- REVISION     :    1.1.0
-- TECHNOLOGY   :    FPGA
-- TIME SCALE   :    1 NS
-- LOGIC SYSTEM :    IEEE-1164
-- NOTES        :    
-- HISTORY      :    1.  Created by running LC V3.4b. DP, 09/12/96.
--                   2.  Added CK_DIV, OSC, OSC4, OSC5, OSC52, ROC, ROCBUF, RAM16X1, 
--                       RAM32X1, RAM16X1S, RAM32X1S, RAM16X1D, ROM16X1 and ROM32X1 
--                       component declarations. DP, 09/13/96.
--                   3.  Changed mode of port O in PULLUP from out to inout,
--                       and added timing generic. Also, the port is no longer
--                       initialized to 'H'. DP, 09/13/96.
--                   4.  Switched off timing checks. DP, 09/13/96.
--                   5.  Switched X generation on, and message generation off.
--                       DP, 01/24/97.
--                   6.  Changed default values of the generics in OSC, OSC4, OSC5,
--                       OSC52, ROC and ROCBUF to 0 ns. Added TOC component declaration.
--                       DP, 07/11/97.
--                   7.  Changed STARTBUF component declaration to have GSR, GR and GTS
--                       inputs and GSR_OUT, GR_OUT and GTS_OUT as outputs. DP, 08/11/97.
--                   8.  Added TOCBUF component declaration. DP, 08/11/97.
--                   9.  Changed STARTBUF component declaration once more. It now has
--                       GSRIN, GTSIN and CLKIN as inputs, GSROUT, GTSOUT, Q2OUT,
--                       Q3OUT, Q1Q4OUT and DONEINOUT as outputs and WIDTH_GSR and
--                       WIDTH_GTS as generics. DP, 08/18/97.
--                   10. Changed file name from XUP_VCOMP.vhd to unisim_VCOMP.vhd.
--                       DP, 09/25/97.
--                   11. Changed ROCBUF, TOCBUF and STARTBUF component declarations.
--                       These no longer have the WIDTH generic. In stead, they have
--                       the tipd and tpd generics. DP, 09/25/97.
--                   12. Added component declarations for medium delay versions of 
--                       IFD and ILD - 4 declarations for each, for a total of 8 
--                       declarations. DP, 09/25/97.
--                   13. Added 24 component declarations for 24 mA output drive 
--                       versions of OFD. DP, 09/25/97.
--                   14. Added 12 component declarations for 24 mA output drive
--                       versions of OBUF, including all the variants for OBUFE. 
--                       DP, 09/25/97.
--                   15. Added 5 component declarations for 24 mA output drive 
--                       versions of IOBUF, including variants obtained by dropping
--                       the suffix _N. DP, 09/25/97.
--                   16. Added 21 component declarations for the black box components
--                       C_FLAG, L_FLAG, N_FLAG, S_FLAG, X_FLAG, FMAP_PLC, FMAP_PLO,
--                       FMAP_PUC, FMAP_PUO, F5MAP_PUC, HMAP_PUC, BYPOSC, RDCLK,
--                       READBACK, MD0, MD1, MD2, TCK, TDI, TDO and TMS. DP, 09/25/97.
--                   17. Changed component declarations for all black box components
--                       with output ports so that the ports are initialized to 'Z'.
--                       DP, 09/25/97.
--                   18. Added component declaration for GXTL. This is identical to 
--                       the declaration for OSC. DP, 09/25/97.
--                   19. Replaced component declaration for PULLUP with timing back
--                       annotation and INOUT port by declaration for PULLUP without 
--                       timing back annotation and OUT port. DP, 09/25/97.
--                   20. Renamed POWER and GROUND ports in VCC and GND component
--                       declarations to P and G, respectively. DP, 09/26/97.
--                   21. Added the following 29 component declarations for 9K support:
--                       AND6, AND7, AND8, BUFE, BUFFOE, BUFGSR, BUFGTS, FDCP, FDCPE,
--                       FDCPX1, FDPC, FTC, FTCP, FTP, IOBUFE, IOBUFE_F, IOBUFE_S, 
--                       KEEP, MERGE, MIN_OFF, OPT_OFF, OPT_UIM, OR6, OR7, OR8, 
--                       WIREAND, XOR6, XOR7 and XOR8. DP, 10/03/97.
--                   22. Added component declarations for Virtex-specific IBUFs, 
--                       IDBUFs, OBUFs, OBUFTs, IOBUFs and IDOBUFs. Also added 
--                       model for BUFGDLL. DP, 10/28/97.
--                   23. Added component declarations for Virtex LUTs. DP, 10/28/97.
--                   24. Added component declarations for Virtex distributed and
--                       block RAMs. DP, 10/28/97.
--                   25. Added component declarations for Virtex shift register
--                       LUTs. DP, 10/28/97.
--                   26. Added component declarations for Virtex flip flops and
--                       latches. DP, 10/28/97.
--                   27. Added component declarations for Virtex function expander
--                       and carry look ahead MUXes, fast multiplication AND ans
--                       carry look ahead XORs. DP, 10/28/97.
--                   28. Added component declarations for Virtex BUFCF and VREF.
--                       DP, 10/28/97.
--                   29. Added component declarations for Virtex BUFGIO. 
--                       DP, 10/28/97.
--                   30. Added component declarations for Virtex CLKDLL, CLKDLLHF
--                       and KEEPER DP, 11/08/97.
--                   31. Changed INIT_XX generics in Virtex block RAMs from lower
--                       to upper case. DP, 11/13/97.
--                   32. Renamed VREF pin from VR to O, renamed IDBUF*, IDOBUF*
--                       pin from VR to VREF. DP, 11/26/97.
--                   33. Removed setup/hold checks for address inputs wrt CLK in
--                       SRLUTs. DP, 11/26/97.
--                   34. Replaced INIT character strings in select RAMs and ROMs
--                       by INIT bit vectors. DP, 11/26/97.
--                   35. Changed TDI, TMS and TCK port directions to inout.
--                       DP, 01/14/98.
--                   36. Removed all Virtex IDBUF* and IDOBUF* variants. Added
--                       the new Virtex IBUF*, IBUFG*, IOBUF*, OBUF* and OBUFT*
--                       variants. Also removed BUFGIO and VREF components.
--                       DP, 02/03/98.
--                   37. Removed MUXCYINIT, MUXCYINIT_D and MUXCYINIT_L.
--                       DP, 02/10/98.
--                   38. Added BSCAN_VIRTEX, CAPTURE_VIRTEX, STARTUP_VIRTEX
--                       and STARTBUF_VIRTEX. DP, 02/10/98.
--                   39. Removed GSROUT output port and associated generics from
--                       STARTBUF_VIRTEX component declaration. DP, 03/03/98.
--                   40. Added CLK2X90 port to CLKDLL component declaration. 
--                       Renamed CLK1X_DUTY generic to DUTY_CYCLE_CORRECTION,
--                       and added STARTUP_WAIT generic to CLKDLL and CLKDLLHF
--                       component declarations. DP, 03/03/98.
--                   41. Removed CLK2X90 port from CLKDLL component declaration. 
--                       Removed STARTUP_WAIT generic from CLKDLL and CLKDLLHF
--                       component declarations. DP, 04/01/98.
--                   42. Changed default value of WIDTH generic in ROC and TOC
--                       from 0 ns to 100 ns. DP, 04/20/98.
--                   43. Changed default value of PERIOD from 0 ns to 100 ns
--                       and 0 ns to 55.6 ns in OSC4 and OSC5/OSC52,
--                       respectively. DP, 05/18/98.
--		     44. Added BUFGLS_F and BUFGE_F. SG, 10/06/98.
--		     45. Added 109 new component declarations for inverted I/O
--			 and open drain/source output buffers, SG, 1/22/99.
--                   46. Added new generics to CLKDLL and CLKDLLHF,SG,1/25/99.
--                   47. FIxed declarations for 6 IOBUFNN_*_* comps.SG,2/8/99.
--		     48. Added comp. declarations for BSCAN_STARTAN2, CAPTURE_
--			 SPARTAN2, STARTBUF_SPARTAN2, STARTUP_SPARTAN2.
--		     49. Changed default value for MAXPERIOD for CLK for CLKDLL,SG,3/1/99.
--                   50. Added Virtex2 components. SG, 8/23/99.
--                   51. Added FMAP component. SG. 1/17/2000.
--		     52. Added HMAP,config,timegrp,timespec,tblock component,
--			 added default values to unused inputs of fmap, hmap,
--			 startup, startbuf, cy4 and bscan comps SG. 2/2/2000.
--		     53. Changed DefaultTimingChecksOn to false, SG 2/2/2000.
--		     54. Added BOX_TYPE attribute, SG 2/12/2000.
--		     55. Changed INIT,SRVAL from B"0" to X"0", SG, 2/14/2000
--		     56. Removed DECODE32/64 macros, SG, 4/10/2000.
----------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.all;
-- synopsys translate_off

library IEEE;
use IEEE.VITAL_Timing.all;
-- synopsys translate_on

package VCOMPONENTS is

attribute BOX_TYPE : string;

constant DefaultTimingChecksOn : Boolean := False;
constant DefaultXon : Boolean := True;
constant DefaultMsgOn : Boolean := False;
-- START COMPONENT --
----- Component ACLK -----
component ACLK
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ACLK : component is "BLACK_BOX";
----- Component ACLK_F -----
component ACLK_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ACLK_F : component is "BLACK_BOX";
----- Component AND12 -----
component AND12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I11_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I10_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I9_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I8_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I11                            :	in    STD_ULOGIC;
      I10                            :	in    STD_ULOGIC;
      I9                             :	in    STD_ULOGIC;
      I8                             :	in    STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND12 : component is "BLACK_BOX";
----- Component AND16 -----
component AND16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I15_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I14_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I13_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I12_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I11_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I10_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I9_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I8_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I15                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I14                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I13                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I12                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I15                            :	in    STD_ULOGIC;
      I14                            :	in    STD_ULOGIC;
      I13                            :	in    STD_ULOGIC;
      I12                            :	in    STD_ULOGIC;
      I11                            :	in    STD_ULOGIC;
      I10                            :	in    STD_ULOGIC;
      I9                             :	in    STD_ULOGIC;
      I8                             :	in    STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND16 : component is "BLACK_BOX";
----- Component AND2 -----
component AND2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND2 : component is "BLACK_BOX";
----- Component AND2B1 -----
component AND2B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND2B1 : component is "BLACK_BOX";
----- Component AND2B2 -----
component AND2B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND2B2 : component is "BLACK_BOX";
----- Component AND3 -----
component AND3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND3 : component is "BLACK_BOX";
----- Component AND3B1 -----
component AND3B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND3B1 : component is "BLACK_BOX";
----- Component AND3B2 -----
component AND3B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND3B2 : component is "BLACK_BOX";
----- Component AND3B3 -----
component AND3B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND3B3 : component is "BLACK_BOX";
----- Component AND4 -----
component AND4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND4 : component is "BLACK_BOX";
----- Component AND4B1 -----
component AND4B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND4B1 : component is "BLACK_BOX";
----- Component AND4B2 -----
component AND4B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND4B2 : component is "BLACK_BOX";
----- Component AND4B3 -----
component AND4B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND4B3 : component is "BLACK_BOX";
----- Component AND4B4 -----
component AND4B4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND4B4 : component is "BLACK_BOX";
----- Component AND5 -----
component AND5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND5 : component is "BLACK_BOX";
----- Component AND5B1 -----
component AND5B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND5B1 : component is "BLACK_BOX";
----- Component AND5B2 -----
component AND5B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND5B2 : component is "BLACK_BOX";
----- Component AND5B3 -----
component AND5B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND5B3 : component is "BLACK_BOX";
----- Component AND5B4 -----
component AND5B4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND5B4 : component is "BLACK_BOX";
----- Component AND5B5 -----
component AND5B5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND5B5 : component is "BLACK_BOX";
----- Component AND6 -----
component AND6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND6 : component is "BLACK_BOX";
----- Component AND7 -----
component AND7
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND7 : component is "BLACK_BOX";
----- Component AND8 -----
component AND8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of AND8 : component is "BLACK_BOX";
----- Component BSCAN -----
component BSCAN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      TDO                            :	out   STD_ULOGIC := 'H';
      DRCK                           :	out   STD_ULOGIC := 'L';
      IDLE                           :	out   STD_ULOGIC := 'L';
      SEL1                           :	out   STD_ULOGIC := 'L';
      SEL2                           :	out   STD_ULOGIC := 'L';
      TDI                            :	in    STD_ULOGIC := 'X';
      TMS                            :	in    STD_ULOGIC := 'X';
      TCK                            :	in    STD_ULOGIC := 'X';
      TDO1                           :	in    STD_ULOGIC := 'X';
      TDO2                           :	in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of BSCAN : component is "BLACK_BOX";
----- Component BSCAN_SPARTAN2 -----
component BSCAN_SPARTAN2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      RESET                          :  out   STD_ULOGIC := 'H';
      UPDATE                         :  out   STD_ULOGIC := 'L';
      SHIFT                          :  out   STD_ULOGIC := 'L';
      DRCK1                          :  out   STD_ULOGIC := 'H';
      DRCK2                          :  out   STD_ULOGIC := 'H';
      SEL1                           :  out   STD_ULOGIC := 'L';
      SEL2                           :  out   STD_ULOGIC := 'L';
      TDI                            :  out   STD_ULOGIC := 'L';
      TDO1                           :  in    STD_ULOGIC := 'X';
      TDO2                           :  in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of BSCAN_SPARTAN2 : component is "BLACK_BOX";
----- Component BSCAN_VIRTEX -----
component BSCAN_VIRTEX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      RESET                          :  out   STD_ULOGIC := 'H';
      UPDATE                         :  out   STD_ULOGIC := 'L';
      SHIFT                          :  out   STD_ULOGIC := 'L';
      DRCK1                          :  out   STD_ULOGIC := 'H';
      DRCK2                          :  out   STD_ULOGIC := 'H';
      SEL1                           :  out   STD_ULOGIC := 'L';
      SEL2                           :  out   STD_ULOGIC := 'L';
      TDI                            :  out   STD_ULOGIC := 'L';
      TDO1                           :  in    STD_ULOGIC := 'X';
      TDO2                           :  in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of BSCAN_VIRTEX : component is "BLACK_BOX";
----- Component BSCAN_VIRTEX2 -----
component BSCAN_VIRTEX2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      CAPTURE                        :  out   STD_ULOGIC := 'H';
      RESET                          :  out   STD_ULOGIC := 'H';
      UPDATE                         :  out   STD_ULOGIC := 'L';
      SHIFT                          :  out   STD_ULOGIC := 'L';
      DRCK1                          :  out   STD_ULOGIC := 'H';
      DRCK2                          :  out   STD_ULOGIC := 'H';
      SEL1                           :  out   STD_ULOGIC := 'L';
      SEL2                           :  out   STD_ULOGIC := 'L';
      TDI                            :  out   STD_ULOGIC := 'L';
      TDO1                           :  in    STD_ULOGIC := 'X';
      TDO2                           :  in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of BSCAN_VIRTEX2 : component is "BLACK_BOX";
----- Component BUF -----
component BUF
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUF : component is "BLACK_BOX";
----- Component BUFCF -----
component BUFCF
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFCF : component is "BLACK_BOX";
----- Component BUFE -----
component BUFE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFE : component is "BLACK_BOX";
----- Component BUFFCLK -----
component BUFFCLK
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFFCLK : component is "BLACK_BOX";
----- Component BUFFOE -----
component BUFFOE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFFOE : component is "BLACK_BOX";
----- Component BUFG -----
component BUFG
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFG : component is "BLACK_BOX";
----- Component BUFG_F -----
component BUFG_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFG_F : component is "BLACK_BOX";
----- Component BUFGDLL -----
component BUFGDLL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGDLL : component is "BLACK_BOX";
----- Component BUFGE -----
component BUFGE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGE : component is "BLACK_BOX";
----- Component BUFGE_F -----
component BUFGE_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGE_F : component is "BLACK_BOX";
----- Component BUFGLS -----
component BUFGLS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGLS : component is "BLACK_BOX";
----- Component BUFGLS_F -----
component BUFGLS_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGLS_F : component is "BLACK_BOX";
----- Component BUFGMUX0 -----
component BUFGMUX0
-- synopsys translate_off
    generic ( TimingChecksOn : Boolean := DefaultTimingChecksOn;
              InstancePath : STRING := "*";
              Xon  : Boolean := DefaultXon;
             MsgOn : Boolean := DefaultMsgOn;

             tipd_I0   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_I1   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_S   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tpd_I0_O   : VitalDelayType01 := (0.100 ns, 0.100 ns) ;
             tpd_I1_O   : VitalDelayType01 := (0.100 ns, 0.100 ns) );

-- synopsys translate_on
    port ( I0   : in  std_ulogic := '0';
           I1   : in  std_ulogic := '0';
           S  : in std_ulogic := '0';
           O   : out std_ulogic := '0');
end component;
attribute BOX_TYPE of BUFGMUX0 : component is "BLACK_BOX";
----- Component BUFGMUX1 -----
component BUFGMUX1
-- synopsys translate_off
    generic ( TimingChecksOn : Boolean := DefaultTimingChecksOn;
              InstancePath : STRING := "*";
              Xon  : Boolean := DefaultXon;
             MsgOn : Boolean := DefaultMsgOn;

             tipd_I0   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_I1   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_S   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tpd_I0_O                        : VitalDelayType01 := (0.100 ns,
0.100 ns) ;
             tpd_I1_O                        : VitalDelayType01 := (0.100 ns,
0.100 ns) );

-- synopsys translate_on
    port ( I0   : in  std_ulogic := '0';
           I1   : in  std_ulogic := '0';
           S  : in std_ulogic := '0';
           O   : out std_ulogic := '0');
end component;
attribute BOX_TYPE of BUFGMUX1 : component is "BLACK_BOX";
----- Component BUFGP -----
component BUFGP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGP : component is "BLACK_BOX";
----- Component BUFGP_F -----
component BUFGP_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGP_F : component is "BLACK_BOX";
----- Component BUFGS -----
component BUFGS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGS : component is "BLACK_BOX";
----- Component BUFGS_F -----
component BUFGS_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGS_F : component is "BLACK_BOX";
----- Component BUFGSR -----
component BUFGSR
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGSR : component is "BLACK_BOX";
----- Component BUFGTS -----
component BUFGTS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFGTS : component is "BLACK_BOX";
----- Component BUFT -----
component BUFT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BUFT : component is "BLACK_BOX";
----- Component BYPOSC -----
component BYPOSC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of BYPOSC : component is "BLACK_BOX";
----- Component C_FLAG -----
component C_FLAG
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of C_FLAG : component is "BLACK_BOX";
----- Component CAPTURE_SPARTAN2 -----
component CAPTURE_SPARTAN2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port(
      CAP                            :  in    STD_ULOGIC;
      CLK                            :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of CAPTURE_SPARTAN2 : component is "BLACK_BOX";
----- Component CAPTURE_VIRTEX -----
component CAPTURE_VIRTEX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port(
      CAP                            :  in    STD_ULOGIC;
      CLK                            :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of CAPTURE_VIRTEX : component is "BLACK_BOX";
----- Component CAPTURE_VIRTEX2 -----
component CAPTURE_VIRTEX2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port(
      CAP                            :  in    STD_ULOGIC;
      CLK                            :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of CAPTURE_VIRTEX2 : component is "BLACK_BOX";
----- Component CK_DIV -----
component CK_DIV
-- synopsys translate_off
    generic ( InstancePath : STRING := "*";
              DIVIDE1_BY : integer := 4;
              DIVIDE2_BY : integer := 2);

-- synopsys translate_on
    port( C : in std_ulogic := '0';
          OSC1 : out std_ulogic := '0';
          OSC2 : out std_ulogic := '0');
end component;
attribute BOX_TYPE of CK_DIV : component is "BLACK_BOX";
----- Component CLKDLL -----
component CLKDLL
-- synopsys translate_off
    generic ( TimingChecksOn : Boolean := DefaultTimingChecksOn;
              InstancePath : STRING := "*";
              Xon  : Boolean := DefaultXon;
             MsgOn : Boolean := DefaultMsgOn;

             tipd_CLKIN   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_CLKFB   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_RST     : VitalDelayType01 := (0.000 ns, 0.000 ns);

             tpd_CLKIN_LOCKED  : VitalDelayType01 := (0.100 ns, 0.100 ns);

             tperiod_CLKIN_POSEDGE     : VitalDelayType  := 0.010 ns;
             MAXPERCLKIN       : time := 100 ns;

             tpw_CLKIN_posedge : VitalDelayType  := 0.010 ns;
             tpw_CLKIN_negedge : VitalDelayType  := 0.010 ns;

             tpw_RST_posedge   : VitalDelayType  := 0.010 ns;

              DUTY_CYCLE_CORRECTION : Boolean := TRUE;
              CLKDV_DIVIDE : real := 2.0);

-- synopsys translate_on
    port ( CLKIN   : in  std_ulogic := '0';
           CLKFB   : in  std_ulogic := '0';
           RST     : in  std_ulogic := '0';
           CLK0    : out std_ulogic := '0';
           CLK90   : out std_ulogic := '0';
           CLK180  : out std_ulogic := '0';
           CLK270  : out std_ulogic := '0';
           CLK2X   : out std_ulogic := '0';
           CLKDV   : out std_ulogic := '0';
           LOCKED  : out std_ulogic := '0');
end component;
attribute BOX_TYPE of CLKDLL : component is "BLACK_BOX";
----- Component CLKDLLE -----
component CLKDLLE
-- synopsys translate_off
    generic ( TimingChecksOn : Boolean := DefaultTimingChecksOn;
              InstancePath : STRING := "*";
              Xon  : Boolean := DefaultXon;
             MsgOn : Boolean := DefaultMsgOn;

             tipd_CLKIN   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_CLKFB   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_RST     : VitalDelayType01 := (0.000 ns, 0.000 ns);

             tpd_CLKIN_LOCKED  : VitalDelayType01 := (0.000 ns, 0.000 ns);

             tperiod_CLKIN_POSEDGE     : VitalDelayType  := 0.010 ns;
             MAXPERCLKIN       : time := 100 ns;

             tpw_CLKIN_posedge : VitalDelayType  := 0.010 ns;
             tpw_CLKIN_negedge : VitalDelayType  := 0.010 ns;

             tpw_RST_posedge   : VitalDelayType  := 0.010 ns;

              DUTY_CYCLE_CORRECTION : Boolean := TRUE;
              CLKDV_DIVIDE : real := 2.0);

-- synopsys translate_on
    port ( CLKIN   : in  std_ulogic := '0';
           CLKFB   : in  std_ulogic := '0';
           RST     : in  std_ulogic := '0';
           CLK0    : out std_ulogic := '0';
           CLK90   : out std_ulogic := '0';
           CLK180  : out std_ulogic := '0';
           CLK270  : out std_ulogic := '0';
           CLK2X   : out std_ulogic := '0';
           CLK2X180   : out std_ulogic := '0';
           CLKDV   : out std_ulogic := '0';
           LOCKED  : out std_ulogic := '0');
end component;
attribute BOX_TYPE of CLKDLLE : component is "BLACK_BOX";
----- Component CLKDLLHF -----
component CLKDLLHF 
-- synopsys translate_off
    generic ( TimingChecksOn : Boolean := DefaultTimingChecksOn;
              InstancePath : STRING := "*";
              Xon  : Boolean := DefaultXon;
             MsgOn : Boolean := DefaultMsgOn;

             tipd_CLKIN   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_CLKFB   : VitalDelayType01 := (0.000 ns, 0.000 ns);
             tipd_RST     : VitalDelayType01 := (0.000 ns, 0.000 ns);

             tpd_CLKIN_LOCKED  : VitalDelayType01 := (0.100 ns, 0.100 ns);

             tperiod_CLKIN_POSEDGE     : VitalDelayType  := 0.010 ns;
             MAXPERCLKIN       : time := 100 ns;

             tpw_CLKIN_posedge : VitalDelayType  := 0.010 ns;
             tpw_CLKIN_negedge : VitalDelayType  := 0.010 ns;

             tpw_RST_posedge   : VitalDelayType  := 0.010 ns;

              DUTY_CYCLE_CORRECTION : Boolean := TRUE; 
              CLKDV_DIVIDE : real := 2.0); 
 
-- synopsys translate_on
    port ( CLKIN  : in  std_ulogic := '0'; 
           CLKFB  : in  std_ulogic := '0'; 
           RST    : in  std_ulogic := '0';
           CLK0   : out std_ulogic := '0';
           CLK180 : out std_ulogic := '0';
           CLKDV  : out std_ulogic := '0';
           LOCKED : out std_ulogic := '0');
end component;
attribute BOX_TYPE of CLKDLLHF : component is "BLACK_BOX";
----- Component CONFIG -----
component CONFIG
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
end component;
attribute BOX_TYPE of CONFIG : component is "BLACK_BOX";
----- Component CY4 -----
component CY4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_CIN_COUT                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A0_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A1_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_B0_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_B1_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_ADD_COUT                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C0_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C1_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C2_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C3_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C4_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C5_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C6_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C7_COUT                    :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CIN_COUT0                  :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A0_COUT0                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_B0_COUT0                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_ADD_COUT0                  :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C0_COUT0                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C1_COUT0                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C2_COUT0                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C3_COUT0                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C4_COUT0                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C5_COUT0                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C7_COUT0                   :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_CIN                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_B0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_B1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_ADD                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      COUT                           :	out   STD_ULOGIC;
      COUT0                          :	out   STD_ULOGIC;
      CIN                            :	in    STD_ULOGIC := 'X' ;
      A0                             :	in    STD_ULOGIC := 'X';
      A1                             :	in    STD_ULOGIC := 'X';
      B0                             :	in    STD_ULOGIC := 'X';
      B1                             :	in    STD_ULOGIC := 'X';
      ADD                            :	in    STD_ULOGIC := 'X';
      C0                             :	in    STD_ULOGIC := 'X';
      C1                             :	in    STD_ULOGIC := 'X';
      C2                             :	in    STD_ULOGIC := 'X';
      C3                             :	in    STD_ULOGIC := 'X';
      C4                             :	in    STD_ULOGIC := 'X';
      C5                             :	in    STD_ULOGIC := 'X';
      C6                             :	in    STD_ULOGIC := 'X';
      C7                             :	in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of CY4 : component is "BLACK_BOX";
----- Component CY4_01 -----
component CY4_01
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_01 : component is "BLACK_BOX";
----- Component CY4_02 -----
component CY4_02
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_02 : component is "BLACK_BOX";
----- Component CY4_03 -----
component CY4_03
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_03 : component is "BLACK_BOX";
----- Component CY4_04 -----
component CY4_04
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '1';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_04 : component is "BLACK_BOX";
----- Component CY4_05 -----
component CY4_05
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_05 : component is "BLACK_BOX";
----- Component CY4_06 -----
component CY4_06
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_06 : component is "BLACK_BOX";
----- Component CY4_07 -----
component CY4_07
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_07 : component is "BLACK_BOX";
----- Component CY4_08 -----
component CY4_08
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_08 : component is "BLACK_BOX";
----- Component CY4_09 -----
component CY4_09
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '1';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_09 : component is "BLACK_BOX";
----- Component CY4_10 -----
component CY4_10
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_10 : component is "BLACK_BOX";
----- Component CY4_11 -----
component CY4_11
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_11 : component is "BLACK_BOX";
----- Component CY4_12 -----
component CY4_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_12 : component is "BLACK_BOX";
----- Component CY4_13 -----
component CY4_13
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_13 : component is "BLACK_BOX";
----- Component CY4_14 -----
component CY4_14
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_14 : component is "BLACK_BOX";
----- Component CY4_15 -----
component CY4_15
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '1';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_15 : component is "BLACK_BOX";
----- Component CY4_16 -----
component CY4_16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_16 : component is "BLACK_BOX";
----- Component CY4_17 -----
component CY4_17
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_17 : component is "BLACK_BOX";
----- Component CY4_18 -----
component CY4_18
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_18 : component is "BLACK_BOX";
----- Component CY4_19 -----
component CY4_19
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_19 : component is "BLACK_BOX";
----- Component CY4_20 -----
component CY4_20
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_20 : component is "BLACK_BOX";
----- Component CY4_21 -----
component CY4_21
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_21 : component is "BLACK_BOX";
----- Component CY4_22 -----
component CY4_22
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '1';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_22 : component is "BLACK_BOX";
----- Component CY4_23 -----
component CY4_23
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '1';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_23 : component is "BLACK_BOX";
----- Component CY4_24 -----
component CY4_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_24 : component is "BLACK_BOX";
----- Component CY4_25 -----
component CY4_25
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_25 : component is "BLACK_BOX";
----- Component CY4_26 -----
component CY4_26
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_26 : component is "BLACK_BOX";
----- Component CY4_27 -----
component CY4_27
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_27 : component is "BLACK_BOX";
----- Component CY4_28 -----
component CY4_28
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_28 : component is "BLACK_BOX";
----- Component CY4_29 -----
component CY4_29
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '1';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_29 : component is "BLACK_BOX";
----- Component CY4_30 -----
component CY4_30
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_30 : component is "BLACK_BOX";
----- Component CY4_31 -----
component CY4_31
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_31 : component is "BLACK_BOX";
----- Component CY4_32 -----
component CY4_32
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '1';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_32 : component is "BLACK_BOX";
----- Component CY4_33 -----
component CY4_33
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_33 : component is "BLACK_BOX";
----- Component CY4_34 -----
component CY4_34
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_34 : component is "BLACK_BOX";
----- Component CY4_35 -----
component CY4_35
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_35 : component is "BLACK_BOX";
----- Component CY4_36 -----
component CY4_36
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '1';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of CY4_36 : component is "BLACK_BOX";
----- Component CY4_37 -----
component CY4_37
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_37 : component is "BLACK_BOX";
----- Component CY4_38 -----
component CY4_38
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '1';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_38 : component is "BLACK_BOX";
----- Component CY4_39 -----
component CY4_39
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '1';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_39 : component is "BLACK_BOX";
----- Component CY4_40 -----
component CY4_40
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '1';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_40 : component is "BLACK_BOX";
----- Component CY4_41 -----
component CY4_41
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '1';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_41 : component is "BLACK_BOX";
----- Component CY4_42 -----
component CY4_42
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '0';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '1';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_42 : component is "BLACK_BOX";
----- Component CY4_43 -----
component CY4_43
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      C7                             :	out   STD_ULOGIC := '0';
      C6                             :	out   STD_ULOGIC := '1';
      C5                             :	out   STD_ULOGIC := '0';
      C4                             :	out   STD_ULOGIC := '0';
      C3                             :	out   STD_ULOGIC := '0';
      C2                             :	out   STD_ULOGIC := '0';
      C1                             :	out   STD_ULOGIC := '0';
      C0                             :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of CY4_43 : component is "BLACK_BOX";
----- Component CY_INIT -----
component CY_INIT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_INIT_COUT                  :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_INIT                      :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      COUT                           :	out   STD_ULOGIC;
      INIT                           :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of CY_INIT : component is "BLACK_BOX";
----- Component CY_MUX -----
component CY_MUX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_DI_CO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CI_CO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_CO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_DI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      CO                             :	out   STD_ULOGIC;
      DI                             :	in    STD_ULOGIC;
      CI                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of CY_MUX : component is "BLACK_BOX";
----- Component DEC_CC16 -----
component DEC_CC16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_CIN_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A15_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A14_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A13_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A12_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A11_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A10_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A9_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A8_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_CIN                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A15                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A14                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A13                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A12                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      CIN                            :	in    STD_ULOGIC;
      A15                            :	in    STD_ULOGIC;
      A14                            :	in    STD_ULOGIC;
      A13                            :	in    STD_ULOGIC;
      A12                            :	in    STD_ULOGIC;
      A11                            :	in    STD_ULOGIC;
      A10                            :	in    STD_ULOGIC;
      A9                             :	in    STD_ULOGIC;
      A8                             :	in    STD_ULOGIC;
      A7                             :	in    STD_ULOGIC;
      A6                             :	in    STD_ULOGIC;
      A5                             :	in    STD_ULOGIC;
      A4                             :	in    STD_ULOGIC;
      A3                             :	in    STD_ULOGIC;
      A2                             :	in    STD_ULOGIC;
      A1                             :	in    STD_ULOGIC;
      A0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of DEC_CC16 : component is "BLACK_BOX";
----- Component DEC_CC4 -----
component DEC_CC4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_CIN_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_CIN                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      CIN                            :	in    STD_ULOGIC;
      A3                             :	in    STD_ULOGIC;
      A2                             :	in    STD_ULOGIC;
      A1                             :	in    STD_ULOGIC;
      A0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of DEC_CC4 : component is "BLACK_BOX";
----- Component DEC_CC8 -----
component DEC_CC8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_CIN_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_A0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_CIN                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      CIN                            :	in    STD_ULOGIC;
      A7                             :	in    STD_ULOGIC;
      A6                             :	in    STD_ULOGIC;
      A5                             :	in    STD_ULOGIC;
      A4                             :	in    STD_ULOGIC;
      A3                             :	in    STD_ULOGIC;
      A2                             :	in    STD_ULOGIC;
      A1                             :	in    STD_ULOGIC;
      A0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of DEC_CC8 : component is "BLACK_BOX";
----- Component DECODE16 -----
component DECODE16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_A15_O                      :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A14_O                      :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A13_O                      :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A12_O                      :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A11_O                      :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A10_O                      :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A9_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A8_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A7_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A6_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A5_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A4_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A3_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A2_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A1_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A0_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_A15                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A14                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A13                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A12                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      A15                            :	in    STD_ULOGIC;
      A14                            :	in    STD_ULOGIC;
      A13                            :	in    STD_ULOGIC;
      A12                            :	in    STD_ULOGIC;
      A11                            :	in    STD_ULOGIC;
      A10                            :	in    STD_ULOGIC;
      A9                             :	in    STD_ULOGIC;
      A8                             :	in    STD_ULOGIC;
      A7                             :	in    STD_ULOGIC;
      A6                             :	in    STD_ULOGIC;
      A5                             :	in    STD_ULOGIC;
      A4                             :	in    STD_ULOGIC;
      A3                             :	in    STD_ULOGIC;
      A2                             :	in    STD_ULOGIC;
      A1                             :	in    STD_ULOGIC;
      A0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of DECODE16 : component is "BLACK_BOX";
----- Component DECODE1_INT -----
component DECODE1_INT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of DECODE1_INT : component is "BLACK_BOX";
----- Component DECODE1_IO -----
component DECODE1_IO
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of DECODE1_IO : component is "BLACK_BOX";
----- Component DECODE4 -----
component DECODE4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_A3_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A2_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A1_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A0_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_A3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      A3                             :	in    STD_ULOGIC;
      A2                             :	in    STD_ULOGIC;
      A1                             :	in    STD_ULOGIC;
      A0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of DECODE4 : component is "BLACK_BOX";
----- Component DECODE8 -----
component DECODE8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_A7_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A6_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A5_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A4_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A3_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A2_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A1_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_A0_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_A7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_A0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      A7                             :	in    STD_ULOGIC;
      A6                             :	in    STD_ULOGIC;
      A5                             :	in    STD_ULOGIC;
      A4                             :	in    STD_ULOGIC;
      A3                             :	in    STD_ULOGIC;
      A2                             :	in    STD_ULOGIC;
      A1                             :	in    STD_ULOGIC;
      A0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of DECODE8 : component is "BLACK_BOX";
----- Component F5_MUX -----
component F5_MUX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_DI_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_DI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      DI                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of F5_MUX : component is "BLACK_BOX";
----- Component F5MAP_PUC -----
component F5MAP_PUC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I5                             :  in    STD_ULOGIC;
      I4                             :  in    STD_ULOGIC;
      I3                             :  in    STD_ULOGIC;
      I2                             :  in    STD_ULOGIC;
      I1                             :  in    STD_ULOGIC;
      O                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of F5MAP_PUC : component is "BLACK_BOX";
----- Component FD -----
component FD
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FD : component is "BLACK_BOX";
----- Component FD_1 -----
component FD_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FD_1 : component is "BLACK_BOX";
----- Component FDC -----
component FDC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_posedge :	VitalDelayType := 0.100 ns;
      thold_CLR_C_negedge_posedge    :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDC : component is "BLACK_BOX";
----- Component FDC_1 -----
component FDC_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_negedge :	VitalDelayType := 0.100 ns;
      thold_CLR_C_negedge_negedge    :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDC_1 : component is "BLACK_BOX";
----- Component FDCE -----
component FDCE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_posedge :	VitalDelayType := 0.100 ns;
      thold_CLR_C_negedge_posedge    :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDCE : component is "BLACK_BOX";
----- Component FDCE_1 -----
component FDCE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_CLR_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDCE_1 : component is "BLACK_BOX";
----- Component FDCP -----
component FDCP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_CLR_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDCP : component is "BLACK_BOX";
----- Component FDCP_1 -----
component FDCP_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_CLR_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDCP_1 : component is "BLACK_BOX";
----- Component FDCPE -----
component FDCPE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_CLR_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDCPE : component is "BLACK_BOX";
----- Component FDCPE_1 -----
component FDCPE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_CLR_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDCPE_1 : component is "BLACK_BOX";
----- Component FDCPX1 -----
component FDCPX1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_CLR_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDCPX1 : component is "BLACK_BOX";
----- Component FDDRCPE -----
component FDDRCPE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_CLR_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C0_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C1_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_D0_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_D1_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_PRE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_D0                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_D1                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C0                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C1                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                      : BIT := '0' );
-- synopsys translate_on 
   port(
      Q                             :	out   STD_ULOGIC;
      D0                              :	in    STD_ULOGIC;
      D1                              :	in    STD_ULOGIC;
      C0                             :	in    STD_ULOGIC;
      C1                             :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      PRE                             :	in    STD_ULOGIC;
      CLR                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDDRCPE : component is "BLACK_BOX";
----- Component FDDRRSE -----
component FDDRRSE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_C0_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C1_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_D0_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_D1_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_S                          :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_R                          :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_D0                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_D1                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C0                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C1                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                      : BIT := '0' );
-- synopsys translate_on
   port(
      Q                             :	out   STD_ULOGIC;
      D0                              :	in    STD_ULOGIC;
      D1                              :	in    STD_ULOGIC;
      C0                             :	in    STD_ULOGIC;
      C1                             :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC;
      R                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDDRRSE : component is "BLACK_BOX";
----- Component FDE -----
component FDE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDE : component is "BLACK_BOX";
----- Component FDE_1 -----
component FDE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDE_1 : component is "BLACK_BOX";
----- Component FDP -----
component FDP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDP : component is "BLACK_BOX";
----- Component FDP_1 -----
component FDP_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDP_1 : component is "BLACK_BOX";
----- Component FDPC -----
component FDPC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_CLR_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDPC : component is "BLACK_BOX";
----- Component FDPE -----
component FDPE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDPE : component is "BLACK_BOX";
----- Component FDPE_1 -----
component FDPE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDPE_1 : component is "BLACK_BOX";
----- Component FDPEI -----
component FDPEI
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDPEI : component is "BLACK_BOX";
----- Component FDPEI_1 -----
component FDPEI_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDPEI_1 : component is "BLACK_BOX";
----- Component FDPI -----
component FDPI
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDPI : component is "BLACK_BOX";
----- Component FDPI_1 -----
component FDPI_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDPI_1 : component is "BLACK_BOX";
----- Component FDR -----
component FDR
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_R_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_R_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_R_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_R                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      R                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDR : component is "BLACK_BOX";
----- Component FDR_1 -----
component FDR_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_R_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_R_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_R_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_R                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      R                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDR_1 : component is "BLACK_BOX";
----- Component FDRE -----
component FDRE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_R_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_R_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_R                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      R                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDRE : component is "BLACK_BOX";
----- Component FDRE_1 -----
component FDRE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_R_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_R_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_R                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      R                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDRE_1 : component is "BLACK_BOX";
----- Component FDRS -----
component FDRS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_R_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_R_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_R_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_S_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_S_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_S_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_R                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      R                              :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDRS : component is "BLACK_BOX";
----- Component FDRS_1 -----
component FDRS_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_R_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_R_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_R_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_S_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_S_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_S_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_R                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      R                              :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDRS_1 : component is "BLACK_BOX";
----- Component FDRSE -----
component FDRSE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_R_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_R_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_S_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_S_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_S_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_R                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      R                              :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDRSE : component is "BLACK_BOX";
----- Component FDRSE_1 -----
component FDRSE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_R_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_R_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_R_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_S_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_S_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_S_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_R                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      R                              :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDRSE_1 : component is "BLACK_BOX";
----- Component FDS -----
component FDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_S_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_S_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_S_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDS : component is "BLACK_BOX";
----- Component FDS_1 -----
component FDS_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_S_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_S_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_S_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDS_1 : component is "BLACK_BOX";
----- Component FDSE -----
component FDSE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_S_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_S_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDSE : component is "BLACK_BOX";
----- Component FDSE_1 -----
component FDSE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_S_C_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_S_C_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_S_C_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FDSE_1 : component is "BLACK_BOX";
----- Component FMAP -----
component FMAP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I4                             :	in    STD_ULOGIC := 'X';
      I3                             :	in    STD_ULOGIC := 'X';
      I2                             :	in    STD_ULOGIC := 'X';
      I1                             :	in    STD_ULOGIC := 'X';
      O                              :	in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of FMAP : component is "BLACK_BOX";
----- Component FMAP_PLC -----
component FMAP_PLC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I4                             :	in    STD_ULOGIC := 'X';
      I3                             :	in    STD_ULOGIC := 'X';
      I2                             :	in    STD_ULOGIC := 'X';
      I1                             :	in    STD_ULOGIC := 'X';
      O                              :	in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of FMAP_PLC : component is "BLACK_BOX";
----- Component FMAP_PLO -----
component FMAP_PLO
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I4                             :	in    STD_ULOGIC := 'X';
      I3                             :	in    STD_ULOGIC := 'X';
      I2                             :	in    STD_ULOGIC := 'X';
      I1                             :	in    STD_ULOGIC := 'X';
      O                              :	in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of FMAP_PLO : component is "BLACK_BOX";
----- Component FMAP_PUC -----
component FMAP_PUC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I4                             :	in    STD_ULOGIC := 'X';
      I3                             :	in    STD_ULOGIC := 'X';
      I2                             :	in    STD_ULOGIC := 'X';
      I1                             :	in    STD_ULOGIC := 'X';
      O                              :	in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of FMAP_PUC : component is "BLACK_BOX";
----- Component FMAP_PUO -----
component FMAP_PUO
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I4                             :	in    STD_ULOGIC := 'X';
      I3                             :	in    STD_ULOGIC := 'X';
      I2                             :	in    STD_ULOGIC := 'X';
      I1                             :	in    STD_ULOGIC := 'X';
      O                              :	in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of FMAP_PUO : component is "BLACK_BOX";
----- Component FTC -----
component FTC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_T_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_T_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_T_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_T_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_posedge :	VitalDelayType := 0.100 ns;
      thold_CLR_C_negedge_posedge    :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      T                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FTC : component is "BLACK_BOX";
----- Component FTCP -----
component FTCP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_T_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_T_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_T_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_T_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_CLR_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      T                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FTCP : component is "BLACK_BOX";
----- Component FTP -----
component FTP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_T_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_T_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_T_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_T_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_PRE_C_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      T                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of FTP : component is "BLACK_BOX";
----- Component GCLK -----
component GCLK
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of GCLK : component is "BLACK_BOX";
----- Component GCLK_F -----
component GCLK_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of GCLK_F : component is "BLACK_BOX";
----- Component GND -----
component GND
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      G                         :	out   STD_ULOGIC := '0');
end component;
attribute BOX_TYPE of GND : component is "BLACK_BOX";
----- Component GXTL -----
component GXTL
-- synopsys translate_off
    generic ( InstancePath : STRING := "*";
              PERIOD : Time := 0 ns;
              FRACTION_ON : real := 0.5 );

-- synopsys translate_on
    port( O : out std_ulogic := '0' );
end component;
attribute BOX_TYPE of GXTL : component is "BLACK_BOX";
----- Component HMAP -----
component HMAP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I3                             :  in    STD_ULOGIC := 'X';
      I2                             :  in    STD_ULOGIC := 'X';
      I1                             :  in    STD_ULOGIC := 'X';
      O                              :  in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of HMAP : component is "BLACK_BOX";
----- Component HMAP_PUC -----
component HMAP_PUC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I3                             :  in    STD_ULOGIC := 'X';
      I2                             :  in    STD_ULOGIC := 'X';
      I1                             :  in    STD_ULOGIC := 'X';
      O                              :  in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of HMAP_PUC : component is "BLACK_BOX";
----- Component IBUF -----
component IBUF
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF : component is "BLACK_BOX";
----- Component IBUF_AGP -----
component IBUF_AGP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_AGP : component is "BLACK_BOX";
----- Component IBUF_CTT -----
component IBUF_CTT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_CTT : component is "BLACK_BOX";
----- Component IBUF_F -----
component IBUF_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_F : component is "BLACK_BOX";
----- Component IBUF_GTL -----
component IBUF_GTL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_GTL : component is "BLACK_BOX";
----- Component IBUF_GTLP -----
component IBUF_GTLP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_GTLP : component is "BLACK_BOX";
----- Component IBUF_HSTL_I -----
component IBUF_HSTL_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_HSTL_I : component is "BLACK_BOX";
----- Component IBUF_HSTL_II -----
component IBUF_HSTL_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_HSTL_II : component is "BLACK_BOX";
----- Component IBUF_HSTL_III -----
component IBUF_HSTL_III
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_HSTL_III : component is "BLACK_BOX";
----- Component IBUF_HSTL_IV -----
component IBUF_HSTL_IV
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_HSTL_IV : component is "BLACK_BOX";
----- Component IBUF_LVCMOS15 -----
component IBUF_LVCMOS15
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_LVCMOS15 : component is "BLACK_BOX";
----- Component IBUF_LVCMOS18 -----
component IBUF_LVCMOS18
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_LVCMOS18 : component is "BLACK_BOX";
----- Component IBUF_LVCMOS2 -----
component IBUF_LVCMOS2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_LVCMOS2 : component is "BLACK_BOX";
----- Component IBUF_LVCMOS25 -----
component IBUF_LVCMOS25
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_LVCMOS25 : component is "BLACK_BOX";
----- Component IBUF_LVCMOS33 -----
component IBUF_LVCMOS33
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_LVCMOS33 : component is "BLACK_BOX";
----- Component IBUF_LVDS -----
component IBUF_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_LVDS : component is "BLACK_BOX";
----- Component IBUF_LVPECL -----
component IBUF_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_LVPECL : component is "BLACK_BOX";
----- Component IBUF_PCI33_3 -----
component IBUF_PCI33_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_PCI33_3 : component is "BLACK_BOX";
----- Component IBUF_PCI33_5 -----
component IBUF_PCI33_5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_PCI33_5 : component is "BLACK_BOX";
----- Component IBUF_PCI66_3 -----
component IBUF_PCI66_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_PCI66_3 : component is "BLACK_BOX";
----- Component IBUF_PCIX -----
component IBUF_PCIX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_PCIX : component is "BLACK_BOX";
----- Component IBUF_SSTL2_I -----
component IBUF_SSTL2_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_SSTL2_I : component is "BLACK_BOX";
----- Component IBUF_SSTL2_II -----
component IBUF_SSTL2_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_SSTL2_II : component is "BLACK_BOX";
----- Component IBUF_SSTL3_I -----
component IBUF_SSTL3_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_SSTL3_I : component is "BLACK_BOX";
----- Component IBUF_SSTL3_II -----
component IBUF_SSTL3_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_SSTL3_II : component is "BLACK_BOX";
----- Component IBUF_U -----
component IBUF_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUF_U : component is "BLACK_BOX";
----- Component IBUFDS -----
component IBUFDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_IB_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_IB                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      IB                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFDS : component is "BLACK_BOX";
----- Component IBUFDS_LVDS -----
component IBUFDS_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_IB_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_IB                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      IB                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFDS_LVDS : component is "BLACK_BOX";
----- Component IBUFDS_LVPECL -----
component IBUFDS_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_IB_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_IB                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      IB                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFDS_LVPECL : component is "BLACK_BOX";
----- Component IBUFG -----
component IBUFG
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG : component is "BLACK_BOX";
----- Component IBUFG_AGP -----
component IBUFG_AGP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_AGP : component is "BLACK_BOX";
----- Component IBUFG_CTT -----
component IBUFG_CTT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_CTT : component is "BLACK_BOX";
----- Component IBUFG_GTL -----
component IBUFG_GTL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_GTL : component is "BLACK_BOX";
----- Component IBUFG_GTLP -----
component IBUFG_GTLP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_GTLP : component is "BLACK_BOX";
----- Component IBUFG_HSTL_I -----
component IBUFG_HSTL_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_HSTL_I : component is "BLACK_BOX";
----- Component IBUFG_HSTL_II -----
component IBUFG_HSTL_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_HSTL_II : component is "BLACK_BOX";
----- Component IBUFG_HSTL_III -----
component IBUFG_HSTL_III
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_HSTL_III : component is "BLACK_BOX";
----- Component IBUFG_HSTL_IV -----
component IBUFG_HSTL_IV
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_HSTL_IV : component is "BLACK_BOX";
----- Component IBUFG_LVCMOS15 -----
component IBUFG_LVCMOS15
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_LVCMOS15 : component is "BLACK_BOX";
----- Component IBUFG_LVCMOS18 -----
component IBUFG_LVCMOS18
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_LVCMOS18 : component is "BLACK_BOX";
----- Component IBUFG_LVCMOS2 -----
component IBUFG_LVCMOS2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_LVCMOS2 : component is "BLACK_BOX";
----- Component IBUFG_LVCMOS25 -----
component IBUFG_LVCMOS25
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_LVCMOS25 : component is "BLACK_BOX";
----- Component IBUFG_LVCMOS33 -----
component IBUFG_LVCMOS33
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_LVCMOS33 : component is "BLACK_BOX";
----- Component IBUFG_LVDS -----
component IBUFG_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_LVDS : component is "BLACK_BOX";
----- Component IBUFG_LVPECL -----
component IBUFG_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_LVPECL : component is "BLACK_BOX";
----- Component IBUFG_PCI33_3 -----
component IBUFG_PCI33_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_PCI33_3 : component is "BLACK_BOX";
----- Component IBUFG_PCI33_5 -----
component IBUFG_PCI33_5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_PCI33_5 : component is "BLACK_BOX";
----- Component IBUFG_PCI66_3 -----
component IBUFG_PCI66_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_PCI66_3 : component is "BLACK_BOX";
----- Component IBUFG_PCIX -----
component IBUFG_PCIX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_PCIX : component is "BLACK_BOX";
----- Component IBUFG_SSTL2_I -----
component IBUFG_SSTL2_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_SSTL2_I : component is "BLACK_BOX";
----- Component IBUFG_SSTL2_II -----
component IBUFG_SSTL2_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_SSTL2_II : component is "BLACK_BOX";
----- Component IBUFG_SSTL3_I -----
component IBUFG_SSTL3_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_SSTL3_I : component is "BLACK_BOX";
----- Component IBUFG_SSTL3_II -----
component IBUFG_SSTL3_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFG_SSTL3_II : component is "BLACK_BOX";
----- Component IBUFGDS -----
component IBUFGDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      IB                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFGDS : component is "BLACK_BOX";
----- Component IBUFGDS_LVDS -----
component IBUFGDS_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      IB                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFGDS_LVDS : component is "BLACK_BOX";
----- Component IBUFGDS_LVPECL -----
component IBUFGDS_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      IB                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFGDS_LVPECL : component is "BLACK_BOX";
----- Component IBUFN -----
component IBUFN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IBUFN : component is "BLACK_BOX";
----- Component ICAP_VIRTEX2 -----
component ICAP_VIRTEX2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      WRITE                          :  in    STD_ULOGIC;
      BUSY                           :  out   STD_ULOGIC;
      O                              :  out   STD_LOGIC_VECTOR(7 downto 0);
      CE                             :  in    STD_ULOGIC;
      CLK                            :  in    STD_ULOGIC;
      I                              :  in    STD_LOGIC_VECTOR(7 downto 0));
end component;
attribute BOX_TYPE of ICAP_VIRTEX2 : component is "BLACK_BOX";
----- Component IFD -----
component IFD
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFD : component is "BLACK_BOX";
----- Component IFD_F -----
component IFD_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFD_F : component is "BLACK_BOX";
----- Component IFD_M -----
component IFD_M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFD_M : component is "BLACK_BOX";
----- Component IFD_U -----
component IFD_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFD_U : component is "BLACK_BOX";
----- Component IFDI -----
component IFDI
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDI : component is "BLACK_BOX";
----- Component IFDI_F -----
component IFDI_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDI_F : component is "BLACK_BOX";
----- Component IFDI_M -----
component IFDI_M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDI_M : component is "BLACK_BOX";
----- Component IFDI_U -----
component IFDI_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDI_U : component is "BLACK_BOX";
----- Component IFDX -----
component IFDX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDX : component is "BLACK_BOX";
----- Component IFDX_F -----
component IFDX_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDX_F : component is "BLACK_BOX";
----- Component IFDX_M -----
component IFDX_M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDX_M : component is "BLACK_BOX";
----- Component IFDX_U -----
component IFDX_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDX_U : component is "BLACK_BOX";
----- Component IFDXI -----
component IFDXI
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDXI : component is "BLACK_BOX";
----- Component IFDXI_F -----
component IFDXI_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDXI_F : component is "BLACK_BOX";
----- Component IFDXI_M -----
component IFDXI_M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDXI_M : component is "BLACK_BOX";
----- Component IFDXI_U -----
component IFDXI_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IFDXI_U : component is "BLACK_BOX";
----- Component ILD -----
component ILD
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G                     :	VitalDelayType := 0.010 ns;
      thold_D_G                      :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILD : component is "BLACK_BOX";
----- Component ILD_1 -----
component ILD_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILD_1 : component is "BLACK_BOX";
----- Component ILD_1F -----
component ILD_1F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILD_1F : component is "BLACK_BOX";
----- Component ILD_1M -----
component ILD_1M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILD_1M : component is "BLACK_BOX";
----- Component ILD_1U -----
component ILD_1U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILD_1U : component is "BLACK_BOX";
----- Component ILDI_1 -----
component ILDI_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDI_1 : component is "BLACK_BOX";
----- Component ILDI_1F -----
component ILDI_1F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDI_1F : component is "BLACK_BOX";
----- Component ILDI_1M -----
component ILDI_1M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDI_1M : component is "BLACK_BOX";
----- Component ILDI_1U -----
component ILDI_1U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDI_1U : component is "BLACK_BOX";
----- Component ILDX_1 -----
component ILDX_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDX_1 : component is "BLACK_BOX";
----- Component ILDX_1F -----
component ILDX_1F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDX_1F : component is "BLACK_BOX";
----- Component ILDX_1M -----
component ILDX_1M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDX_1M : component is "BLACK_BOX";
----- Component ILDX_1U -----
component ILDX_1U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDX_1U : component is "BLACK_BOX";
----- Component ILDXI_1 -----
component ILDXI_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDXI_1 : component is "BLACK_BOX";
----- Component ILDXI_1F -----
component ILDXI_1F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDXI_1F : component is "BLACK_BOX";
----- Component ILDXI_1M -----
component ILDXI_1M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDXI_1M : component is "BLACK_BOX";
----- Component ILDXI_1U -----
component ILDXI_1U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILDXI_1U : component is "BLACK_BOX";
----- Component ILFFX -----
component ILFFX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFFX : component is "BLACK_BOX";
----- Component ILFFX_F -----
component ILFFX_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFFX_F : component is "BLACK_BOX";
----- Component ILFFX_M -----
component ILFFX_M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFFX_M : component is "BLACK_BOX";
----- Component ILFFXI -----
component ILFFXI
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFFXI : component is "BLACK_BOX";
----- Component ILFFXI_F -----
component ILFFXI_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFFXI_F : component is "BLACK_BOX";
----- Component ILFFXI_M -----
component ILFFXI_M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFFXI_M : component is "BLACK_BOX";
----- Component ILFLX -----
component ILFLX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_posedge_negedge    :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_negedge_negedge    :	VitalDelayType := 0.100 ns;
      thold_GE_G_posedge_negedge     :	VitalDelayType := 0.100 ns;
      thold_GE_G_negedge_negedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFLX : component is "BLACK_BOX";
----- Component ILFLX_1 -----
component ILFLX_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFLX_1 : component is "BLACK_BOX";
----- Component ILFLX_1F -----
component ILFLX_1F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFLX_1F : component is "BLACK_BOX";
----- Component ILFLX_1M -----
component ILFLX_1M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFLX_1M : component is "BLACK_BOX";
----- Component ILFLX_F -----
component ILFLX_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_posedge_negedge    :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_negedge_negedge    :	VitalDelayType := 0.100 ns;
      thold_GE_G_posedge_negedge     :	VitalDelayType := 0.100 ns;
      thold_GE_G_negedge_negedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFLX_F : component is "BLACK_BOX";
----- Component ILFLX_M -----
component ILFLX_M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_posedge_negedge    :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_negedge_negedge    :	VitalDelayType := 0.100 ns;
      thold_GE_G_posedge_negedge     :	VitalDelayType := 0.100 ns;
      thold_GE_G_negedge_negedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFLX_M : component is "BLACK_BOX";
----- Component ILFLXI_1 -----
component ILFLXI_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFLXI_1 : component is "BLACK_BOX";
----- Component ILFLXI_1F -----
component ILFLXI_1F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFLXI_1F : component is "BLACK_BOX";
----- Component ILFLXI_1M -----
component ILFLXI_1M
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_GF_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_D_GF_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_D_GF_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_D_GF_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.100 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.100 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.100 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.100 ns;
      tpw_GF_posedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.100 ns;
      tpw_GF_negedge                 :	VitalDelayType := 0.100 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.100 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GF                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      D                              :	in    STD_ULOGIC;
      GF                             :	in    STD_ULOGIC;
      Q                              :	out   STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ILFLXI_1M : component is "BLACK_BOX";
----- Component INV -----
component INV
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of INV : component is "BLACK_BOX";
----- Component IOBUF -----
component IOBUF
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF : component is "BLACK_BOX";
----- Component IOBUF_24 -----
component IOBUF_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_24 : component is "BLACK_BOX";
----- Component IOBUF_AGP -----
component IOBUF_AGP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_AGP : component is "BLACK_BOX";
----- Component IOBUF_CTT -----
component IOBUF_CTT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_CTT : component is "BLACK_BOX";
----- Component IOBUF_F -----
component IOBUF_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_F : component is "BLACK_BOX";
----- Component IOBUF_F_12 -----
component IOBUF_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_F_12 : component is "BLACK_BOX";
----- Component IOBUF_F_16 -----
component IOBUF_F_16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_F_16 : component is "BLACK_BOX";
----- Component IOBUF_F_2 -----
component IOBUF_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_F_2 : component is "BLACK_BOX";
----- Component IOBUF_F_24 -----
component IOBUF_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_F_24 : component is "BLACK_BOX";
----- Component IOBUF_F_4 -----
component IOBUF_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_F_4 : component is "BLACK_BOX";
----- Component IOBUF_F_6 -----
component IOBUF_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_F_6 : component is "BLACK_BOX";
----- Component IOBUF_F_8 -----
component IOBUF_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_F_8 : component is "BLACK_BOX";
----- Component IOBUF_GTL -----
component IOBUF_GTL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_GTL : component is "BLACK_BOX";
----- Component IOBUF_GTLP -----
component IOBUF_GTLP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_GTLP : component is "BLACK_BOX";
----- Component IOBUF_HSTL_I -----
component IOBUF_HSTL_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_HSTL_I : component is "BLACK_BOX";
----- Component IOBUF_HSTL_II -----
component IOBUF_HSTL_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_HSTL_II : component is "BLACK_BOX";
----- Component IOBUF_HSTL_III -----
component IOBUF_HSTL_III
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_HSTL_III : component is "BLACK_BOX";
----- Component IOBUF_HSTL_IV -----
component IOBUF_HSTL_IV
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_HSTL_IV : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15 -----
component IOBUF_LVCMOS15
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_F_12 -----
component IOBUF_LVCMOS15_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_F_12 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_F_2 -----
component IOBUF_LVCMOS15_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_F_2 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_F_4 -----
component IOBUF_LVCMOS15_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_F_4 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_F_6 -----
component IOBUF_LVCMOS15_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_F_6 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_F_8 -----
component IOBUF_LVCMOS15_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_F_8 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_S_12 -----
component IOBUF_LVCMOS15_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_S_12 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_S_2 -----
component IOBUF_LVCMOS15_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_S_2 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_S_4 -----
component IOBUF_LVCMOS15_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_S_4 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_S_6 -----
component IOBUF_LVCMOS15_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_S_6 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS15_S_8 -----
component IOBUF_LVCMOS15_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS15_S_8 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18 -----
component IOBUF_LVCMOS18
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_F_12 -----
component IOBUF_LVCMOS18_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_F_12 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_F_2 -----
component IOBUF_LVCMOS18_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_F_2 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_F_4 -----
component IOBUF_LVCMOS18_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_F_4 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_F_6 -----
component IOBUF_LVCMOS18_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_F_6 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_F_8 -----
component IOBUF_LVCMOS18_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_F_8 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_S_12 -----
component IOBUF_LVCMOS18_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_S_12 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_S_2 -----
component IOBUF_LVCMOS18_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_S_2 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_S_4 -----
component IOBUF_LVCMOS18_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_S_4 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_S_6 -----
component IOBUF_LVCMOS18_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_S_6 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS18_S_8 -----
component IOBUF_LVCMOS18_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS18_S_8 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS2 -----
component IOBUF_LVCMOS2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS2 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25 -----
component IOBUF_LVCMOS25
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_F_12 -----
component IOBUF_LVCMOS25_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_F_12 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_F_2 -----
component IOBUF_LVCMOS25_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_F_2 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_F_4 -----
component IOBUF_LVCMOS25_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_F_4 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_F_6 -----
component IOBUF_LVCMOS25_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_F_6 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_F_8 -----
component IOBUF_LVCMOS25_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_F_8 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_S_12 -----
component IOBUF_LVCMOS25_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_S_12 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_S_2 -----
component IOBUF_LVCMOS25_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_S_2 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_S_4 -----
component IOBUF_LVCMOS25_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_S_4 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_S_6 -----
component IOBUF_LVCMOS25_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_S_6 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS25_S_8 -----
component IOBUF_LVCMOS25_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS25_S_8 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33 -----
component IOBUF_LVCMOS33
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_F_12 -----
component IOBUF_LVCMOS33_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_F_12 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_F_2 -----
component IOBUF_LVCMOS33_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_F_2 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_F_4 -----
component IOBUF_LVCMOS33_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_F_4 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_F_6 -----
component IOBUF_LVCMOS33_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_F_6 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_F_8 -----
component IOBUF_LVCMOS33_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_F_8 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_S_12 -----
component IOBUF_LVCMOS33_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_S_12 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_S_2 -----
component IOBUF_LVCMOS33_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_S_2 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_S_4 -----
component IOBUF_LVCMOS33_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_S_4 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_S_6 -----
component IOBUF_LVCMOS33_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_S_6 : component is "BLACK_BOX";
----- Component IOBUF_LVCMOS33_S_8 -----
component IOBUF_LVCMOS33_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVCMOS33_S_8 : component is "BLACK_BOX";
----- Component IOBUF_LVDS -----
component IOBUF_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVDS : component is "BLACK_BOX";
----- Component IOBUF_LVPECL -----
component IOBUF_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_LVPECL : component is "BLACK_BOX";
----- Component IOBUF_N -----
component IOBUF_N
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_N : component is "BLACK_BOX";
----- Component IOBUF_N_24 -----
component IOBUF_N_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_N_24 : component is "BLACK_BOX";
----- Component IOBUF_N_F -----
component IOBUF_N_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_N_F : component is "BLACK_BOX";
----- Component IOBUF_N_F_24 -----
component IOBUF_N_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_N_F_24 : component is "BLACK_BOX";
----- Component IOBUF_N_S -----
component IOBUF_N_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_N_S : component is "BLACK_BOX";
----- Component IOBUF_N_S_24 -----
component IOBUF_N_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_N_S_24 : component is "BLACK_BOX";
----- Component IOBUF_PCI33_3 -----
component IOBUF_PCI33_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_PCI33_3 : component is "BLACK_BOX";
----- Component IOBUF_PCI33_5 -----
component IOBUF_PCI33_5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_PCI33_5 : component is "BLACK_BOX";
----- Component IOBUF_PCI66_3 -----
component IOBUF_PCI66_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_PCI66_3 : component is "BLACK_BOX";
----- Component IOBUF_PCIX -----
component IOBUF_PCIX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_PCIX : component is "BLACK_BOX";
----- Component IOBUF_S -----
component IOBUF_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_S : component is "BLACK_BOX";
----- Component IOBUF_S_12 -----
component IOBUF_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_S_12 : component is "BLACK_BOX";
----- Component IOBUF_S_16 -----
component IOBUF_S_16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_S_16 : component is "BLACK_BOX";
----- Component IOBUF_S_2 -----
component IOBUF_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_S_2 : component is "BLACK_BOX";
----- Component IOBUF_S_24 -----
component IOBUF_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_S_24 : component is "BLACK_BOX";
----- Component IOBUF_S_4 -----
component IOBUF_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_S_4 : component is "BLACK_BOX";
----- Component IOBUF_S_6 -----
component IOBUF_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_S_6 : component is "BLACK_BOX";
----- Component IOBUF_S_8 -----
component IOBUF_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_S_8 : component is "BLACK_BOX";
----- Component IOBUF_SSTL2_I -----
component IOBUF_SSTL2_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_SSTL2_I : component is "BLACK_BOX";
----- Component IOBUF_SSTL2_II -----
component IOBUF_SSTL2_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_SSTL2_II : component is "BLACK_BOX";
----- Component IOBUF_SSTL3_I -----
component IOBUF_SSTL3_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_SSTL3_I : component is "BLACK_BOX";
----- Component IOBUF_SSTL3_II -----
component IOBUF_SSTL3_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUF_SSTL3_II : component is "BLACK_BOX";
----- Component IOBUFD -----
component IOBUFD
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFD : component is "BLACK_BOX";
----- Component IOBUFD_24 -----
component IOBUFD_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFD_24 : component is "BLACK_BOX";
----- Component IOBUFD_F -----
component IOBUFD_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFD_F : component is "BLACK_BOX";
----- Component IOBUFD_F_24 -----
component IOBUFD_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFD_F_24 : component is "BLACK_BOX";
----- Component IOBUFD_S -----
component IOBUFD_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFD_S : component is "BLACK_BOX";
----- Component IOBUFD_S_24 -----
component IOBUFD_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFD_S_24 : component is "BLACK_BOX";
----- Component IOBUFDN -----
component IOBUFDN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFDN : component is "BLACK_BOX";
----- Component IOBUFDN_24 -----
component IOBUFDN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFDN_24 : component is "BLACK_BOX";
----- Component IOBUFDN_F -----
component IOBUFDN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFDN_F : component is "BLACK_BOX";
----- Component IOBUFDN_F_24 -----
component IOBUFDN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFDN_F_24 : component is "BLACK_BOX";
----- Component IOBUFDN_S -----
component IOBUFDN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFDN_S : component is "BLACK_BOX";
----- Component IOBUFDN_S_24 -----
component IOBUFDN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFDN_S_24 : component is "BLACK_BOX";
----- Component IOBUFDS -----
component IOBUFDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_I_IOB                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IOB                      :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_IOB                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      IOB                            :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFDS : component is "BLACK_BOX";
----- Component IOBUFDS_LVDS -----
component IOBUFDS_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_I_IOB                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IOB                      :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_IOB                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      IOB                            :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFDS_LVDS : component is "BLACK_BOX";
----- Component IOBUFDS_LVPECL -----
component IOBUFDS_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_I_IOB                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IOB                      :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_IOB                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      IOB                            :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFDS_LVPECL : component is "BLACK_BOX";
----- Component IOBUFE -----
component IOBUFE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFE : component is "BLACK_BOX";
----- Component IOBUFE_F -----
component IOBUFE_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFE_F : component is "BLACK_BOX";
----- Component IOBUFE_S -----
component IOBUFE_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFE_S : component is "BLACK_BOX";
----- Component IOBUFN -----
component IOBUFN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFN : component is "BLACK_BOX";
----- Component IOBUFN_24 -----
component IOBUFN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFN_24 : component is "BLACK_BOX";
----- Component IOBUFN_F -----
component IOBUFN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFN_F : component is "BLACK_BOX";
----- Component IOBUFN_F_24 -----
component IOBUFN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFN_F_24 : component is "BLACK_BOX";
----- Component IOBUFN_S -----
component IOBUFN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFN_S : component is "BLACK_BOX";
----- Component IOBUFN_S_24 -----
component IOBUFN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFN_S_24 : component is "BLACK_BOX";
----- Component IOBUFND -----
component IOBUFND
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFND : component is "BLACK_BOX";
----- Component IOBUFND_24 -----
component IOBUFND_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFND_24 : component is "BLACK_BOX";
----- Component IOBUFND_F -----
component IOBUFND_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFND_F : component is "BLACK_BOX";
----- Component IOBUFND_F_24 -----
component IOBUFND_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFND_F_24 : component is "BLACK_BOX";
----- Component IOBUFND_S -----
component IOBUFND_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFND_S : component is "BLACK_BOX";
----- Component IOBUFND_S_24 -----
component IOBUFND_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFND_S_24 : component is "BLACK_BOX";
----- Component IOBUFNDN -----
component IOBUFNDN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNDN : component is "BLACK_BOX";
----- Component IOBUFNDN_24 -----
component IOBUFNDN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNDN_24 : component is "BLACK_BOX";
----- Component IOBUFNDN_F -----
component IOBUFNDN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNDN_F : component is "BLACK_BOX";
----- Component IOBUFNDN_F_24 -----
component IOBUFNDN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNDN_F_24 : component is "BLACK_BOX";
----- Component IOBUFNDN_S -----
component IOBUFNDN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNDN_S : component is "BLACK_BOX";
----- Component IOBUFNDN_S_24 -----
component IOBUFNDN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNDN_S_24 : component is "BLACK_BOX";
----- Component IOBUFNN -----
component IOBUFNN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNN : component is "BLACK_BOX";
----- Component IOBUFNN_24 -----
component IOBUFNN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNN_24 : component is "BLACK_BOX";
----- Component IOBUFNN_F -----
component IOBUFNN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNN_F : component is "BLACK_BOX";
----- Component IOBUFNN_F_24 -----
component IOBUFNN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNN_F_24 : component is "BLACK_BOX";
----- Component IOBUFNN_S -----
component IOBUFNN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNN_S : component is "BLACK_BOX";
----- Component IOBUFNN_S_24 -----
component IOBUFNN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNN_S_24 : component is "BLACK_BOX";
----- Component IOBUFNS -----
component IOBUFNS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNS : component is "BLACK_BOX";
----- Component IOBUFNS_24 -----
component IOBUFNS_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNS_24 : component is "BLACK_BOX";
----- Component IOBUFNS_F -----
component IOBUFNS_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNS_F : component is "BLACK_BOX";
----- Component IOBUFNS_F_24 -----
component IOBUFNS_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNS_F_24 : component is "BLACK_BOX";
----- Component IOBUFNS_S -----
component IOBUFNS_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNS_S : component is "BLACK_BOX";
----- Component IOBUFNS_S_24 -----
component IOBUFNS_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNS_S_24 : component is "BLACK_BOX";
----- Component IOBUFNSN -----
component IOBUFNSN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNSN : component is "BLACK_BOX";
----- Component IOBUFNSN_24 -----
component IOBUFNSN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNSN_24 : component is "BLACK_BOX";
----- Component IOBUFNSN_F -----
component IOBUFNSN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNSN_F : component is "BLACK_BOX";
----- Component IOBUFNSN_F_24 -----
component IOBUFNSN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNSN_F_24 : component is "BLACK_BOX";
----- Component IOBUFNSN_S -----
component IOBUFNSN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNSN_S : component is "BLACK_BOX";
----- Component IOBUFNSN_S_24 -----
component IOBUFNSN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFNSN_S_24 : component is "BLACK_BOX";
----- Component IOBUFS -----
component IOBUFS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFS : component is "BLACK_BOX";
----- Component IOBUFS_24 -----
component IOBUFS_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFS_24 : component is "BLACK_BOX";
----- Component IOBUFS_F -----
component IOBUFS_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFS_F : component is "BLACK_BOX";
----- Component IOBUFS_F_24 -----
component IOBUFS_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFS_F_24 : component is "BLACK_BOX";
----- Component IOBUFS_S -----
component IOBUFS_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFS_S : component is "BLACK_BOX";
----- Component IOBUFS_S_24 -----
component IOBUFS_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFS_S_24 : component is "BLACK_BOX";
----- Component IOBUFSN -----
component IOBUFSN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFSN : component is "BLACK_BOX";
----- Component IOBUFSN_24 -----
component IOBUFSN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFSN_24 : component is "BLACK_BOX";
----- Component IOBUFSN_F -----
component IOBUFSN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFSN_F : component is "BLACK_BOX";
----- Component IOBUFSN_F_24 -----
component IOBUFSN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFSN_F_24 : component is "BLACK_BOX";
----- Component IOBUFSN_S -----
component IOBUFSN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFSN_S : component is "BLACK_BOX";
----- Component IOBUFSN_S_24 -----
component IOBUFSN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_IO_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_IO                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_IO                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      IO                             :	inout STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of IOBUFSN_S_24 : component is "BLACK_BOX";
----- Component KEEP -----
component KEEP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of KEEP : component is "BLACK_BOX";
----- Component KEEPER -----
component KEEPER
-- synopsys translate_off
   generic( InstancePath: STRING := "*");

-- synopsys translate_on
   port(O : inout STD_ULOGIC);
end component;
attribute BOX_TYPE of KEEPER : component is "BLACK_BOX";
----- Component L_FLAG -----
component L_FLAG
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of L_FLAG : component is "BLACK_BOX";
----- Component LD -----
component LD
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LD : component is "BLACK_BOX";
----- Component LD_1 -----
component LD_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LD_1 : component is "BLACK_BOX";
----- Component LDC -----
component LDC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_negedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_G_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_CLR_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDC : component is "BLACK_BOX";
----- Component LDC_1 -----
component LDC_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_G_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_CLR_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDC_1 : component is "BLACK_BOX";
----- Component LDCE -----
component LDCE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      trecovery_CLR_G_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_CLR_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDCE : component is "BLACK_BOX";
----- Component LDCE_1 -----
component LDCE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      trecovery_CLR_G_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_CLR_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDCE_1 : component is "BLACK_BOX";
----- Component LDCP -----
component LDCP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_negedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_G_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_CLR_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_G_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDCP : component is "BLACK_BOX";
----- Component LDCP_1 -----
component LDCP_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_CLR_G_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_CLR_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_G_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDCP_1 : component is "BLACK_BOX";
----- Component LDCPE -----
component LDCPE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      trecovery_CLR_G_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_CLR_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_G_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDCPE : component is "BLACK_BOX";
----- Component LDCPE_1 -----
component LDCPE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CLR_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      trecovery_CLR_G_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_CLR_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      trecovery_PRE_G_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_CLR_posedge                :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLR                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      CLR                            :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDCPE_1 : component is "BLACK_BOX";
----- Component LDE -----
component LDE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDE : component is "BLACK_BOX";
----- Component LDE_1 -----
component LDE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDE_1 : component is "BLACK_BOX";
----- Component LDP -----
component LDP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_negedge      :	VitalDelayType := 0.010 ns;
      trecovery_PRE_G_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDP : component is "BLACK_BOX";
----- Component LDP_1 -----
component LDP_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      trecovery_PRE_G_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDP_1 : component is "BLACK_BOX";
----- Component LDPE -----
component LDPE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_negedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_negedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_negedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_negedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_negedge     :	VitalDelayType := 0.010 ns;
      trecovery_PRE_G_negedge_negedge :	VitalDelayType := 0.010 ns;
      thold_PRE_G_negedge_negedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDPE : component is "BLACK_BOX";
----- Component LDPE_1 -----
component LDPE_1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_D_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_G_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GE_Q                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_PRE_Q                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_G_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_G_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_GE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_GE_G_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_GE_G_negedge_posedge     :	VitalDelayType := 0.010 ns;
      trecovery_PRE_G_negedge_posedge :	VitalDelayType := 0.010 ns;
      thold_PRE_G_negedge_posedge    :	VitalDelayType := 0.010 ns;
      tpw_G_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_PRE_posedge                :	VitalDelayType := 0.010 ns;
      tpw_G_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_G                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_PRE                       :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      G                              :	in    STD_ULOGIC;
      GE                             :	in    STD_ULOGIC;
      PRE                            :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LDPE_1 : component is "BLACK_BOX";
----- Component LUT1 -----
component LUT1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"0");

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT1 : component is "BLACK_BOX";
----- Component LUT1_D -----
component LUT1_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"0");

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT1_D : component is "BLACK_BOX";
----- Component LUT1_L -----
component LUT1_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"0");

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT1_L : component is "BLACK_BOX";
----- Component LUT2 -----
component LUT2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"0");

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT2 : component is "BLACK_BOX";
----- Component LUT2_D -----
component LUT2_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"0");

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT2_D : component is "BLACK_BOX";
----- Component LUT2_L -----
component LUT2_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"0");

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT2_L : component is "BLACK_BOX";
----- Component LUT3 -----
component LUT3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"00");

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT3 : component is "BLACK_BOX";
----- Component LUT3_D -----
component LUT3_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"00");

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT3_D : component is "BLACK_BOX";
----- Component LUT3_L -----
component LUT3_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"00");

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT3_L : component is "BLACK_BOX";
----- Component LUT4 -----
component LUT4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"0000");

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT4 : component is "BLACK_BOX";
----- Component LUT4_D -----
component LUT4_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"0000");

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT4_D : component is "BLACK_BOX";
----- Component LUT4_L -----
component LUT4_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      INIT                           :  bit_vector);
--    INIT                           :  bit_vector := X"0000");

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of LUT4_L : component is "BLACK_BOX";
----- Component MD0 -----
component MD0
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :  out   STD_ULOGIC);
end component;
attribute BOX_TYPE of MD0 : component is "BLACK_BOX";
----- Component MD1 -----
component MD1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      O                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MD1 : component is "BLACK_BOX";
----- Component MD2 -----
component MD2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port(
      I                              :  out   STD_ULOGIC);
end component;
attribute BOX_TYPE of MD2 : component is "BLACK_BOX";
----- Component MERGE -----
component MERGE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MERGE : component is "BLACK_BOX";
----- Component MIN_OFF -----
component MIN_OFF
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MIN_OFF : component is "BLACK_BOX";
----- Component MULT18X18 -----
component MULT18X18
-- synopsys translate_off
    generic (TimingChecksOn    : boolean := DefaultTimingChecksOn;
             InstancePath : STRING := "*";
             Xon               : boolean := DefaultXon;
             MsgOn             : boolean := defaultMsgOn;
             tipd_A : VitalDelayArrayType01 (17 downto 0 ) := (others => (0.0 ns, 0.0 ns));
             tipd_B : VitalDelayArrayType01 (17 downto 0 ) := (others => (0.0 ns, 0.0 ns));
             tpd_A_P : VitalDelayArrayType01 (647  downto 0) := (others => (0.1 ns, 0.1 ns));
             tpd_B_P : VitalDelayArrayType01 (647 downto 0 ) := (others => (0.1 ns, 0.1 ns)));
-- synopsys translate_on
    port (A	: in STD_LOGIC_VECTOR (17 downto 0);
          B	: in STD_LOGIC_VECTOR (17 downto 0);
	  P	: out STD_LOGIC_VECTOR (35 downto 0) );

end component;
attribute BOX_TYPE of MULT18X18 : component is "BLACK_BOX";
----- Component MULT_AND -----
component MULT_AND
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MULT_AND : component is "BLACK_BOX";
----- Component MUXCY -----
component MUXCY
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_DI_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CI_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_DI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      DI                             :	in    STD_ULOGIC;
      CI                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXCY : component is "BLACK_BOX";
----- Component MUXCY_D -----
component MUXCY_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_DI_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CI_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_DI_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CI_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_DI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      DI                             :	in    STD_ULOGIC;
      CI                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXCY_D : component is "BLACK_BOX";
----- Component MUXCY_L -----
component MUXCY_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_DI_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CI_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_DI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      DI                             :	in    STD_ULOGIC;
      CI                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXCY_L : component is "BLACK_BOX";
----- Component MUXF5 -----
component MUXF5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF5 : component is "BLACK_BOX";
----- Component MUXF5_D -----
component MUXF5_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF5_D : component is "BLACK_BOX";
----- Component MUXF5_L -----
component MUXF5_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF5_L : component is "BLACK_BOX";
----- Component MUXF6 -----
component MUXF6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF6 : component is "BLACK_BOX";
----- Component MUXF6_D -----
component MUXF6_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF6_D : component is "BLACK_BOX";
----- Component MUXF6_L -----
component MUXF6_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF6_L : component is "BLACK_BOX";
----- Component MUXF7 -----
component MUXF7
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF7 : component is "BLACK_BOX";
----- Component MUXF7_D -----
component MUXF7_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF7_D : component is "BLACK_BOX";
----- Component MUXF7_L -----
component MUXF7_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF7_L : component is "BLACK_BOX";
----- Component MUXF8 -----
component MUXF8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF8 : component is "BLACK_BOX";
----- Component MUXF8_D -----
component MUXF8_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF8_D : component is "BLACK_BOX";
----- Component MUXF8_L -----
component MUXF8_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S_LO                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      S                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of MUXF8_L : component is "BLACK_BOX";
----- Component N_FLAG -----
component N_FLAG
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of N_FLAG : component is "BLACK_BOX";
----- Component NAND12 -----
component NAND12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I11_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I10_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I9_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I8_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I11                            :	in    STD_ULOGIC;
      I10                            :	in    STD_ULOGIC;
      I9                             :	in    STD_ULOGIC;
      I8                             :	in    STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND12 : component is "BLACK_BOX";
----- Component NAND16 -----
component NAND16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I15_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I14_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I13_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I12_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I11_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I10_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I9_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I8_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I15                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I14                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I13                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I12                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I15                            :	in    STD_ULOGIC;
      I14                            :	in    STD_ULOGIC;
      I13                            :	in    STD_ULOGIC;
      I12                            :	in    STD_ULOGIC;
      I11                            :	in    STD_ULOGIC;
      I10                            :	in    STD_ULOGIC;
      I9                             :	in    STD_ULOGIC;
      I8                             :	in    STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND16 : component is "BLACK_BOX";
----- Component NAND2 -----
component NAND2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND2 : component is "BLACK_BOX";
----- Component NAND2B1 -----
component NAND2B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND2B1 : component is "BLACK_BOX";
----- Component NAND2B2 -----
component NAND2B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND2B2 : component is "BLACK_BOX";
----- Component NAND3 -----
component NAND3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND3 : component is "BLACK_BOX";
----- Component NAND3B1 -----
component NAND3B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND3B1 : component is "BLACK_BOX";
----- Component NAND3B2 -----
component NAND3B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND3B2 : component is "BLACK_BOX";
----- Component NAND3B3 -----
component NAND3B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND3B3 : component is "BLACK_BOX";
----- Component NAND4 -----
component NAND4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND4 : component is "BLACK_BOX";
----- Component NAND4B1 -----
component NAND4B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND4B1 : component is "BLACK_BOX";
----- Component NAND4B2 -----
component NAND4B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND4B2 : component is "BLACK_BOX";
----- Component NAND4B3 -----
component NAND4B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND4B3 : component is "BLACK_BOX";
----- Component NAND4B4 -----
component NAND4B4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND4B4 : component is "BLACK_BOX";
----- Component NAND5 -----
component NAND5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND5 : component is "BLACK_BOX";
----- Component NAND5B1 -----
component NAND5B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND5B1 : component is "BLACK_BOX";
----- Component NAND5B2 -----
component NAND5B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND5B2 : component is "BLACK_BOX";
----- Component NAND5B3 -----
component NAND5B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND5B3 : component is "BLACK_BOX";
----- Component NAND5B4 -----
component NAND5B4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND5B4 : component is "BLACK_BOX";
----- Component NAND5B5 -----
component NAND5B5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NAND5B5 : component is "BLACK_BOX";
----- Component NOR12 -----
component NOR12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I11_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I10_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I9_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I8_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I11                            :	in    STD_ULOGIC;
      I10                            :	in    STD_ULOGIC;
      I9                             :	in    STD_ULOGIC;
      I8                             :	in    STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR12 : component is "BLACK_BOX";
----- Component NOR16 -----
component NOR16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I15_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I14_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I13_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I12_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I11_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I10_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I9_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I8_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I15                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I14                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I13                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I12                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I15                            :	in    STD_ULOGIC;
      I14                            :	in    STD_ULOGIC;
      I13                            :	in    STD_ULOGIC;
      I12                            :	in    STD_ULOGIC;
      I11                            :	in    STD_ULOGIC;
      I10                            :	in    STD_ULOGIC;
      I9                             :	in    STD_ULOGIC;
      I8                             :	in    STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR16 : component is "BLACK_BOX";
----- Component NOR2 -----
component NOR2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR2 : component is "BLACK_BOX";
----- Component NOR2B1 -----
component NOR2B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR2B1 : component is "BLACK_BOX";
----- Component NOR2B2 -----
component NOR2B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR2B2 : component is "BLACK_BOX";
----- Component NOR3 -----
component NOR3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR3 : component is "BLACK_BOX";
----- Component NOR3B1 -----
component NOR3B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR3B1 : component is "BLACK_BOX";
----- Component NOR3B2 -----
component NOR3B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR3B2 : component is "BLACK_BOX";
----- Component NOR3B3 -----
component NOR3B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR3B3 : component is "BLACK_BOX";
----- Component NOR4 -----
component NOR4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR4 : component is "BLACK_BOX";
----- Component NOR4B1 -----
component NOR4B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR4B1 : component is "BLACK_BOX";
----- Component NOR4B2 -----
component NOR4B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR4B2 : component is "BLACK_BOX";
----- Component NOR4B3 -----
component NOR4B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR4B3 : component is "BLACK_BOX";
----- Component NOR4B4 -----
component NOR4B4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR4B4 : component is "BLACK_BOX";
----- Component NOR5 -----
component NOR5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR5 : component is "BLACK_BOX";
----- Component NOR5B1 -----
component NOR5B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR5B1 : component is "BLACK_BOX";
----- Component NOR5B2 -----
component NOR5B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR5B2 : component is "BLACK_BOX";
----- Component NOR5B3 -----
component NOR5B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR5B3 : component is "BLACK_BOX";
----- Component NOR5B4 -----
component NOR5B4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR5B4 : component is "BLACK_BOX";
----- Component NOR5B5 -----
component NOR5B5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of NOR5B5 : component is "BLACK_BOX";
----- Component OAND2 -----
component OAND2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_F_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_F                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      F                              :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OAND2 : component is "BLACK_BOX";
------ Component OBUF -----
component OBUF
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF : component is "BLACK_BOX";
----- Component OBUF_24 -----
component OBUF_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_24 : component is "BLACK_BOX";
----- Component OBUF_AGP -----
component OBUF_AGP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_AGP : component is "BLACK_BOX";
----- Component OBUF_CTT -----
component OBUF_CTT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_CTT : component is "BLACK_BOX";
----- Component OBUF_F -----
component OBUF_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_F : component is "BLACK_BOX";
----- Component OBUF_F_12 -----
component OBUF_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_F_12 : component is "BLACK_BOX";
----- Component OBUF_F_16 -----
component OBUF_F_16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_F_16 : component is "BLACK_BOX";
----- Component OBUF_F_2 -----
component OBUF_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_F_2 : component is "BLACK_BOX";
----- Component OBUF_F_24 -----
component OBUF_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_F_24 : component is "BLACK_BOX";
----- Component OBUF_F_4 -----
component OBUF_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_F_4 : component is "BLACK_BOX";
----- Component OBUF_F_6 -----
component OBUF_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_F_6 : component is "BLACK_BOX";
----- Component OBUF_F_8 -----
component OBUF_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_F_8 : component is "BLACK_BOX";
----- Component OBUF_GTL -----
component OBUF_GTL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_GTL : component is "BLACK_BOX";
----- Component OBUF_GTLP -----
component OBUF_GTLP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_GTLP : component is "BLACK_BOX";
----- Component OBUF_HSTL_I -----
component OBUF_HSTL_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_HSTL_I : component is "BLACK_BOX";
----- Component OBUF_HSTL_II -----
component OBUF_HSTL_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_HSTL_II : component is "BLACK_BOX";
----- Component OBUF_HSTL_III -----
component OBUF_HSTL_III
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_HSTL_III : component is "BLACK_BOX";
----- Component OBUF_HSTL_IV -----
component OBUF_HSTL_IV
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_HSTL_IV : component is "BLACK_BOX";
----- Component OBUF_LVCMOS15 -----
component OBUF_LVCMOS15
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_F_12 -----
component OBUF_LVCMOS15_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_F_12 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_F_2 -----
component OBUF_LVCMOS15_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_F_2 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_F_4 -----
component OBUF_LVCMOS15_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_F_4 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_F_6 -----
component OBUF_LVCMOS15_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_F_6 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_F_8 -----
component OBUF_LVCMOS15_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_F_8 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_S_12 -----
component OBUF_LVCMOS15_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_S_12 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_S_2 -----
component OBUF_LVCMOS15_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_S_2 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_S_4 -----
component OBUF_LVCMOS15_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_S_4 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_S_6 -----
component OBUF_LVCMOS15_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_S_6 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS15_S_8 -----
component OBUF_LVCMOS15_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS15_S_8 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18 -----
component OBUF_LVCMOS18
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_F_12 -----
component OBUF_LVCMOS18_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_F_12 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_F_2 -----
component OBUF_LVCMOS18_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_F_2 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_F_4 -----
component OBUF_LVCMOS18_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_F_4 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_F_6 -----
component OBUF_LVCMOS18_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_F_6 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_F_8 -----
component OBUF_LVCMOS18_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_F_8 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_S_12 -----
component OBUF_LVCMOS18_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_S_12 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_S_2 -----
component OBUF_LVCMOS18_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_S_2 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_S_4 -----
component OBUF_LVCMOS18_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_S_4 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_S_6 -----
component OBUF_LVCMOS18_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_S_6 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS18_S_8 -----
component OBUF_LVCMOS18_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS18_S_8 : component is "BLACK_BOX";
----- Component OBUF_LVCMOS2 -----
component OBUF_LVCMOS2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS2 : component is "BLACK_BOX";
----- Component OBUF_LVCMOS25 -----
component OBUF_LVCMOS25
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_F_12 -----
component OBUF_LVCMOS25_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_F_12 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_F_2 -----
component OBUF_LVCMOS25_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_F_2 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_F_4 -----
component OBUF_LVCMOS25_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_F_4 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_F_6 -----
component OBUF_LVCMOS25_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_F_6 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_F_8 -----
component OBUF_LVCMOS25_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_F_8 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_S_12 -----
component OBUF_LVCMOS25_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_S_12 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_S_2 -----
component OBUF_LVCMOS25_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_S_2 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_S_4 -----
component OBUF_LVCMOS25_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_S_4 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_S_6 -----
component OBUF_LVCMOS25_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_S_6 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS25_S_8 -----
component OBUF_LVCMOS25_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS25_S_8 : component is "BLACK_BOX";
----- Component OBUF_LVCMOS33 -----
component OBUF_LVCMOS33
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_F_12 -----
component OBUF_LVCMOS33_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_F_12 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_F_2 -----
component OBUF_LVCMOS33_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_F_2 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_F_4 -----
component OBUF_LVCMOS33_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_F_4 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_F_6 -----
component OBUF_LVCMOS33_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_F_6 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_F_8 -----
component OBUF_LVCMOS33_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_F_8 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_S_12 -----
component OBUF_LVCMOS33_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_S_12 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_S_2 -----
component OBUF_LVCMOS33_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_S_2 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_S_4 -----
component OBUF_LVCMOS33_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_S_4 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_S_6 -----
component OBUF_LVCMOS33_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_S_6 : component is "BLACK_BOX";
------ Component OBUF_LVCMOS33_S_8 -----
component OBUF_LVCMOS33_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVCMOS33_S_8 : component is "BLACK_BOX";
------ Component OBUF_LVDS -----
component OBUF_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVDS : component is "BLACK_BOX";
------ Component OBUF_LVPECL -----
component OBUF_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_LVPECL : component is "BLACK_BOX";
----- Component OBUF_PCI33_3 -----
component OBUF_PCI33_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_PCI33_3 : component is "BLACK_BOX";
----- Component OBUF_PCI33_5 -----
component OBUF_PCI33_5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_PCI33_5 : component is "BLACK_BOX";
----- Component OBUF_PCI66_3 -----
component OBUF_PCI66_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_PCI66_3 : component is "BLACK_BOX";
----- Component OBUF_PCIX -----
component OBUF_PCIX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_PCIX : component is "BLACK_BOX";
----- Component OBUF_S -----
component OBUF_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_S : component is "BLACK_BOX";
----- Component OBUF_S_12 -----
component OBUF_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_S_12 : component is "BLACK_BOX";
----- Component OBUF_S_16 -----
component OBUF_S_16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_S_16 : component is "BLACK_BOX";
----- Component OBUF_S_2 -----
component OBUF_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_S_2 : component is "BLACK_BOX";
----- Component OBUF_S_24 -----
component OBUF_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_S_24 : component is "BLACK_BOX";
----- Component OBUF_S_4 -----
component OBUF_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_S_4 : component is "BLACK_BOX";
----- Component OBUF_S_6 -----
component OBUF_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_S_6 : component is "BLACK_BOX";
----- Component OBUF_S_8 -----
component OBUF_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_S_8 : component is "BLACK_BOX";
----- Component OBUF_SSTL2_I -----
component OBUF_SSTL2_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_SSTL2_I : component is "BLACK_BOX";
----- Component OBUF_SSTL2_II -----
component OBUF_SSTL2_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_SSTL2_II : component is "BLACK_BOX";
----- Component OBUF_SSTL3_I -----
component OBUF_SSTL3_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_SSTL3_I : component is "BLACK_BOX";
----- Component OBUF_SSTL3_II -----
component OBUF_SSTL3_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_SSTL3_II : component is "BLACK_BOX";
----- Component OBUF_U -----
component OBUF_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUF_U : component is "BLACK_BOX";
----- Component OBUFD -----
component OBUFD
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFD : component is "BLACK_BOX";
----- Component OBUFD_24 -----
component OBUFD_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFD_24 : component is "BLACK_BOX";
----- Component OBUFD_F -----
component OBUFD_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFD_F : component is "BLACK_BOX";
----- Component OBUFD_F_24 -----
component OBUFD_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFD_F_24 : component is "BLACK_BOX";
----- Component OBUFD_S -----
component OBUFD_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFD_S : component is "BLACK_BOX";
----- Component OBUFD_S_24 -----
component OBUFD_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFD_S_24 : component is "BLACK_BOX";
----- Component OBUFDN -----
component OBUFDN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFDN : component is "BLACK_BOX";
----- Component OBUFDN_24 -----
component OBUFDN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFDN_24 : component is "BLACK_BOX";
----- Component OBUFDN_F -----
component OBUFDN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFDN_F : component is "BLACK_BOX";
----- Component OBUFDN_F_24 -----
component OBUFDN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFDN_F_24 : component is "BLACK_BOX";
----- Component OBUFDN_S -----
component OBUFDN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFDN_S : component is "BLACK_BOX";
----- Component OBUFDN_S_24 -----
component OBUFDN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFDN_S_24 : component is "BLACK_BOX";
------ Component OBUFDS -----
component OBUFDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_OB                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      OB                             :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFDS : component is "BLACK_BOX";
------ Component OBUFDS_LVDS -----
component OBUFDS_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_OB                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      OB                             :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFDS_LVDS : component is "BLACK_BOX";
------ Component OBUFDS_LVPECL -----
component OBUFDS_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I_OB                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      OB                             :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFDS_LVPECL : component is "BLACK_BOX";
----- Component OBUFE -----
component OBUFE
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFE : component is "BLACK_BOX";
----- Component OBUFE_24 -----
component OBUFE_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFE_24 : component is "BLACK_BOX";
----- Component OBUFE_F -----
component OBUFE_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFE_F : component is "BLACK_BOX";
----- Component OBUFE_F_24 -----
component OBUFE_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFE_F_24 : component is "BLACK_BOX";
----- Component OBUFE_S -----
component OBUFE_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFE_S : component is "BLACK_BOX";
----- Component OBUFE_S_24 -----
component OBUFE_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFE_S_24 : component is "BLACK_BOX";
----- Component OBUFEN -----
component OBUFEN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFEN : component is "BLACK_BOX";
----- Component OBUFEN_24 -----
component OBUFEN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFEN_24 : component is "BLACK_BOX";
----- Component OBUFEN_F -----
component OBUFEN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFEN_F : component is "BLACK_BOX";
----- Component OBUFEN_F_24 -----
component OBUFEN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFEN_F_24 : component is "BLACK_BOX";
----- Component OBUFEN_S -----
component OBUFEN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFEN_S : component is "BLACK_BOX";
----- Component OBUFEN_S_24 -----
component OBUFEN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_E_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_E                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      E                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFEN_S_24 : component is "BLACK_BOX";
------ Component OBUFN -----
component OBUFN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFN : component is "BLACK_BOX";
------ Component OBUFN_24 -----
component OBUFN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFN_24 : component is "BLACK_BOX";
------ Component OBUFN_F -----
component OBUFN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFN_F : component is "BLACK_BOX";
------ Component OBUFN_F_24 -----
component OBUFN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFN_F_24 : component is "BLACK_BOX";
------ Component OBUFN_S -----
component OBUFN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFN_S : component is "BLACK_BOX";
------ Component OBUFN_S_24 -----
component OBUFN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFN_S_24 : component is "BLACK_BOX";
----- Component OBUFS -----
component OBUFS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFS : component is "BLACK_BOX";
----- Component OBUFS_24 -----
component OBUFS_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFS_24 : component is "BLACK_BOX";
----- Component OBUFS_F -----
component OBUFS_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFS_F : component is "BLACK_BOX";
----- Component OBUFS_F_24 -----
component OBUFS_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFS_F_24 : component is "BLACK_BOX";
----- Component OBUFS_S -----
component OBUFS_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFS_S : component is "BLACK_BOX";
----- Component OBUFS_S_24 -----
component OBUFS_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFS_S_24 : component is "BLACK_BOX";
----- Component OBUFSN -----
component OBUFSN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFSN : component is "BLACK_BOX";
----- Component OBUFSN_24 -----
component OBUFSN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFSN_24 : component is "BLACK_BOX";
----- Component OBUFSN_F -----
component OBUFSN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFSN_F : component is "BLACK_BOX";
----- Component OBUFSN_F_24 -----
component OBUFSN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFSN_F_24 : component is "BLACK_BOX";
----- Component OBUFSN_S -----
component OBUFSN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFSN_S : component is "BLACK_BOX";
----- Component OBUFSN_S_24 -----
component OBUFSN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFSN_S_24 : component is "BLACK_BOX";
----- Component OBUFT -----
component OBUFT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT : component is "BLACK_BOX";
----- Component OBUFT_24 -----
component OBUFT_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_24 : component is "BLACK_BOX";
----- Component OBUFT_AGP -----
component OBUFT_AGP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_AGP : component is "BLACK_BOX";
----- Component OBUFT_CTT -----
component OBUFT_CTT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_CTT : component is "BLACK_BOX";
----- Component OBUFT_F -----
component OBUFT_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_F : component is "BLACK_BOX";
----- Component OBUFT_F_12 -----
component OBUFT_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_F_12 : component is "BLACK_BOX";
----- Component OBUFT_F_16 -----
component OBUFT_F_16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_F_16 : component is "BLACK_BOX";
----- Component OBUFT_F_2 -----
component OBUFT_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_F_2 : component is "BLACK_BOX";
----- Component OBUFT_F_24 -----
component OBUFT_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_F_24 : component is "BLACK_BOX";
----- Component OBUFT_F_4 -----
component OBUFT_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_F_4 : component is "BLACK_BOX";
----- Component OBUFT_F_6 -----
component OBUFT_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_F_6 : component is "BLACK_BOX";
----- Component OBUFT_F_8 -----
component OBUFT_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_F_8 : component is "BLACK_BOX";
----- Component OBUFT_GTL -----
component OBUFT_GTL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_GTL : component is "BLACK_BOX";
----- Component OBUFT_GTLP -----
component OBUFT_GTLP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_GTLP : component is "BLACK_BOX";
----- Component OBUFT_HSTL_I -----
component OBUFT_HSTL_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_HSTL_I : component is "BLACK_BOX";
----- Component OBUFT_HSTL_II -----
component OBUFT_HSTL_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_HSTL_II : component is "BLACK_BOX";
----- Component OBUFT_HSTL_III -----
component OBUFT_HSTL_III
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_HSTL_III : component is "BLACK_BOX";
----- Component OBUFT_HSTL_IV -----
component OBUFT_HSTL_IV
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_HSTL_IV : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15 -----
component OBUFT_LVCMOS15
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_F_12 -----
component OBUFT_LVCMOS15_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_F_12 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_F_2 -----
component OBUFT_LVCMOS15_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_F_2 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_F_4 -----
component OBUFT_LVCMOS15_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_F_4 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_F_6 -----
component OBUFT_LVCMOS15_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_F_6 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_F_8 -----
component OBUFT_LVCMOS15_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_F_8 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_S_12 -----
component OBUFT_LVCMOS15_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_S_12 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_S_2 -----
component OBUFT_LVCMOS15_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_S_2 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_S_4 -----
component OBUFT_LVCMOS15_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_S_4 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_S_6 -----
component OBUFT_LVCMOS15_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_S_6 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS15_S_8 -----
component OBUFT_LVCMOS15_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS15_S_8 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18 -----
component OBUFT_LVCMOS18
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_F_12 -----
component OBUFT_LVCMOS18_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_F_12 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_F_2 -----
component OBUFT_LVCMOS18_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_F_2 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_F_4 -----
component OBUFT_LVCMOS18_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_F_4 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_F_6 -----
component OBUFT_LVCMOS18_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_F_6 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_F_8 -----
component OBUFT_LVCMOS18_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_F_8 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_S_12 -----
component OBUFT_LVCMOS18_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_S_12 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_S_2 -----
component OBUFT_LVCMOS18_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_S_2 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_S_4 -----
component OBUFT_LVCMOS18_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_S_4 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_S_6 -----
component OBUFT_LVCMOS18_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_S_6 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS18_S_8 -----
component OBUFT_LVCMOS18_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS18_S_8 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS2 -----
component OBUFT_LVCMOS2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS2 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25 -----
component OBUFT_LVCMOS25
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_F_12 -----
component OBUFT_LVCMOS25_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_F_12 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_F_2 -----
component OBUFT_LVCMOS25_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_F_2 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_F_4 -----
component OBUFT_LVCMOS25_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_F_4 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_F_6 -----
component OBUFT_LVCMOS25_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_F_6 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_F_8 -----
component OBUFT_LVCMOS25_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_F_8 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_S_12 -----
component OBUFT_LVCMOS25_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_S_12 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_S_2 -----
component OBUFT_LVCMOS25_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_S_2 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_S_4 -----
component OBUFT_LVCMOS25_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_S_4 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_S_6 -----
component OBUFT_LVCMOS25_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_S_6 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS25_S_8 -----
component OBUFT_LVCMOS25_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS25_S_8 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33 -----
component OBUFT_LVCMOS33
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_F_12 -----
component OBUFT_LVCMOS33_F_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_F_12 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_F_2 -----
component OBUFT_LVCMOS33_F_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_F_2 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_F_4 -----
component OBUFT_LVCMOS33_F_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_F_4 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_F_6 -----
component OBUFT_LVCMOS33_F_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_F_6 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_F_8 -----
component OBUFT_LVCMOS33_F_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_F_8 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_S_12 -----
component OBUFT_LVCMOS33_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_S_12 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_S_2 -----
component OBUFT_LVCMOS33_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_S_2 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_S_4 -----
component OBUFT_LVCMOS33_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_S_4 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_S_6 -----
component OBUFT_LVCMOS33_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_S_6 : component is "BLACK_BOX";
----- Component OBUFT_LVCMOS33_S_8 -----
component OBUFT_LVCMOS33_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVCMOS33_S_8 : component is "BLACK_BOX";
----- Component OBUFT_LVDS -----
component OBUFT_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVDS : component is "BLACK_BOX";
----- Component OBUFT_LVPECL -----
component OBUFT_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_LVPECL : component is "BLACK_BOX";
----- Component OBUFT_PCI33_3 -----
component OBUFT_PCI33_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_PCI33_3 : component is "BLACK_BOX";
----- Component OBUFT_PCI33_5 -----
component OBUFT_PCI33_5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_PCI33_5 : component is "BLACK_BOX";
----- Component OBUFT_PCI66_3 -----
component OBUFT_PCI66_3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_PCI66_3 : component is "BLACK_BOX";
----- Component OBUFT_PCIX -----
component OBUFT_PCIX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_PCIX : component is "BLACK_BOX";
----- Component OBUFT_S -----
component OBUFT_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_S : component is "BLACK_BOX";
----- Component OBUFT_S_12 -----
component OBUFT_S_12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_S_12 : component is "BLACK_BOX";
----- Component OBUFT_S_16 -----
component OBUFT_S_16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_S_16 : component is "BLACK_BOX";
----- Component OBUFT_S_2 -----
component OBUFT_S_2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_S_2 : component is "BLACK_BOX";
----- Component OBUFT_S_24 -----
component OBUFT_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_S_24 : component is "BLACK_BOX";
----- Component OBUFT_S_4 -----
component OBUFT_S_4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_S_4 : component is "BLACK_BOX";
----- Component OBUFT_S_6 -----
component OBUFT_S_6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_S_6 : component is "BLACK_BOX";
----- Component OBUFT_S_8 -----
component OBUFT_S_8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_S_8 : component is "BLACK_BOX";
----- Component OBUFT_SSTL2_I -----
component OBUFT_SSTL2_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_SSTL2_I : component is "BLACK_BOX";
----- Component OBUFT_SSTL2_II -----
component OBUFT_SSTL2_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_SSTL2_II : component is "BLACK_BOX";
----- Component OBUFT_SSTL3_I -----
component OBUFT_SSTL3_I
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_SSTL3_I : component is "BLACK_BOX";
----- Component OBUFT_SSTL3_II -----
component OBUFT_SSTL3_II
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_SSTL3_II : component is "BLACK_BOX";
----- Component OBUFT_U -----
component OBUFT_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFT_U : component is "BLACK_BOX";
----- Component OBUFTDS -----
component OBUFTDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_I_OB                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_OB                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      OB                             :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFTDS : component is "BLACK_BOX";
----- Component OBUFTDS_LVDS -----
component OBUFTDS_LVDS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_I_OB                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_OB                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      OB                             :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFTDS_LVDS : component is "BLACK_BOX";
----- Component OBUFTDS_LVPECL -----
component OBUFTDS_LVPECL
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_I_OB                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_OB                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      OB                             :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFTDS_LVPECL : component is "BLACK_BOX";
----- Component OBUFTN -----
component OBUFTN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFTN : component is "BLACK_BOX";
----- Component OBUFTN_24 -----
component OBUFTN_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFTN_24 : component is "BLACK_BOX";
----- Component OBUFTN_F -----
component OBUFTN_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFTN_F : component is "BLACK_BOX";
----- Component OBUFTN_F_24 -----
component OBUFTN_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFTN_F_24 : component is "BLACK_BOX";
----- Component OBUFTN_S -----
component OBUFTN_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFTN_S : component is "BLACK_BOX";
----- Component OBUFTN_S_24 -----
component OBUFTN_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OBUFTN_S_24 : component is "BLACK_BOX";
----- Component OFD -----
component OFD
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFD : component is "BLACK_BOX";
----- Component OFD_24 -----
component OFD_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFD_24 : component is "BLACK_BOX";
----- Component OFD_F -----
component OFD_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFD_F : component is "BLACK_BOX";
----- Component OFD_F_24 -----
component OFD_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFD_F_24 : component is "BLACK_BOX";
----- Component OFD_FU -----
component OFD_FU
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFD_FU : component is "BLACK_BOX";
----- Component OFD_S -----
component OFD_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFD_S : component is "BLACK_BOX";
----- Component OFD_S_24 -----
component OFD_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFD_S_24 : component is "BLACK_BOX";
----- Component OFD_U -----
component OFD_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFD_U : component is "BLACK_BOX";
----- Component OFDI -----
component OFDI
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDI : component is "BLACK_BOX";
----- Component OFDI_24 -----
component OFDI_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDI_24 : component is "BLACK_BOX";
----- Component OFDI_F -----
component OFDI_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDI_F : component is "BLACK_BOX";
----- Component OFDI_F_24 -----
component OFDI_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDI_F_24 : component is "BLACK_BOX";
----- Component OFDI_S -----
component OFDI_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDI_S : component is "BLACK_BOX";
----- Component OFDI_S_24 -----
component OFDI_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDI_S_24 : component is "BLACK_BOX";
----- Component OFDI_U -----
component OFDI_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDI_U : component is "BLACK_BOX";
----- Component OFDT -----
component OFDT
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDT : component is "BLACK_BOX";
----- Component OFDT_24 -----
component OFDT_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDT_24 : component is "BLACK_BOX";
----- Component OFDT_F -----
component OFDT_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDT_F : component is "BLACK_BOX";
----- Component OFDT_F_24 -----
component OFDT_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDT_F_24 : component is "BLACK_BOX";
----- Component OFDT_S -----
component OFDT_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDT_S : component is "BLACK_BOX";
----- Component OFDT_S_24 -----
component OFDT_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDT_S_24 : component is "BLACK_BOX";
----- Component OFDT_U -----
component OFDT_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDT_U : component is "BLACK_BOX";
----- Component OFDTI -----
component OFDTI
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTI : component is "BLACK_BOX";
----- Component OFDTI_24 -----
component OFDTI_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTI_24 : component is "BLACK_BOX";
----- Component OFDTI_F -----
component OFDTI_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTI_F : component is "BLACK_BOX";
----- Component OFDTI_F_24 -----
component OFDTI_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTI_F_24 : component is "BLACK_BOX";
----- Component OFDTI_S -----
component OFDTI_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTI_S : component is "BLACK_BOX";
----- Component OFDTI_S_24 -----
component OFDTI_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTI_S_24 : component is "BLACK_BOX";
----- Component OFDTI_U -----
component OFDTI_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTI_U : component is "BLACK_BOX";
----- Component OFDTX -----
component OFDTX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTX : component is "BLACK_BOX";
----- Component OFDTX_24 -----
component OFDTX_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTX_24 : component is "BLACK_BOX";
----- Component OFDTX_F -----
component OFDTX_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTX_F : component is "BLACK_BOX";
----- Component OFDTX_F_24 -----
component OFDTX_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTX_F_24 : component is "BLACK_BOX";
----- Component OFDTX_S -----
component OFDTX_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTX_S : component is "BLACK_BOX";
----- Component OFDTX_S_24 -----
component OFDTX_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTX_S_24 : component is "BLACK_BOX";
----- Component OFDTX_U -----
component OFDTX_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTX_U : component is "BLACK_BOX";
----- Component OFDTXI -----
component OFDTXI
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTXI : component is "BLACK_BOX";
----- Component OFDTXI_24 -----
component OFDTXI_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTXI_24 : component is "BLACK_BOX";
----- Component OFDTXI_F -----
component OFDTXI_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTXI_F : component is "BLACK_BOX";
----- Component OFDTXI_F_24 -----
component OFDTXI_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTXI_F_24 : component is "BLACK_BOX";
----- Component OFDTXI_S -----
component OFDTXI_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTXI_S : component is "BLACK_BOX";
----- Component OFDTXI_S_24 -----
component OFDTXI_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTXI_S_24 : component is "BLACK_BOX";
----- Component OFDTXI_U -----
component OFDTXI_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_T_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_C_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_T                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC;
      T                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDTXI_U : component is "BLACK_BOX";
----- Component OFDX -----
component OFDX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDX : component is "BLACK_BOX";
----- Component OFDX_24 -----
component OFDX_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDX_24 : component is "BLACK_BOX";
----- Component OFDX_F -----
component OFDX_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDX_F : component is "BLACK_BOX";
----- Component OFDX_F_24 -----
component OFDX_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDX_F_24 : component is "BLACK_BOX";
----- Component OFDX_FU -----
component OFDX_FU
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDX_FU : component is "BLACK_BOX";
----- Component OFDX_S -----
component OFDX_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDX_S : component is "BLACK_BOX";
----- Component OFDX_S_24 -----
component OFDX_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDX_S_24 : component is "BLACK_BOX";
----- Component OFDX_U -----
component OFDX_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDX_U : component is "BLACK_BOX";
----- Component OFDXI -----
component OFDXI
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDXI : component is "BLACK_BOX";
----- Component OFDXI_24 -----
component OFDXI_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDXI_24 : component is "BLACK_BOX";
----- Component OFDXI_F -----
component OFDXI_F
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDXI_F : component is "BLACK_BOX";
----- Component OFDXI_F_24 -----
component OFDXI_F_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDXI_F_24 : component is "BLACK_BOX";
----- Component OFDXI_S -----
component OFDXI_S
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDXI_S : component is "BLACK_BOX";
----- Component OFDXI_S_24 -----
component OFDXI_S_24
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDXI_S_24 : component is "BLACK_BOX";
----- Component OFDXI_U -----
component OFDXI_U
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      INIT                           :  bit := '0'  ;
      tpd_C_Q                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tsetup_D_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      tsetup_D_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_D_C_posedge_posedge      :	VitalDelayType := 0.010 ns;
      thold_D_C_negedge_posedge      :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_posedge_posedge    :	VitalDelayType := 0.010 ns;
      tsetup_CE_C_negedge_posedge    :	VitalDelayType := 0.010 ns;
      thold_CE_C_posedge_posedge     :	VitalDelayType := 0.010 ns;
      thold_CE_C_negedge_posedge     :	VitalDelayType := 0.010 ns;
      tpw_C_posedge                  :	VitalDelayType := 0.010 ns;
      tpw_C_negedge                  :	VitalDelayType := 0.010 ns;
      tipd_D                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_C                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CE                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      Q                              :	out   STD_ULOGIC;
      D                              :	in    STD_ULOGIC;
      C                              :	in    STD_ULOGIC;
      CE                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OFDXI_U : component is "BLACK_BOX";
----- Component OMUX2 -----
component OMUX2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_D0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_D1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_S0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_D0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_D1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_S0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      D0                             :	in    STD_ULOGIC;
      D1                             :	in    STD_ULOGIC;
      S0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OMUX2 : component is "BLACK_BOX";
----- Component ONAND2 -----
component ONAND2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_F_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_F                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      F                              :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ONAND2 : component is "BLACK_BOX";
----- Component ONOR2 -----
component ONOR2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_F_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_F                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      F                              :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of ONOR2 : component is "BLACK_BOX";
----- Component OOR2 -----
component OOR2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_F_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_F                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I0                             :	in    STD_ULOGIC;
      F                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OOR2 : component is "BLACK_BOX";
----- Component OPT_OFF -----
component OPT_OFF
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OPT_OFF : component is "BLACK_BOX";
----- Component OPT_UIM -----
component OPT_UIM
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OPT_UIM : component is "BLACK_BOX";
----- Component OR12 -----
component OR12
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I11_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I10_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I9_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I8_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I11                            :	in    STD_ULOGIC;
      I10                            :	in    STD_ULOGIC;
      I9                             :	in    STD_ULOGIC;
      I8                             :	in    STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR12 : component is "BLACK_BOX";
----- Component OR16 -----
component OR16
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I15_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I14_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I13_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I12_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I11_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I10_O                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I9_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I8_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I15                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I14                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I13                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I12                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I11                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I10                       :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I9                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I8                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I15                            :	in    STD_ULOGIC;
      I14                            :	in    STD_ULOGIC;
      I13                            :	in    STD_ULOGIC;
      I12                            :	in    STD_ULOGIC;
      I11                            :	in    STD_ULOGIC;
      I10                            :	in    STD_ULOGIC;
      I9                             :	in    STD_ULOGIC;
      I8                             :	in    STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR16 : component is "BLACK_BOX";
----- Component OR2 -----
component OR2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR2 : component is "BLACK_BOX";
----- Component OR2B1 -----
component OR2B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR2B1 : component is "BLACK_BOX";
----- Component OR2B2 -----
component OR2B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR2B2 : component is "BLACK_BOX";
----- Component OR3 -----
component OR3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR3 : component is "BLACK_BOX";
----- Component OR3B1 -----
component OR3B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR3B1 : component is "BLACK_BOX";
----- Component OR3B2 -----
component OR3B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR3B2 : component is "BLACK_BOX";
----- Component OR3B3 -----
component OR3B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR3B3 : component is "BLACK_BOX";
----- Component OR4 -----
component OR4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR4 : component is "BLACK_BOX";
----- Component OR4B1 -----
component OR4B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR4B1 : component is "BLACK_BOX";
----- Component OR4B2 -----
component OR4B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR4B2 : component is "BLACK_BOX";
----- Component OR4B3 -----
component OR4B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR4B3 : component is "BLACK_BOX";
----- Component OR4B4 -----
component OR4B4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR4B4 : component is "BLACK_BOX";
----- Component OR5 -----
component OR5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR5 : component is "BLACK_BOX";
----- Component OR5B1 -----
component OR5B1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR5B1 : component is "BLACK_BOX";
----- Component OR5B2 -----
component OR5B2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR5B2 : component is "BLACK_BOX";
----- Component OR5B3 -----
component OR5B3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR5B3 : component is "BLACK_BOX";
----- Component OR5B4 -----
component OR5B4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR5B4 : component is "BLACK_BOX";
----- Component OR5B5 -----
component OR5B5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR5B5 : component is "BLACK_BOX";
----- Component OR6 -----
component OR6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR6 : component is "BLACK_BOX";
----- Component OR7 -----
component OR7
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR7 : component is "BLACK_BOX";
----- Component OR8 -----
component OR8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OR8 : component is "BLACK_BOX";
----- Component OSC -----
component OSC
-- synopsys translate_off
    generic ( InstancePath : STRING := "*";
              PERIOD : Time := 0 ns;
              FRACTION_ON : real := 0.5 );

-- synopsys translate_on
    port( O : out std_ulogic := '0' );
end component;
attribute BOX_TYPE of OSC : component is "BLACK_BOX";
----- Component OSC4 -----
component OSC4
-- synopsys translate_off
    generic ( InstancePath : STRING := "*";
              PERIOD_8M : Time := 100 ns;
              SEL_F500K : Boolean := FALSE;
              SEL_F16K : Boolean := FALSE;
              SEL_F490 : Boolean := FALSE;
              SEL_F15 : Boolean := FALSE);

-- synopsys translate_on
    port( F8M : out std_ulogic := '0'; 
          F500K : out std_ulogic := '0'; 
          F16K : out std_ulogic := '0'; 
          F490 : out std_ulogic := '0'; 
          F15 : out std_ulogic := '0'); 
end component;
attribute BOX_TYPE of OSC4 : component is "BLACK_BOX";
----- Component OSC5 -----
component OSC5
-- synopsys translate_off
    generic ( InstancePath : STRING := "*";
              PERIOD : Time := 55.6 ns;
              DIVIDE1_BY : integer := 4;
              DIVIDE2_BY : integer := 2);

-- synopsys translate_on
    port( OSC1 : out std_ulogic := '0'; 
          OSC2 : out std_ulogic := '0'); 
end component;
attribute BOX_TYPE of OSC5 : component is "BLACK_BOX";
----- Component OSC52 -----
component OSC52
-- synopsys translate_off
    generic ( InstancePath : STRING := "*";
              OSC : STRING := "INTERNAL"; 
              PERIOD : Time := 55.6 ns;
              DIVIDE1_BY : integer := 4;
              DIVIDE2_BY : integer := 2);

-- synopsys translate_on
    port( C : in std_ulogic := '0'; 
          OSC1 : out std_ulogic := '0'; 
          OSC2 : out std_ulogic := '0'); 
end component;
attribute BOX_TYPE of OSC52 : component is "BLACK_BOX";
----- Component OXNOR2 -----
component OXNOR2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_F_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_F                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      F                              :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OXNOR2 : component is "BLACK_BOX";
----- Component OXOR2 -----
component OXOR2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_F_O                        :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_F                         :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      F                              :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of OXOR2 : component is "BLACK_BOX";
----- Component PULLDOWN -----
component PULLDOWN
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC := 'L');
end component;
attribute BOX_TYPE of PULLDOWN : component is "BLACK_BOX";
----- Component PULLUP -----
component PULLUP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port( 
      O                              :  out   STD_ULOGIC := 'H');
end component;
attribute BOX_TYPE of PULLUP : component is "BLACK_BOX";
----- Component RAM128X1S -----
component RAM128X1S
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays      
 
       tipd_A0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A5    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A6    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D     : VitalDelayType01 := ( 0.0 ns,  0.0 ns); 
       tipd_WE    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays              
 
       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A5_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A6_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_O : VitalDelayType01 := (0.1 ns, 0.1 ns); 
 
       -- VITAL setup and hold times                      
 
       tsetup_D_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A6_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A6_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_posedge   : VitalDelayType := 0.01 ns; 
       thold_D_WCLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A6_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A6_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width                               

       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"00000000000000000000000000000000");

-- synopsys translate_on                   
  port (D    : in std_ulogic;
        WE   : in std_ulogic;
        WCLK : in std_ulogic;
        A0   : in std_ulogic;
        A1   : in std_ulogic;
        A2   : in std_ulogic;
        A3   : in std_ulogic;
        A4   : in std_ulogic;
        A5   : in std_ulogic;
        A6   : in std_ulogic;

        O    : out std_ulogic);
end component;
attribute BOX_TYPE of RAM128X1S : component is "BLACK_BOX";
----- Component RAM128X1S_1 -----
component RAM128X1S_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays      
 
       tipd_A0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A5    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A6    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D     : VitalDelayType01 := ( 0.0 ns,  0.0 ns); 
       tipd_WE    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays              
 
       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A5_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A6_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_O : VitalDelayType01 := (0.1 ns, 0.1 ns); 
 
       -- VITAL setup and hold times                      
 
       tsetup_D_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A6_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A6_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_negedge   : VitalDelayType := 0.01 ns; 
       thold_D_WCLK_negedge_negedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A6_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A6_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width                               

       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"00000000000000000000000000000000");

-- synopsys translate_on                   
  port (D    : in std_ulogic;
        WE   : in std_ulogic;
        WCLK : in std_ulogic;
        A0   : in std_ulogic;
        A1   : in std_ulogic;
        A2   : in std_ulogic;
        A3   : in std_ulogic;
        A4   : in std_ulogic;
        A5   : in std_ulogic;
        A6   : in std_ulogic;

        O    : out std_ulogic);
end component;
attribute BOX_TYPE of RAM128X1S_1 : component is "BLACK_BOX";
----- Component RAM16X1 -----
component RAM16X1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays
 
       tipd_D    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A0   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays
 
       tpd_D_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_WE_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A0_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       -- VITAL setup and hold times
 
       tsetup_D_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_A0_WE_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WE_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WE_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WE_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WE_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WE_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WE_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WE_negedge_posedge : VitalDelayType := 0.01 ns;

       thold_D_WE_posedge_negedge   : VitalDelayType := 0.01 ns; 
       thold_D_WE_negedge_negedge   : VitalDelayType := 0.01 ns;
       thold_A0_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WE_negedge_negedge  : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width                             

       tpw_WE_posedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on                   
  port ( D : in std_ulogic;
        WE : in std_ulogic;
        A0 : in std_ulogic;
        A1 : in std_ulogic;
        A2 : in std_ulogic;
        A3 : in std_ulogic;
 
        O  : out std_ulogic);
end component;
attribute BOX_TYPE of RAM16X1 : component is "BLACK_BOX";
----- Component RAM16X1D -----
component RAM16X1D
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays
 
       tipd_A0       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       tipd_DPRA0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D        : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK     : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays
 
       tpd_A0_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_SPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_DPRA0_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA1_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA2_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA3_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_DPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       -- VITAL setup and hold times
 
       tsetup_D_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_D_WCLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
 
       -- VITAL minimum pulse width
 
       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;
 
       INIT : bit_vector := X"0000");

-- synopsys translate_on
  port (D     : in std_ulogic;
        WE    : in std_ulogic;
        WCLK  : in std_ulogic;
        A0    : in std_ulogic;
        A1    : in std_ulogic;
        A2    : in std_ulogic;
        A3    : in std_ulogic;
        DPRA0 : in std_ulogic;
        DPRA1 : in std_ulogic;
        DPRA2 : in std_ulogic;
        DPRA3 : in std_ulogic;
 
        SPO   : out std_ulogic;
        DPO   : out std_ulogic);
end component;
attribute BOX_TYPE of RAM16X1D : component is "BLACK_BOX";
----- Component RAM16X1D_1 -----
component RAM16X1D_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays
 
       tipd_A0       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       tipd_DPRA0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D        : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK     : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays
 
       tpd_A0_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_SPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_DPRA0_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA1_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA2_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA3_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_DPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       -- VITAL setup and hold times
 
       tsetup_D_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_negedge   : VitalDelayType := 0.01 ns;
       thold_D_WCLK_negedge_negedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
 
       -- VITAL minimum pulse width
 
       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;
 
       INIT : bit_vector := X"0000");
 
-- synopsys translate_on
  port (D     : in std_ulogic;
        WE    : in std_ulogic;
        WCLK  : in std_ulogic;
        A0    : in std_ulogic;
        A1    : in std_ulogic;
        A2    : in std_ulogic;
        A3    : in std_ulogic;
        DPRA0 : in std_ulogic;
        DPRA1 : in std_ulogic;
        DPRA2 : in std_ulogic;
        DPRA3 : in std_ulogic;
 
        SPO   : out std_ulogic;
        DPO   : out std_ulogic);
end component;
attribute BOX_TYPE of RAM16X1D_1 : component is "BLACK_BOX";
----- Component RAM16X1S -----
component RAM16X1S
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays      
 
       tipd_A0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D     : VitalDelayType01 := ( 0.0 ns,  0.0 ns); 
       tipd_WE    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays              
 
       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_O : VitalDelayType01 := (0.1 ns, 0.1 ns); 
 
       -- VITAL setup and hold times                      
 
       tsetup_D_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_posedge   : VitalDelayType := 0.01 ns; 
       thold_D_WCLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width                               

       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on                   
  port (D    : in std_ulogic;
        WE   : in std_ulogic;
        WCLK : in std_ulogic;
        A0   : in std_ulogic;
        A1   : in std_ulogic;
        A2   : in std_ulogic;
        A3   : in std_ulogic;

        O    : out std_ulogic);
end component;
attribute BOX_TYPE of RAM16X1S : component is "BLACK_BOX";
----- Component RAM16X1S_1 -----
component RAM16X1S_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays      
 
       tipd_A0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D     : VitalDelayType01 := ( 0.0 ns,  0.0 ns); 
       tipd_WE    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays              
 
       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_O : VitalDelayType01 := (0.1 ns, 0.1 ns); 
 
       -- VITAL setup and hold times                      
 
       tsetup_D_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_negedge   : VitalDelayType := 0.01 ns; 
       thold_D_WCLK_negedge_negedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width                               

       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on                   
  port (D    : in std_ulogic;
        WE   : in std_ulogic;
        WCLK : in std_ulogic;
        A0   : in std_ulogic;
        A1   : in std_ulogic;
        A2   : in std_ulogic;
        A3   : in std_ulogic;

        O    : out std_ulogic);
end component;
attribute BOX_TYPE of RAM16X1S_1 : component is "BLACK_BOX";
----- Component RAM32X1 -----
component RAM32X1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays      

       tipd_D    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A0   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays              

       tpd_D_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_WE_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A0_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_O  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       -- VITAL setup and hold times
 
       tsetup_D_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_A0_WE_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WE_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WE_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WE_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WE_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WE_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WE_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WE_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WE_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WE_negedge_posedge : VitalDelayType := 0.01 ns;
 
       thold_D_WE_posedge_negedge   : VitalDelayType := 0.01 ns;
       thold_D_WE_negedge_negedge   : VitalDelayType := 0.01 ns;
       thold_A0_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WE_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WE_negedge_negedge  : VitalDelayType := 0.01 ns;
 
       -- VITAL minimum pulse width

       tpw_WE_posedge : VitalDelayType := 0.01 ns;
 
       INIT : bit_vector := X"00000000");
 
-- synopsys translate_on                       
  port ( D : in std_ulogic;
        WE : in std_ulogic;
        A0 : in std_ulogic;
        A1 : in std_ulogic;
        A2 : in std_ulogic;
        A3 : in std_ulogic;
        A4 : in std_ulogic;
 
        O  : out std_ulogic);
end component;
attribute BOX_TYPE of RAM32X1 : component is "BLACK_BOX";
----- Component RAM32X1D -----
component RAM32X1D
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays
 
       tipd_A0       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       tipd_DPRA0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D        : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK     : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays
 
       tpd_A0_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_SPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_DPRA0_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA1_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA2_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA3_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA4_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_DPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       -- VITAL setup and hold times
 
       tsetup_D_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_D_WCLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
 
       -- VITAL minimum pulse width
 
       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;
 
       INIT : bit_vector := X"00000000");

-- synopsys translate_on
  port (D     : in std_ulogic;
        WE    : in std_ulogic;
        WCLK  : in std_ulogic;
        A0    : in std_ulogic;
        A1    : in std_ulogic;
        A2    : in std_ulogic;
        A3    : in std_ulogic;
        A4    : in std_ulogic;
        DPRA0 : in std_ulogic;
        DPRA1 : in std_ulogic;
        DPRA2 : in std_ulogic;
        DPRA3 : in std_ulogic;
        DPRA4 : in std_ulogic;
 
        SPO   : out std_ulogic;
        DPO   : out std_ulogic);
end component;
attribute BOX_TYPE of RAM32X1D : component is "BLACK_BOX";
----- Component RAM32X1D_1 -----
component RAM32X1D_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays
 
       tipd_A0       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       tipd_DPRA0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D        : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK     : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays
 
       tpd_A0_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_SPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_DPRA0_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA1_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA2_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA3_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA4_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_DPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       -- VITAL setup and hold times
 
       tsetup_D_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_negedge   : VitalDelayType := 0.01 ns;
       thold_D_WCLK_negedge_negedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
 
       -- VITAL minimum pulse width
 
       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;
 
       INIT : bit_vector := X"00000000");

-- synopsys translate_on
  port (D     : in std_ulogic;
        WE    : in std_ulogic;
        WCLK  : in std_ulogic;
        A0    : in std_ulogic;
        A1    : in std_ulogic;
        A2    : in std_ulogic;
        A3    : in std_ulogic;
        A4    : in std_ulogic;
        DPRA0 : in std_ulogic;
        DPRA1 : in std_ulogic;
        DPRA2 : in std_ulogic;
        DPRA3 : in std_ulogic;
        DPRA4 : in std_ulogic;
 
        SPO   : out std_ulogic;
        DPO   : out std_ulogic);
end component;
attribute BOX_TYPE of RAM32X1D_1 : component is "BLACK_BOX";
----- Component RAM32X1S -----
component RAM32X1S
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays      

       tipd_A0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       tipd_D     : VitalDelayType01 := ( 0.0 ns,  0.0 ns); 
       tipd_WE    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays              

       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);

       tpd_WCLK_O : VitalDelayType01 := (0.1 ns, 0.1 ns); 

       -- VITAL setup and hold times                      

       tsetup_D_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_D_WCLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width                               

       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"00000000");

-- synopsys translate_on                   
  port (D    : in std_ulogic;
        WE   : in std_ulogic;
        WCLK : in std_ulogic;
        A0   : in std_ulogic;
        A1   : in std_ulogic;
        A2   : in std_ulogic;
        A3   : in std_ulogic;
        A4   : in std_ulogic;

        O    : out std_ulogic);
end component;
attribute BOX_TYPE of RAM32X1S : component is "BLACK_BOX";
----- Component RAM32X1S_1 -----
component RAM32X1S_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays      

       tipd_A0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       tipd_D     : VitalDelayType01 := ( 0.0 ns,  0.0 ns); 
       tipd_WE    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays              

       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);

       tpd_WCLK_O : VitalDelayType01 := (0.1 ns, 0.1 ns); 

       -- VITAL setup and hold times                      

       tsetup_D_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_negedge   : VitalDelayType := 0.01 ns;
       thold_D_WCLK_negedge_negedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width                               

       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"00000000");

-- synopsys translate_on                   
  port (D    : in std_ulogic;
        WE   : in std_ulogic;
        WCLK : in std_ulogic;
        A0   : in std_ulogic;
        A1   : in std_ulogic;
        A2   : in std_ulogic;
        A3   : in std_ulogic;
        A4   : in std_ulogic;

        O    : out std_ulogic);
end component;
attribute BOX_TYPE of RAM32X1S_1 : component is "BLACK_BOX";
----- Component RAM64X1D -----
component RAM64X1D
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays
 
       tipd_A0       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A5       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       tipd_DPRA0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA5    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D        : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK     : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays
 
       tpd_A0_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A5_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_SPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_DPRA0_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA1_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA2_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA3_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA4_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA5_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_DPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       -- VITAL setup and hold times
 
       tsetup_D_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_D_WCLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
 
       -- VITAL minimum pulse width
 
       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;
 
       INIT : bit_vector := X"0000000000000000");

-- synopsys translate_on
  port (D     : in std_ulogic;
        WE    : in std_ulogic;
        WCLK  : in std_ulogic;
        A0    : in std_ulogic;
        A1    : in std_ulogic;
        A2    : in std_ulogic;
        A3    : in std_ulogic;
        A4    : in std_ulogic;
        A5    : in std_ulogic;
        DPRA0 : in std_ulogic;
        DPRA1 : in std_ulogic;
        DPRA2 : in std_ulogic;
        DPRA3 : in std_ulogic;
        DPRA4 : in std_ulogic;
        DPRA5 : in std_ulogic;
 
        SPO   : out std_ulogic;
        DPO   : out std_ulogic);
end component;
attribute BOX_TYPE of RAM64X1D : component is "BLACK_BOX";
----- Component RAM64X1D_1 -----
component RAM64X1D_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays
 
       tipd_A0       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A5       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       tipd_DPRA0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_DPRA5    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D        : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE       : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK     : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays
 
       tpd_A0_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A5_SPO    : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_SPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_DPRA0_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA1_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA2_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA3_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA4_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_DPRA5_DPO : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_DPO  : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       -- VITAL setup and hold times
 
       tsetup_D_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_negedge   : VitalDelayType := 0.01 ns;
       thold_D_WCLK_negedge_negedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
 
       -- VITAL minimum pulse width
 
       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;
 
       INIT : bit_vector := X"0000000000000000");

-- synopsys translate_on
  port (D     : in std_ulogic;
        WE    : in std_ulogic;
        WCLK  : in std_ulogic;
        A0    : in std_ulogic;
        A1    : in std_ulogic;
        A2    : in std_ulogic;
        A3    : in std_ulogic;
        A4    : in std_ulogic;
        A5    : in std_ulogic;
        DPRA0 : in std_ulogic;
        DPRA1 : in std_ulogic;
        DPRA2 : in std_ulogic;
        DPRA3 : in std_ulogic;
        DPRA4 : in std_ulogic;
        DPRA5 : in std_ulogic;
 
        SPO   : out std_ulogic;
        DPO   : out std_ulogic);
end component;
attribute BOX_TYPE of RAM64X1D_1 : component is "BLACK_BOX";
----- Component RAM64X1S -----
component RAM64X1S
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays      
 
       tipd_A0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A5    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D     : VitalDelayType01 := ( 0.0 ns,  0.0 ns); 
       tipd_WE    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays              
 
       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A5_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_O : VitalDelayType01 := (0.1 ns, 0.1 ns); 
 
       -- VITAL setup and hold times                      
 
       tsetup_D_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_negedge_posedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_posedge   : VitalDelayType := 0.01 ns; 
       thold_D_WCLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_posedge_posedge  : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width                               

       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000000000000000");

-- synopsys translate_on                   
  port (D    : in std_ulogic;
        WE   : in std_ulogic;
        WCLK : in std_ulogic;
        A0   : in std_ulogic;
        A1   : in std_ulogic;
        A2   : in std_ulogic;
        A3   : in std_ulogic;
        A4   : in std_ulogic;
        A5   : in std_ulogic;

        O    : out std_ulogic);
end component;
attribute BOX_TYPE of RAM64X1S : component is "BLACK_BOX";
----- Component RAM64X1S_1 -----
component RAM64X1S_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays      
 
       tipd_A0    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A5    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       tipd_D     : VitalDelayType01 := ( 0.0 ns,  0.0 ns); 
       tipd_WE    : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WCLK  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays              
 
       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A5_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       tpd_WCLK_O : VitalDelayType01 := (0.1 ns, 0.1 ns); 
 
       -- VITAL setup and hold times                      
 
       tsetup_D_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_WE_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A0_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A1_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A2_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A3_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A4_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_A5_WCLK_negedge_negedge : VitalDelayType := 0.01 ns;
 
       thold_D_WCLK_posedge_negedge   : VitalDelayType := 0.01 ns; 
       thold_D_WCLK_negedge_negedge   : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_WE_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A0_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A1_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A2_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A3_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A4_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_A5_WCLK_negedge_negedge  : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width                               

       tpw_WCLK_posedge : VitalDelayType := 0.01 ns;
       tpw_WCLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000000000000000");

-- synopsys translate_on                   
  port (D    : in std_ulogic;
        WE   : in std_ulogic;
        WCLK : in std_ulogic;
        A0   : in std_ulogic;
        A1   : in std_ulogic;
        A2   : in std_ulogic;
        A3   : in std_ulogic;
        A4   : in std_ulogic;
        A5   : in std_ulogic;

        O    : out std_ulogic);
end component;
attribute BOX_TYPE of RAM64X1S_1 : component is "BLACK_BOX";
----- Component RAMB16_S1 -----
component RAMB16_S1
-- synopsys translate_off
  generic (

       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (13 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSR : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);


       WRITE_MODE : string := "WRITE_FIRST";
       INIT : bit_vector   := X"0";
       SRVAL : bit_vector  := X"0";

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (0 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        SSR    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (13 downto 0);
        DO     : out STD_LOGIC_VECTOR (0 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S1 : component is "BLACK_BOX";
----- Component RAMB16_S18 -----
component RAMB16_S18
-- synopsys translate_off
  generic (

       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIP   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSR : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLK_DOP : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIP_CLK_posedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_DIP_CLK_negedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIP_CLK_posedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_DIP_CLK_negedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);


       WRITE_MODE : string := "WRITE_FIRST";
       INIT  : bit_vector  := X"00000";
       SRVAL : bit_vector  := X"00000";

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (15 downto 0);
        DIP    : in STD_LOGIC_VECTOR (1 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        SSR    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (9 downto 0);
        DO     : out STD_LOGIC_VECTOR (15 downto 0);
        DOP    : out STD_LOGIC_VECTOR (1 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S18 : component is "BLACK_BOX";
----- Component RAMB16_S18_S18 -----
component RAMB16_S18_S18 
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPA   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKA_DOPA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns,
 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIPA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIPA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_DIPA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"00000";
       SRVAL_A : bit_vector := X"00000";

       INIT_B : bit_vector  := X"00000";
       SRVAL_B : bit_vector := X"00000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (15 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        DIPA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (1 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (9 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (9 downto 0);
        DOA    : out STD_LOGIC_VECTOR (15 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0);
        DOPA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (1 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S18_S18 : component is "BLACK_BOX";
----- Component RAMB16_S18_S36 -----
component RAMB16_S18_S36
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPA   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKA_DOPA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns,
 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (31 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIPA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIPA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_DIPA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"00000";
       SRVAL_A : bit_vector := X"00000";

       INIT_B : bit_vector  := X"000000000";
       SRVAL_B : bit_vector := X"000000000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (15 downto 0);
        DIB    : in STD_LOGIC_VECTOR (31 downto 0);
        DIPA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (9 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (15 downto 0);
        DOB    : out STD_LOGIC_VECTOR (31 downto 0);
        DOPA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (3 downto 0)); 
end component;
attribute BOX_TYPE of RAMB16_S18_S36 : component is "BLACK_BOX";
----- Component RAMB16_S1_S1 -----
component RAMB16_S1_S1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (13 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (13 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector := X"0";

       INIT_B : bit_vector  := X"0";
       SRVAL_B : bit_vector := X"0";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (0 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (13 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (13 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (0 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S1_S1 : component is "BLACK_BOX";
----- Component RAMB16_S1_S18 -----
component RAMB16_S1_S18
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (13 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector := X"0";

       INIT_B : bit_vector := X"00000";
       SRVAL_B : bit_vector  := X"00000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (1 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (13 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (9 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (1 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S1_S18 : component is "BLACK_BOX";
----- Component RAMB16_S1_S2 -----
component RAMB16_S1_S2
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (13 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (12 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector := X"0";

       INIT_B : bit_vector  := X"0";
       SRVAL_B : bit_vector  := X"0";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (1 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (13 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (12 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (1 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S1_S2 : component is "BLACK_BOX";
----- Component RAMB16_S1_S36 -----
component RAMB16_S1_S36
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (13 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (31 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector  := X"0";

       INIT_B : bit_vector := X"000000000";
       SRVAL_B : bit_vector := X"000000000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (31 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (13 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (31 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (3 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S1_S36 : component is "BLACK_BOX";
----- Component RAMB16_S1_S4 -----
component RAMB16_S1_S4
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (13 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (11 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector  := X"0";

       INIT_B : bit_vector  := X"0";
       SRVAL_B : bit_vector  := X"0";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (13 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (11 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (3 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S1_S4 : component is "BLACK_BOX";
----- Component RAMB16_S1_S9 -----
component RAMB16_S1_S9
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (13 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (10 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (13 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector := X"0";

       INIT_B : bit_vector  := X"000";
       SRVAL_B : bit_vector  := X"000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (7 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (0 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (13 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (10 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (7 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (0 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S1_S9 : component is "BLACK_BOX";
----- Component RAMB16_S2 -----
component RAMB16_S2
-- synopsys translate_off
  generic (

       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (12 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSR : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);


       WRITE_MODE : string := "WRITE_FIRST";
       INIT : bit_vector   := X"0";
       SRVAL : bit_vector  := X"0";

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (1 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        SSR    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (12 downto 0);
        DO     : out STD_LOGIC_VECTOR (1 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S2 : component is "BLACK_BOX";
----- Component RAMB16_S2_S18 -----
component RAMB16_S2_S18
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (12 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector  := X"0";

       INIT_B : bit_vector := X"00000";
       SRVAL_B : bit_vector  := X"00000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (1 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (12 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (9 downto 0);
        DOA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (1 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S2_S18 : component is "BLACK_BOX";
----- Component RAMB16_S2_S2 -----
component RAMB16_S2_S2
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (12 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (12 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector  := X"0";

       INIT_B : bit_vector  := X"0";
       SRVAL_B : bit_vector  := X"0";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIB    : in STD_LOGIC_VECTOR (1 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (12 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (12 downto 0);
        DOA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOB    : out STD_LOGIC_VECTOR (1 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S2_S2 : component is "BLACK_BOX";
----- Component RAMB16_S2_S36 -----
component RAMB16_S2_S36
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (12 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (31 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector := X"0";
       SRVAL_A : bit_vector := X"0";

       INIT_B : bit_vector := X"000000000";
       SRVAL_B : bit_vector := X"000000000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIB    : in STD_LOGIC_VECTOR (31 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (12 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOB    : out STD_LOGIC_VECTOR (31 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (3 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S2_S36 : component is "BLACK_BOX";
----- Component RAMB16_S2_S4 -----
component RAMB16_S2_S4
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (12 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (11 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector  := X"0";

       INIT_B : bit_vector  := X"0";
       SRVAL_B : bit_vector  := X"0";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (12 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (11 downto 0);
        DOA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOB    : out STD_LOGIC_VECTOR (3 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S2_S4 : component is "BLACK_BOX";
----- Component RAMB16_S2_S9 -----
component RAMB16_S2_S9
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (12 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (10 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (12 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector  := X"0";

       INIT_B : bit_vector  := X"000";
       SRVAL_B : bit_vector  := X"000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIB    : in STD_LOGIC_VECTOR (7 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (0 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (12 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (10 downto 0);
        DOA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOB    : out STD_LOGIC_VECTOR (7 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (0 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S2_S9 : component is "BLACK_BOX";
----- Component RAMB16_S36 -----
component RAMB16_S36
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIP   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSR : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (31 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLK_DOP : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIP_CLK_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DIP_CLK_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIP_CLK_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIP_CLK_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);


       WRITE_MODE : string := "WRITE_FIRST";
       INIT : bit_vector  := X"000000000";
       SRVAL : bit_vector  := X"000000000";

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );

-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (31 downto 0);
        DIP    : in STD_LOGIC_VECTOR (3 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        SSR    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (8 downto 0);
        DO     : out STD_LOGIC_VECTOR (31 downto 0);
        DOP    : out STD_LOGIC_VECTOR (3 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S36 : component is "BLACK_BOX";
----- Component RAMB16_S36_S36 -----
component RAMB16_S36_S36
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPA   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (31 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKA_DOPA : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns,
 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (31 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIPA_CLKA_posedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPA_CLKA_negedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIPA_CLKA_posedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_DIPA_CLKA_negedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"000000000";
       SRVAL_A : bit_vector  := X"000000000";

       INIT_B : bit_vector  := X"000000000";
       SRVAL_B : bit_vector  := X"000000000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (31 downto 0);
        DIB    : in STD_LOGIC_VECTOR (31 downto 0);
        DIPA    : in STD_LOGIC_VECTOR (3 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (8 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (31 downto 0);
        DOB    : out STD_LOGIC_VECTOR (31 downto 0);
        DOPA    : out STD_LOGIC_VECTOR (3 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (3 downto 0)); 
end component;
attribute BOX_TYPE of RAMB16_S36_S36 : component is "BLACK_BOX";
----- Component RAMB16_S4 -----
component RAMB16_S4 
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (11 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSR : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);


       WRITE_MODE : string := "WRITE_FIRST";
       INIT : bit_vector := X"0";
       SRVAL : bit_vector := X"0";

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );

-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (3 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        SSR    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (11 downto 0);
        DO     : out STD_LOGIC_VECTOR (3 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S4 : component is "BLACK_BOX";
----- Component RAMB16_S4_S18 -----
component RAMB16_S4_S18
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (11 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector := X"0";

       INIT_B : bit_vector := X"00000";
       SRVAL_B : bit_vector  := X"00000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (3 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (1 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (11 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (9 downto 0);
        DOA    : out STD_LOGIC_VECTOR (3 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (1 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S4_S18 : component is "BLACK_BOX";
----- Component RAMB16_S4_S36 -----
component RAMB16_S4_S36 
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (11 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (31 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector := X"0";

       INIT_B : bit_vector  := X"000000000";
       SRVAL_B : bit_vector  := X"000000000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (3 downto 0);
        DIB    : in STD_LOGIC_VECTOR (31 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (11 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (3 downto 0);
        DOB    : out STD_LOGIC_VECTOR (31 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (3 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S4_S36 : component is "BLACK_BOX";
----- Component RAMB16_S4_S4 -----
component RAMB16_S4_S4 
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (11 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (11 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector  := X"0";

       INIT_B : bit_vector  := X"0";
       SRVAL_B : bit_vector  := X"0";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (3 downto 0);
        DIB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (11 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (11 downto 0);
        DOA    : out STD_LOGIC_VECTOR (3 downto 0);
        DOB    : out STD_LOGIC_VECTOR (3 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S4_S4 : component is "BLACK_BOX";
----- Component RAMB16_S4_S9 -----
component RAMB16_S4_S9
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (11 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (10 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (11 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"0";
       SRVAL_A : bit_vector := X"0";

       INIT_B : bit_vector  := X"000";
       SRVAL_B : bit_vector  := X"000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (3 downto 0);
        DIB    : in STD_LOGIC_VECTOR (7 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (0 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (11 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (10 downto 0);
        DOA    : out STD_LOGIC_VECTOR (3 downto 0);
        DOB    : out STD_LOGIC_VECTOR (7 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (0 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S4_S9 : component is "BLACK_BOX";
----- Component RAMB16_S9 -----
component RAMB16_S9
-- synopsys translate_off
  generic (

       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (10 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIP   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSR : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLK_DOP : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSR_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSR_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);


       WRITE_MODE : string := "WRITE_FIRST";
       INIT  : bit_vector  := X"000";
       SRVAL : bit_vector  := X"000";

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (7 downto 0);
        DIP    : in STD_LOGIC_VECTOR (0 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        SSR    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (10 downto 0);
        DO     : out STD_LOGIC_VECTOR (7 downto 0);
        DOP    : out STD_LOGIC_VECTOR (0 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S9 : component is "BLACK_BOX";
----- Component RAMB16_S9_S18 -----
component RAMB16_S9_S18 
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (10 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPA   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKA_DOPA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns,
 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIPA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIPA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_DIPA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (1 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"000";
       SRVAL_A : bit_vector  := X"000";

       INIT_B : bit_vector  := X"00000";
       SRVAL_B : bit_vector  := X"00000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (7 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        DIPA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (1 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (10 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (9 downto 0);
        DOA    : out STD_LOGIC_VECTOR (7 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0);
        DOPA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (1 downto 0)
       ); 
end component;
attribute BOX_TYPE of RAMB16_S9_S18 : component is "BLACK_BOX";
----- Component RAMB16_S9_S36 -----
component RAMB16_S9_S36 
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (10 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPA   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKA_DOPA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns,
 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (31 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIPA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIPA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_DIPA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (31 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector  := X"000";
       SRVAL_A : bit_vector  := X"000";

       INIT_B : bit_vector  := X"000000000";
       SRVAL_B : bit_vector  := X"000000000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (7 downto 0);
        DIB    : in STD_LOGIC_VECTOR (31 downto 0);
        DIPA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (10 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (7 downto 0);
        DOB    : out STD_LOGIC_VECTOR (31 downto 0);
        DOPA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (3 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S9_S36 : component is "BLACK_BOX";
----- Component RAMB16_S9_S9 ----
component RAMB16_S9_S9
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (10 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (10 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPA   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIPB   : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_SSRB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKA_DOPA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns,
 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOPB : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns,
 0.1 ns));
       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_SSRB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIPA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIPB_CLKB_posedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_DIPB_CLKB_negedge_posedge   : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_SSRB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIPA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_DIPA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIPB_CLKB_posedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_DIPB_CLKB_negedge_posedge    : VitalDelayArrayType (0 downto 0) :=
(others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (10 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       WRITE_MODE_A : string := "WRITE_FIRST";
       WRITE_MODE_B : string := "WRITE_FIRST";
       INIT_A : bit_vector := X"000";
       SRVAL_A : bit_vector  := X"000";

       INIT_B : bit_vector  := X"000";
       SRVAL_B : bit_vector  := X"000";

       INITP_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INITP_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_10 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_11 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_12 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_13 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_14 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_15 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_16 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_17 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_18 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_19 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_1F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_20 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_21 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_22 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_23 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_24 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_25 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_26 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_27 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_28 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_29 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_2F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_30 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_31 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_32 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_33 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_34 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_35 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_36 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_37 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_38 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_39 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_3F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000"
  );
-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (7 downto 0);
        DIB    : in STD_LOGIC_VECTOR (7 downto 0);
        DIPA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIPB    : in STD_LOGIC_VECTOR (0 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        SSRA   : in STD_ULOGIC;
        SSRB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (10 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (10 downto 0);
        DOA    : out STD_LOGIC_VECTOR (7 downto 0);
        DOB    : out STD_LOGIC_VECTOR (7 downto 0);
        DOPA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOPB    : out STD_LOGIC_VECTOR (0 downto 0)
       ); 

end component;
attribute BOX_TYPE of RAMB16_S9_S9 : component is "BLACK_BOX";
----- Component RAMB4_S1 -----
component RAMB4_S1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (11 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (0 downto 0)  := (others => (0.0 ns, 0.0 ns));

       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RST : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RST_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RST_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (0 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        RST    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (11 downto 0);
        DO     : out STD_LOGIC_VECTOR (0 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S1 : component is "BLACK_BOX";
----- Component RAMB4_S16 -----
component RAMB4_S16
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RST : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RST_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RST_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (15 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        RST    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (7 downto 0);
        DO     : out STD_LOGIC_VECTOR (15 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S16 : component is "BLACK_BOX";
----- Component RAMB4_S16_S16 -----
component RAMB4_S16_S16
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (15 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (7 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (7 downto 0);
        DOA    : out STD_LOGIC_VECTOR (15 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S16_S16 : component is "BLACK_BOX";
----- Component RAMB4_S1_S1 -----
component RAMB4_S1_S1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (11 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (11 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (0 downto 0)  := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (0 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (11 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (11 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (0 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S1_S1 : component is "BLACK_BOX";
----- Component RAMB4_S1_S16 -----
component RAMB4_S1_S16
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (11 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0)  := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (11 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (7 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S1_S16 : component is "BLACK_BOX";
----- Component RAMB4_S1_S2 -----
component RAMB4_S1_S2
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (11 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (10 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (1 downto 0)  := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (1 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (11 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (10 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (1 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S1_S2 : component is "BLACK_BOX";
----- Component RAMB4_S1_S4 -----
component RAMB4_S1_S4
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (11 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (3 downto 0)  := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (11 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (9 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (3 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S1_S4 : component is "BLACK_BOX";
----- Component RAMB4_S1_S8 -----
component RAMB4_S1_S8
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (11 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (0 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (0 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (0 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (11 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (0 downto 0);
        DIB    : in STD_LOGIC_VECTOR (7 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (11 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (0 downto 0);
        DOB    : out STD_LOGIC_VECTOR (7 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S1_S8 : component is "BLACK_BOX";
----- Component RAMB4_S2 -----
component RAMB4_S2
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (10 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (1 downto 0)  := (others => (0.0 ns, 0.0 ns));
        
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RST : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RST_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RST_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (1 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        RST    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (10 downto 0);
        DO     : out STD_LOGIC_VECTOR (1 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S2 : component is "BLACK_BOX";
----- Component RAMB4_S2_S16 -----
component RAMB4_S2_S16
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (10 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (1 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (1 downto 0)  := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (10 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (7 downto 0);
        DOA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S2_S16 : component is "BLACK_BOX";
----- Component RAMB4_S2_S2 -----
component RAMB4_S2_S2
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (10 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (10 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (1 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (1 downto 0)  := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIB    : in STD_LOGIC_VECTOR (1 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (10 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (10 downto 0);
        DOA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOB    : out STD_LOGIC_VECTOR (1 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S2_S2 : component is "BLACK_BOX";
----- Component RAMB4_S2_S4 -----
component RAMB4_S2_S4
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (10 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (1 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (3 downto 0)  := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (10 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (9 downto 0);
        DOA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOB    : out STD_LOGIC_VECTOR (3 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S2_S4 : component is "BLACK_BOX";
----- Component RAMB4_S2_S8 -----
component RAMB4_S2_S8
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (10 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (1 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (1 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (1 downto 0)  := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (10 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (1 downto 0);
        DIB    : in STD_LOGIC_VECTOR (7 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (10 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (1 downto 0);
        DOB    : out STD_LOGIC_VECTOR (7 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S2_S8 : component is "BLACK_BOX";
----- Component RAMB4_S4 -----
component RAMB4_S4
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (9 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RST : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RST_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RST_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (3 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        RST    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (9 downto 0);
        DO     : out STD_LOGIC_VECTOR (3 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S4 : component is "BLACK_BOX";
----- Component RAMB4_S4_S16 -----
component RAMB4_S4_S16
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (9 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (3 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (3 downto 0)  := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (3 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (9 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (7 downto 0);
        DOA    : out STD_LOGIC_VECTOR (3 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S4_S16 : component is "BLACK_BOX";
----- Component RAMB4_S4_S4 -----
component RAMB4_S4_S4
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (9 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (9 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (3 downto 0);
        DIB    : in STD_LOGIC_VECTOR (3 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (9 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (9 downto 0);
        DOA    : out STD_LOGIC_VECTOR (3 downto 0);
        DOB    : out STD_LOGIC_VECTOR (3 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S4_S4 : component is "BLACK_BOX";
----- Component RAMB4_S4_S8 -----
component RAMB4_S4_S8
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (9 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (3 downto 0) := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (3 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (9 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (3 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (9 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (3 downto 0);
        DIB    : in STD_LOGIC_VECTOR (7 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (9 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (3 downto 0);
        DOB    : out STD_LOGIC_VECTOR (7 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S4_S8 : component is "BLACK_BOX";
----- Component RAMB4_S8 -----
component RAMB4_S8
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDR : VitalDelayArrayType01 (8 downto 0) := (others => (0.0 ns, 0.0 ns));
       tipd_DI   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_EN  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WE  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RST : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLK : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLK_DO : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_EN_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_EN_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WE_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RST_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DI_CLK_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DI_CLK_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_posedge_posedge : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       tsetup_ADDR_CLK_negedge_posedge : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       thold_EN_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_EN_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WE_CLK_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RST_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RST_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DI_CLK_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DI_CLK_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_posedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       thold_ADDR_CLK_negedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DI     : in STD_LOGIC_VECTOR (7 downto 0);
        EN     : in STD_ULOGIC;
        WE     : in STD_ULOGIC;
        RST    : in STD_ULOGIC;
        CLK    : in STD_ULOGIC;
        ADDR   : in STD_LOGIC_VECTOR (8 downto 0);
        DO     : out STD_LOGIC_VECTOR (7 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S8 : component is "BLACK_BOX";
----- Component RAMB4_S8_S16 -----
component RAMB4_S8_S16
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (7 downto 0)  := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (15 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (15 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (7 downto 0);
        DIB    : in STD_LOGIC_VECTOR (15 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (8 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (7 downto 0);
        DOA    : out STD_LOGIC_VECTOR (7 downto 0);
        DOB    : out STD_LOGIC_VECTOR (15 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S8_S16 : component is "BLACK_BOX";
----- Component RAMB4_S8_S8 -----
component RAMB4_S8_S8
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon:  Boolean   := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_ADDRA : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_ADDRB : VitalDelayArrayType01 (8 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIA   : VitalDelayArrayType01 (7 downto 0)  := (others => (0.0 ns, 0.0 ns));
       tipd_DIB   : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        
       tipd_ENA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_ENB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEA   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_WEB   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_RSTB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKA  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_CLKB  : VitalDelayType01 := ( 0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_CLKA_DOA : VitalDelayArrayType01 (7 downto 0)  := (others => (0.1 ns, 0.1 ns));
       tpd_CLKB_DOB : VitalDelayArrayType01 (7 downto 0) := (others => (0.1 ns, 0.1 ns));

       -- VITAL setup and hold times

       tsetup_ENA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTA_CLKA_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_ENB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_ENB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_WEB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_RSTB_CLKB_negedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_CLKB_CLKA_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_CLKA_CLKB_posedge_posedge  : VitalDelayType := 0.01 ns;

       tsetup_DIA_CLKA_posedge_posedge   : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_DIA_CLKA_negedge_posedge   : VitalDelayArrayType (7 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRA_CLKA_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       tsetup_DIB_CLKB_posedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_DIB_CLKB_negedge_posedge   : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_posedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       tsetup_ADDRB_CLKB_negedge_posedge : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       thold_ENA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEA_CLKA_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTA_CLKA_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_ENB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_ENB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_posedge_posedge    : VitalDelayType := 0.01 ns;
       thold_WEB_CLKB_negedge_posedge    : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_RSTB_CLKB_negedge_posedge   : VitalDelayType := 0.01 ns;

       thold_DIA_CLKA_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIA_CLKA_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_posedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);
       thold_ADDRA_CLKA_negedge_posedge  : VitalDelayArrayType (8 downto 0) := (others => 0.01 ns);

       thold_DIB_CLKB_posedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_DIB_CLKB_negedge_posedge    : VitalDelayArrayType (7 downto 0) := (others => 0.01 ns);
       thold_ADDRB_CLKB_posedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);
       thold_ADDRB_CLKB_negedge_posedge  : VitalDelayArrayType (8 downto 0)  := (others => 0.01 ns);

       -- VITAL minimum pulse width

       tpw_CLKA_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKA_negedge : VitalDelayType := 0.01 ns;

       tpw_CLKB_posedge : VitalDelayType := 0.01 ns;
       tpw_CLKB_negedge : VitalDelayType := 0.01 ns;

       INIT_00 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_01 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_02 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_03 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_04 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_05 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_06 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_07 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_08 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_09 : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0A : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0B : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0C : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0D : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0E : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000";
       INIT_0F : bit_vector := X"0000000000000000000000000000000000000000000000000000000000000000");

-- synopsys translate_on
  port (DIA    : in STD_LOGIC_VECTOR (7 downto 0);
        DIB    : in STD_LOGIC_VECTOR (7 downto 0);
        ENA    : in STD_ULOGIC;
        ENB    : in STD_ULOGIC;
        WEA    : in STD_ULOGIC;
        WEB    : in STD_ULOGIC;
        RSTA   : in STD_ULOGIC;
        RSTB   : in STD_ULOGIC;
        CLKA   : in STD_ULOGIC;
        CLKB   : in STD_ULOGIC;
        ADDRA  : in STD_LOGIC_VECTOR (8 downto 0);
        ADDRB  : in STD_LOGIC_VECTOR (8 downto 0);
        DOA    : out STD_LOGIC_VECTOR (7 downto 0);
        DOB    : out STD_LOGIC_VECTOR (7 downto 0)); 
end component;
attribute BOX_TYPE of RAMB4_S8_S8 : component is "BLACK_BOX";
----- Component RDBK -----
component RDBK
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      DATA                           :	out   STD_ULOGIC := 'L';
      RIP                            :	out   STD_ULOGIC := 'L';
      TRIG                           :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of RDBK : component is "BLACK_BOX";
----- Component RDCLK -----
component RDCLK
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of RDCLK : component is "BLACK_BOX";
----- Component READBACK -----
component READBACK
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port(
      DATA                           :  out   STD_ULOGIC := 'L';
      RIP                            :  out   STD_ULOGIC := 'L';
      CLK                            :  in    STD_ULOGIC;
      TRIG                           :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of READBACK : component is "BLACK_BOX";
----- Component ROC -----
component ROC
-- synopsys translate_off
  generic (
       InstancePath:   STRING  := "*";
       WIDTH : Time := 100 ns
  );
-- synopsys translate_on
  port (O : out std_ulogic := '1');
end component;
attribute BOX_TYPE of ROC : component is "BLACK_BOX";
----- Component ROCBUF -----
component ROCBUF
-- synopsys translate_off
  generic (
      InstancePath:   STRING  := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :  VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :  VitalDelayType01 := (0.000 ns, 0.000 ns)
  );
-- synopsys translate_on
  port( I : in  std_ulogic;
        O : out std_ulogic 
  );
end component;
attribute BOX_TYPE of ROCBUF : component is "BLACK_BOX";
----- Component ROM16X1 -----
component ROM16X1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays
 
       tipd_A0   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays
 
       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       INIT : bit_vector := X"0000"
  );
 
-- synopsys translate_on
  port (A0 : in std_ulogic;
        A1 : in std_ulogic;
        A2 : in std_ulogic;
        A3 : in std_ulogic;
 
        O : out std_ulogic
       );
end component;
attribute BOX_TYPE of ROM16X1 : component is "BLACK_BOX";
----- Component ROM32X1 -----
component ROM32X1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath:   STRING  := "*";
       Xon:  Boolean := DefaultXon;
       MsgOn:  Boolean := DefaultMsgOn;
 
       -- VITAL input wire delays
 
       tipd_A0   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
       tipd_A4   : VitalDelayType01 := ( 0.0 ns,  0.0 ns);
 
       -- VITAL pin-to-pin propagation delays
 
       tpd_A0_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A4_O   : VitalDelayType01 := (0.1 ns, 0.1 ns);
 
       INIT : bit_vector := X"00000000"
  );
 
-- synopsys translate_on
  port (A0 : in std_ulogic;
        A1 : in std_ulogic;
        A2 : in std_ulogic;
        A3 : in std_ulogic;
        A4 : in std_ulogic;
 
        O : out std_ulogic
       );
end component;
attribute BOX_TYPE of ROM32X1 : component is "BLACK_BOX";
----- Component S_FLAG -----
component S_FLAG
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of S_FLAG : component is "BLACK_BOX";
----- Component SRL16 -----
component SRL16
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_A0   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := (0.0 ns,  0.0 ns);

       tipd_D    : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CLK  : VitalDelayType01 := (0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_A0_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q : VitalDelayType01 := (0.1 ns, 0.1 ns);


       -- VITAL setup and hold times

       tsetup_D_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       thold_D_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_D_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;


       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on
  port (D   : in STD_ULOGIC;
        CLK : in STD_ULOGIC;
        A0  : in STD_ULOGIC;
        A1  : in STD_ULOGIC;
        A2  : in STD_ULOGIC;
        A3  : in STD_ULOGIC;
        Q   : out STD_ULOGIC); 
end component;
attribute BOX_TYPE of SRL16 : component is "BLACK_BOX";
----- Component SRL16_1 -----
component SRL16_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn; 
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon; 
       MsgOn: Boolean := DefaultMsgOn; 

       -- VITAL input wire delays

       tipd_A0   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := (0.0 ns,  0.0 ns);

       tipd_D    : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CLK  : VitalDelayType01 := (0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_A0_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q : VitalDelayType01 := (0.1 ns, 0.1 ns);

       -- VITAL setup and hold times

       tsetup_D_CLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_negedge_negedge  : VitalDelayType := 0.01 ns;

       thold_D_CLK_posedge_negedge   : VitalDelayType := 0.01 ns;
       thold_D_CLK_negedge_negedge   : VitalDelayType := 0.01 ns;


       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on
  port (D   : in STD_ULOGIC;
        CLK : in STD_ULOGIC;
        A0  : in STD_ULOGIC;
        A1  : in STD_ULOGIC;
        A2  : in STD_ULOGIC;
        A3  : in STD_ULOGIC;
        Q   : out STD_ULOGIC); 
end component;
attribute BOX_TYPE of SRL16_1 : component is "BLACK_BOX";
----- Component SRL16E -----
component SRL16E
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn; 
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon; 
       MsgOn: Boolean := DefaultMsgOn; 

       -- VITAL input wire delays

       tipd_A0   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := (0.0 ns,  0.0 ns);

       tipd_D    : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CE   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CLK  : VitalDelayType01 := (0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_A0_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q : VitalDelayType01 := (0.1 ns, 0.1 ns);

       -- VITAL setup and hold times

       tsetup_CE_CLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_CE_CLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       thold_CE_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_CE_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_D_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_D_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;


       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on
  port (D   : in STD_ULOGIC;
        CE  : in STD_ULOGIC;
        CLK : in STD_ULOGIC;
        A0  : in STD_ULOGIC;
        A1  : in STD_ULOGIC;
        A2  : in STD_ULOGIC;
        A3  : in STD_ULOGIC;
        Q   : out STD_ULOGIC); 
end component;
attribute BOX_TYPE of SRL16E : component is "BLACK_BOX";
----- Component SRL16E_1 -----
component SRL16E_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn; 
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon; 
       MsgOn: Boolean := DefaultMsgOn; 

       -- VITAL input wire delays

       tipd_A0   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := (0.0 ns,  0.0 ns);

       tipd_D    : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CE   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CLK  : VitalDelayType01 := (0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_A0_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q : VitalDelayType01 := (0.1 ns, 0.1 ns);

       -- VITAL setup and hold times

       tsetup_CE_CLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_CE_CLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_negedge_negedge  : VitalDelayType := 0.01 ns;

       thold_CE_CLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_CE_CLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_D_CLK_posedge_negedge   : VitalDelayType := 0.01 ns;
       thold_D_CLK_negedge_negedge   : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on
  port (D   : in STD_ULOGIC;
        CE  : in STD_ULOGIC;
        CLK : in STD_ULOGIC;
        A0  : in STD_ULOGIC;
        A1  : in STD_ULOGIC;
        A2  : in STD_ULOGIC;
        A3  : in STD_ULOGIC;
        Q   : out STD_ULOGIC); 
end component;
attribute BOX_TYPE of SRL16E_1 : component is "BLACK_BOX";
----- Component SRLC16 -----
component SRLC16
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn;
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon;
       MsgOn: Boolean := DefaultMsgOn;

       -- VITAL input wire delays

       tipd_A0   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := (0.0 ns,  0.0 ns);

       tipd_D    : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CLK  : VitalDelayType01 := (0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_A0_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q : VitalDelayType01 := (0.1 ns, 0.1 ns);

       tpd_A0_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q15 : VitalDelayType01 := (0.1 ns, 0.1 ns);


       -- VITAL setup and hold times

       tsetup_D_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       thold_D_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_D_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;


       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on
  port (D   : in STD_ULOGIC;
        CLK : in STD_ULOGIC;
        A0  : in STD_ULOGIC;
        A1  : in STD_ULOGIC;
        A2  : in STD_ULOGIC;
        A3  : in STD_ULOGIC;
        Q   : out STD_ULOGIC; 
        Q15   : out STD_ULOGIC); 
end component;
attribute BOX_TYPE of SRLC16 : component is "BLACK_BOX";
----- Component SRLC16_1 -----
component SRLC16_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn; 
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon; 
       MsgOn: Boolean := DefaultMsgOn; 

       -- VITAL input wire delays

       tipd_A0   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := (0.0 ns,  0.0 ns);

       tipd_D    : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CLK  : VitalDelayType01 := (0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_A0_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q : VitalDelayType01 := (0.1 ns, 0.1 ns);

       tpd_A0_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q15 : VitalDelayType01 := (0.1 ns, 0.1 ns);

       -- VITAL setup and hold times

       tsetup_D_CLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_negedge_negedge  : VitalDelayType := 0.01 ns;

       thold_D_CLK_posedge_negedge   : VitalDelayType := 0.01 ns;
       thold_D_CLK_negedge_negedge   : VitalDelayType := 0.01 ns;


       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on
  port (D   : in STD_ULOGIC;
        CLK : in STD_ULOGIC;
        A0  : in STD_ULOGIC;
        A1  : in STD_ULOGIC;
        A2  : in STD_ULOGIC;
        A3  : in STD_ULOGIC;
        Q   : out STD_ULOGIC; 
        Q15   : out STD_ULOGIC); 
end component;
attribute BOX_TYPE of SRLC16_1 : component is "BLACK_BOX";
----- Component SRLC16E -----
component SRLC16E
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn; 
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon; 
       MsgOn: Boolean := DefaultMsgOn; 

       -- VITAL input wire delays

       tipd_A0   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := (0.0 ns,  0.0 ns);

       tipd_D    : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CE   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CLK  : VitalDelayType01 := (0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_A0_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q : VitalDelayType01 := (0.1 ns, 0.1 ns);

       tpd_A0_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q15 : VitalDelayType01 := (0.1 ns, 0.1 ns);

       -- VITAL setup and hold times

       tsetup_CE_CLK_posedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_CE_CLK_negedge_posedge : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;

       thold_CE_CLK_posedge_posedge  : VitalDelayType := 0.01 ns;
       thold_CE_CLK_negedge_posedge  : VitalDelayType := 0.01 ns;
       thold_D_CLK_posedge_posedge   : VitalDelayType := 0.01 ns;
       thold_D_CLK_negedge_posedge   : VitalDelayType := 0.01 ns;


       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on
  port (D   : in STD_ULOGIC;
        CE  : in STD_ULOGIC;
        CLK : in STD_ULOGIC;
        A0  : in STD_ULOGIC;
        A1  : in STD_ULOGIC;
        A2  : in STD_ULOGIC;
        A3  : in STD_ULOGIC;
        Q   : out STD_ULOGIC; 
        Q15   : out STD_ULOGIC); 
end component;
attribute BOX_TYPE of SRLC16E : component is "BLACK_BOX";
----- Component SRLC16E_1 -----
component SRLC16E_1
-- synopsys translate_off
  generic (
       TimingChecksOn: Boolean := DefaultTimingChecksOn; 
       InstancePath: STRING := "*";
       Xon: Boolean := DefaultXon; 
       MsgOn: Boolean := DefaultMsgOn; 

       -- VITAL input wire delays

       tipd_A0   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A1   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A2   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_A3   : VitalDelayType01 := (0.0 ns,  0.0 ns);

       tipd_D    : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CE   : VitalDelayType01 := (0.0 ns,  0.0 ns);
       tipd_CLK  : VitalDelayType01 := (0.0 ns,  0.0 ns);

       -- VITAL pin-to-pin propagation delays

       tpd_A0_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q : VitalDelayType01 := (0.1 ns, 0.1 ns);

       tpd_A0_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A1_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A2_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_A3_Q15  : VitalDelayType01 := (0.1 ns, 0.1 ns);
       tpd_CLK_Q15 : VitalDelayType01 := (0.1 ns, 0.1 ns);

       -- VITAL setup and hold times

       tsetup_CE_CLK_posedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_CE_CLK_negedge_negedge : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       tsetup_D_CLK_negedge_negedge  : VitalDelayType := 0.01 ns;

       thold_CE_CLK_posedge_negedge  : VitalDelayType := 0.01 ns;
       thold_CE_CLK_negedge_negedge  : VitalDelayType := 0.01 ns;
       thold_D_CLK_posedge_negedge   : VitalDelayType := 0.01 ns;
       thold_D_CLK_negedge_negedge   : VitalDelayType := 0.01 ns;

       -- VITAL minimum pulse width

       tpw_CLK_posedge : VitalDelayType := 0.01 ns;
       tpw_CLK_negedge : VitalDelayType := 0.01 ns;

       INIT : bit_vector := X"0000");

-- synopsys translate_on
  port (D   : in STD_ULOGIC;
        CE  : in STD_ULOGIC;
        CLK : in STD_ULOGIC;
        A0  : in STD_ULOGIC;
        A1  : in STD_ULOGIC;
        A2  : in STD_ULOGIC;
        A3  : in STD_ULOGIC;
        Q   : out STD_ULOGIC; 
        Q15   : out STD_ULOGIC); 
end component;
attribute BOX_TYPE of SRLC16E_1 : component is "BLACK_BOX";
----- Component STARTBUF -----
component STARTBUF
-- synopsys translate_off
  generic ( 
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GSRIN_GSROUT               :  VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_GTSIN_GTSOUT               :  VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_GSRIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GTSIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns)
  );
-- synopsys translate_on
  port( GSRIN     : in std_ulogic := 'X';
        GTSIN     : in std_ulogic := 'X';
        CLKIN     : in std_ulogic := 'X';
        GSROUT    : out std_ulogic;
        GTSOUT    : out std_ulogic;
        Q2OUT     : out std_ulogic := 'H';
        Q3OUT     : out std_ulogic := 'H';
        Q1Q4OUT   : out std_ulogic := 'H';
        DONEINOUT : out std_ulogic := 'H'
  );
end component;
attribute BOX_TYPE of STARTBUF : component is "BLACK_BOX";
----- Component STARTBUF_SPARTAN2 -----
component STARTBUF_SPARTAN2
-- synopsys translate_off
  generic (
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GTSIN_GTSOUT               :  VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_GSRIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GTSIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLKIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
  port( GSRIN     : in std_ulogic := 'X';
        GTSIN     : in std_ulogic := 'X';
        CLKIN     : in std_ulogic := 'X';
        GTSOUT    : out std_ulogic
  );
end component;
attribute BOX_TYPE of STARTBUF_SPARTAN2 : component is "BLACK_BOX";
----- Component STARTBUF_VIRTEX -----
component STARTBUF_VIRTEX
-- synopsys translate_off
  generic (
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GTSIN_GTSOUT               :  VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_GSRIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GTSIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLKIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
  port( GSRIN     : in std_ulogic := 'X';
        GTSIN     : in std_ulogic := 'X';
        CLKIN     : in std_ulogic := 'X';
        GTSOUT    : out std_ulogic
  );
end component;
attribute BOX_TYPE of STARTBUF_VIRTEX : component is "BLACK_BOX";
----- Component STARTBUF_VIRTEX2 -----
component STARTBUF_VIRTEX2
-- synopsys translate_off
  generic (
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_GTSIN_GTSOUT               :  VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_GSRIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_GTSIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CLKIN                     :  VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
  port( GSRIN     : in std_ulogic := 'X';
        GTSIN     : in std_ulogic := 'X';
        CLKIN     : in std_ulogic := 'X';
        GTSOUT    : out std_ulogic
  );
end component;
attribute BOX_TYPE of STARTBUF_VIRTEX2 : component is "BLACK_BOX";
----- Component STARTUP -----
component STARTUP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      Q2                             :	out   STD_ULOGIC := 'H';
      Q3                             :	out   STD_ULOGIC := 'H';
      Q1Q4                           :	out   STD_ULOGIC := 'H';
      DONEIN                         :	out   STD_ULOGIC := 'H';
      GSR                            :	in    STD_ULOGIC := 'X';
      GTS                            :	in    STD_ULOGIC := 'X';
      CLK                            :	in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of STARTUP : component is "BLACK_BOX";
----- Component STARTUP_SPARTAN2 -----
component STARTUP_SPARTAN2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port(
      GSR                            :  in    STD_ULOGIC := 'X';
      GTS                            :  in    STD_ULOGIC := 'X';
      CLK                            :  in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of STARTUP_SPARTAN2 : component is "BLACK_BOX";
----- Component STARTUP_VIRTEX -----
component STARTUP_VIRTEX
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port(
      GSR                            :  in    STD_ULOGIC := 'X';
      GTS                            :  in    STD_ULOGIC := 'X';
      CLK                            :  in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of STARTUP_VIRTEX : component is "BLACK_BOX";
----- Component STARTUP_VIRTEX2 -----
component STARTUP_VIRTEX2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      GSR                            :  in    STD_ULOGIC := 'X';
      GTS                            :  in    STD_ULOGIC := 'X';
      CLK                            :  in    STD_ULOGIC := 'X');
end component;
attribute BOX_TYPE of STARTUP_VIRTEX2 : component is "BLACK_BOX";
----- Component TBLOCK -----
component TBLOCK
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
end component;
attribute BOX_TYPE of TBLOCK : component is "BLACK_BOX";
----- Component TCK -----
component TCK   
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port( 
      I                              : inout   STD_ULOGIC);
end component;  
attribute BOX_TYPE of TCK : component is "BLACK_BOX";
----- Component TDI -----
component TDI   
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port( 
      I                              : inout   STD_ULOGIC);
end component;  
attribute BOX_TYPE of TDI : component is "BLACK_BOX";
----- Component TDO -----
component TDO   
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port(
      O                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of TDO : component is "BLACK_BOX";
----- Component TIMEGRP -----
component TIMEGRP
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
end component;
attribute BOX_TYPE of TIMEGRP : component is "BLACK_BOX";
----- Component TIMESPEC -----
component TIMESPEC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
end component;
attribute BOX_TYPE of TIMESPEC : component is "BLACK_BOX";
----- Component TMS -----
component TMS
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);
 
-- synopsys translate_on
   port(
      I                              : inout   STD_ULOGIC);
end component;
attribute BOX_TYPE of TMS : component is "BLACK_BOX";
----- Component TOC -----
component TOC
-- synopsys translate_off
    generic ( InstancePath: STRING := "*";
              WIDTH : Time := 100 ns
    );

-- synopsys translate_on
    port( O : out std_ulogic := '0'
    );
end component;
attribute BOX_TYPE of TOC : component is "BLACK_BOX";
----- Component TOCBUF -----
component TOCBUF
-- synopsys translate_off
  generic (
      InstancePath:   STRING  := "*";
      Xon: Boolean := DefaultXon; 
      MsgOn: Boolean := DefaultMsgOn; 
      tpd_I_O                        :  VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I                         :  VitalDelayType01 := (0.000 ns, 0.000 ns)
  );
-- synopsys translate_on
  port( I : in  std_ulogic;
        O : out std_ulogic
  );
end component;
attribute BOX_TYPE of TOCBUF : component is "BLACK_BOX";
----- Component VCC -----
component VCC
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      P                          :	out   STD_ULOGIC := '1');
end component;
attribute BOX_TYPE of VCC : component is "BLACK_BOX";
----- Component WAND1 -----
component WAND1
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I_O                        :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I                         :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of WAND1 : component is "BLACK_BOX";
----- Component WIREAND -----
component WIREAND
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of WIREAND : component is "BLACK_BOX";
----- Component WOR2AND -----
component WOR2AND
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01z := 
               (0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of WOR2AND : component is "BLACK_BOX";
----- Component X_FLAG -----
component X_FLAG
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn);

-- synopsys translate_on
   port(
      I                              :  in    STD_ULOGIC);
end component;
attribute BOX_TYPE of X_FLAG : component is "BLACK_BOX";
----- Component XNOR2 -----
component XNOR2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XNOR2 : component is "BLACK_BOX";
----- Component XNOR3 -----
component XNOR3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XNOR3 : component is "BLACK_BOX";
----- Component XNOR4 -----
component XNOR4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XNOR4 : component is "BLACK_BOX";
----- Component XNOR5 -----
component XNOR5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XNOR5 : component is "BLACK_BOX";
----- Component XOR2 -----
component XOR2
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XOR2 : component is "BLACK_BOX";
----- Component XOR3 -----
component XOR3
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XOR3 : component is "BLACK_BOX";
----- Component XOR4 -----
component XOR4
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XOR4 : component is "BLACK_BOX";
----- Component XOR5 -----
component XOR5
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XOR5 : component is "BLACK_BOX";
----- Component XOR6 -----
component XOR6
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XOR6 : component is "BLACK_BOX";
----- Component XOR7 -----
component XOR7
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XOR7 : component is "BLACK_BOX";
----- Component XOR8 -----
component XOR8
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_I7_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I6_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I5_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I4_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I3_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I2_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I1_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_I0_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_I7                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I6                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I5                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I4                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I3                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I2                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I1                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_I0                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      I7                             :	in    STD_ULOGIC;
      I6                             :	in    STD_ULOGIC;
      I5                             :	in    STD_ULOGIC;
      I4                             :	in    STD_ULOGIC;
      I3                             :	in    STD_ULOGIC;
      I2                             :	in    STD_ULOGIC;
      I1                             :	in    STD_ULOGIC;
      I0                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XOR8 : component is "BLACK_BOX";
----- Component XORCY -----
component XORCY
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_LI_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CI_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_LI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LI                             :	in    STD_ULOGIC;
      CI                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XORCY : component is "BLACK_BOX";
----- Component XORCY_D -----
component XORCY_D
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_LI_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CI_O                       :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_LI_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CI_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_LI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      O                              :	out   STD_ULOGIC;
      LO                             :	out   STD_ULOGIC;
      LI                             :	in    STD_ULOGIC;
      CI                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XORCY_D : component is "BLACK_BOX";
----- Component XORCY_L -----
component XORCY_L
-- synopsys translate_off
   generic(
      TimingChecksOn: Boolean := DefaultTimingChecksOn;
      InstancePath: STRING := "*";
      Xon: Boolean := DefaultXon;
      MsgOn: Boolean := DefaultMsgOn;
      tpd_LI_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tpd_CI_LO                      :	VitalDelayType01 := (0.100 ns, 0.100 ns);
      tipd_LI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns);
      tipd_CI                        :	VitalDelayType01 := (0.000 ns, 0.000 ns));

-- synopsys translate_on
   port(
      LO                             :	out   STD_ULOGIC;
      LI                             :	in    STD_ULOGIC;
      CI                             :	in    STD_ULOGIC);
end component;
attribute BOX_TYPE of XORCY_L : component is "BLACK_BOX";

end VCOMPONENTS;

---- end of VITAL components library ----
