// Seed: 2024161919
`define pp_4 0
module module_0 (
    input logic id_0,
    output reg id_1,
    output logic id_2,
    input id_3
);
  reg id_4;
  initial id_1 <= id_4;
endmodule
`define pp_5 0
