$date
	Fri Dec 26 13:51:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_cpu $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module DUT $end
$var wire 1 # branch_taken $end
$var wire 16 $ branch_target [15:0] $end
$var wire 1 ! clk $end
$var wire 1 % pc_load_en $end
$var wire 32 & pc_value [31:0] $end
$var wire 1 " reset $end
$var wire 32 ' pc_next [31:0] $end
$var wire 1 ( mem_wb_reg_write_en_w $end
$var wire 32 ) mem_wb_rd_value_w [31:0] $end
$var wire 32 * mem_data_in [31:0] $end
$var wire 32 + if_pc_w [31:0] $end
$var wire 32 , if_instr_w [31:0] $end
$var wire 4 - id_ex_rs2_w [3:0] $end
$var wire 32 . id_ex_rs2_val_w [31:0] $end
$var wire 4 / id_ex_rs1_w [3:0] $end
$var wire 32 0 id_ex_rs1_val_w [31:0] $end
$var wire 4 1 id_ex_rd_w [3:0] $end
$var wire 4 2 id_ex_opcode_w [3:0] $end
$var wire 16 3 id_ex_imm_w [15:0] $end
$var wire 1 4 ex_mem_write_en_w $end
$var wire 1 5 ex_mem_read_en_w $end
$var wire 1 6 ex_mem_halt_w $end
$var wire 32 7 ex_mem_data_out_w [31:0] $end
$var wire 16 8 ex_mem_branch_target_w [15:0] $end
$var wire 1 9 ex_mem_branch_taken_w $end
$var wire 32 : ex_mem_addr_w [31:0] $end
$var reg 32 ; ex_mem_addr [31:0] $end
$var reg 1 < ex_mem_branch_taken $end
$var reg 16 = ex_mem_branch_target [15:0] $end
$var reg 32 > ex_mem_data_out [31:0] $end
$var reg 1 ? ex_mem_halt $end
$var reg 32 @ ex_mem_pc [31:0] $end
$var reg 1 A ex_mem_read_en $end
$var reg 1 B ex_mem_write_en $end
$var reg 16 C id_ex_imm [15:0] $end
$var reg 4 D id_ex_opcode [3:0] $end
$var reg 32 E id_ex_pc [31:0] $end
$var reg 4 F id_ex_rd [3:0] $end
$var reg 4 G id_ex_rs1 [3:0] $end
$var reg 32 H id_ex_rs1_val [31:0] $end
$var reg 4 I id_ex_rs2 [3:0] $end
$var reg 32 J id_ex_rs2_val [31:0] $end
$var reg 32 K if_id_instr [31:0] $end
$var reg 32 L if_id_pc [31:0] $end
$var reg 4 M mem_wb_rd [3:0] $end
$var reg 32 N mem_wb_rd_value [31:0] $end
$var reg 1 O mem_wb_reg_write_en $end
$scope module decoder $end
$var wire 32 P instruction [31:0] $end
$var wire 4 Q rs2 [3:0] $end
$var wire 4 R rs1 [3:0] $end
$var wire 4 S rd [3:0] $end
$var wire 4 T opcode [3:0] $end
$var wire 16 U imm [15:0] $end
$upscope $end
$scope module dmem $end
$var wire 32 V address [31:0] $end
$var wire 1 ! clk $end
$var wire 1 A mem_read $end
$var wire 1 B mem_write $end
$var wire 32 W write_data [31:0] $end
$var reg 32 X read_data [31:0] $end
$var integer 32 Y i [31:0] $end
$upscope $end
$scope module exec $end
$var wire 16 Z imm [15:0] $end
$var wire 32 [ mem_data_in [31:0] $end
$var wire 4 \ opcode [3:0] $end
$var wire 16 ] pc [15:0] $end
$var wire 4 ^ rd [3:0] $end
$var wire 32 _ rs1_val [31:0] $end
$var wire 32 ` rs2_val [31:0] $end
$var reg 1 9 branch_taken $end
$var reg 16 a branch_target [15:0] $end
$var reg 1 6 halt $end
$var reg 32 b mem_addr [31:0] $end
$var reg 32 c mem_data_out [31:0] $end
$var reg 1 5 mem_read_en $end
$var reg 1 4 mem_write_en $end
$var reg 32 d rd_value [31:0] $end
$var reg 1 ( reg_write_en $end
$upscope $end
$scope module fetch $end
$var wire 1 ! clk $end
$var wire 1 % load_en $end
$var wire 32 e pc_next [31:0] $end
$var wire 1 " reset $end
$var wire 32 f current_pc [31:0] $end
$var wire 32 g current_instruction [31:0] $end
$scope module inst_mem $end
$var wire 32 h instruction [31:0] $end
$var wire 32 i address [31:0] $end
$upscope $end
$scope module program_counter $end
$var wire 1 ! clk $end
$var wire 32 j d [31:0] $end
$var wire 1 % load_en $end
$var wire 1 " reset $end
$var reg 32 k q [31:0] $end
$upscope $end
$upscope $end
$scope module regfile $end
$var wire 1 ! clk $end
$var wire 4 l rd [3:0] $end
$var wire 1 O reg_write $end
$var wire 4 m rs1 [3:0] $end
$var wire 32 n rs1_data [31:0] $end
$var wire 4 o rs2 [3:0] $end
$var wire 32 p rs2_data [31:0] $end
$var wire 32 q write_data [31:0] $end
$var integer 32 r i [31:0] $end
$scope task display_all $end
$var integer 32 s j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx s
b10000 r
bx q
bx p
bx o
bx n
bx m
bx l
b0 k
bx j
b0 i
b100010000000000000000000000001 h
b100010000000000000000000000001 g
b0 f
bx e
b0 d
b0 c
b0 b
b0 a
bx `
bx _
bx ^
bx ]
bx \
b0 [
bx Z
b10000000000 Y
b0 X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
xO
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
xB
xA
bx @
x?
bx >
bx =
x<
bx ;
b0 :
09
b0 8
b0 7
06
05
04
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
b100010000000000000000000000001 ,
b0 +
b0 *
b0 )
0(
bx '
bz &
z%
bz $
z#
1"
0!
$end
#5000
b0 2
b0 T
b0 1
b0 S
b0 0
b0 n
b0 /
b0 R
b0 m
b0 .
b0 p
b0 -
b0 Q
b0 o
b0 3
b0 U
b0 ]
1(
b0 L
b0 K
b0 P
b0 E
b0 J
b0 `
b0 H
b0 _
b0 C
b0 Z
b0 F
b0 ^
b0 I
b0 G
b0 D
b0 \
0?
b0 =
0<
b0 >
b0 W
b0 ;
b0 V
0B
0A
0O
b0 M
b0 l
b0 N
b0 q
b0 @
1!
#10000
0!
0"
#15000
b10 2
b10 T
b10 1
b10 S
b1 3
b1 U
1O
b100010000000000000000000000001 K
b100010000000000000000000000001 P
b100010000000000000000000010111 ,
b100010000000000000000000010111 g
b100010000000000000000000010111 h
b1 +
b1 f
b1 i
b1 k
1!
#20000
0!
#25000
b10111 3
b10111 U
b1 )
b1 d
1(
b1 L
b100010000000000000000000010111 K
b100010000000000000000000010111 P
b1 C
b1 Z
b10 F
b10 ^
b10 D
b10 \
b1000000000000100000000000000011 ,
b1000000000000100000000000000011 g
b1000000000000100000000000000011 h
b10 +
b10 f
b10 i
b10 k
1!
#30000
0!
#35000
b1 ]
1(
b10111 )
b10111 d
b100 2
b100 T
b0 1
b0 S
b10 -
b10 Q
b10 o
b11 3
b11 U
b10 M
b10 l
b1 N
b1 q
b1 E
b10111 C
b10111 Z
b10 L
b1000000000000100000000000000011 K
b1000000000000100000000000000011 P
b110100000000000000000000000011 ,
b110100000000000000000000000011 g
b110100000000000000000000000011 h
b11 +
b11 f
b11 i
b11 k
1!
#40000
0!
#45000
b11 2
b11 T
b100 1
b100 S
b0 -
b0 Q
b0 o
b10 ]
14
b11 :
b11 b
0(
b0 )
b0 d
b0 .
b0 p
b11 L
b110100000000000000000000000011 K
b110100000000000000000000000011 P
b10 E
b11 C
b11 Z
b0 F
b0 ^
b10 I
b100 D
b100 \
b10111 N
b10111 q
b1 @
b1010000000000000000000000000010 ,
b1010000000000000000000000000010 g
b1010000000000000000000000000010 h
b100 +
b100 f
b100 i
b100 k
1!
#50000
0!
#55000
b11 ]
1(
15
b11 :
b11 b
04
b101 2
b101 T
b0 1
b0 S
b10 3
b10 U
b11 ;
b11 V
1B
0O
b0 M
b0 l
b0 N
b0 q
b10 @
b11 E
b100 F
b100 ^
b0 I
b11 D
b11 \
b100 L
b1010000000000000000000000000010 K
b1010000000000000000000000000010 P
b110100000000000000000000000011 ,
b110100000000000000000000000011 g
b110100000000000000000000000011 h
b101 +
b101 f
b101 i
b101 k
1!
#60000
0!
#65000
b11 2
b11 T
b100 1
b100 S
b11 3
b11 U
b100 ]
b110 8
b110 a
19
b0 :
b0 b
05
0(
b101 L
b110100000000000000000000000011 K
b110100000000000000000000000011 P
b100 E
b10 C
b10 Z
b0 F
b0 ^
b101 D
b101 \
0B
1A
1O
b100 M
b100 l
b11 @
b100101001000000000000000010111 ,
b100101001000000000000000010111 g
b100101001000000000000000010111 h
b110 +
b110 f
b110 i
b110 k
1!
#70000
0!
#75000
b101 ]
1(
15
b11 :
b11 b
b0 8
b0 a
09
b10 2
b10 T
b101 1
b101 S
b10111 0
b10111 n
b10 /
b10 R
b10 m
b10111 3
b10111 U
b110 =
1<
b0 ;
b0 V
0A
0O
b0 M
b0 l
b100 @
b101 E
b11 C
b11 Z
b100 F
b100 ^
b11 D
b11 \
b110 L
b100101001000000000000000010111 K
b100101001000000000000000010111 P
b1100000000000000000000000000100 ,
b1100000000000000000000000000100 g
b1100000000000000000000000000100 h
b111 +
b111 f
b111 i
b111 k
1!
#80000
0!
#85000
b110 2
b110 T
b0 1
b0 S
b0 0
b0 n
b0 /
b0 R
b0 m
b100 3
b100 U
b110 ]
b101110 )
b101110 d
b0 :
b0 b
05
1(
b111 L
b1100000000000000000000000000100 K
b1100000000000000000000000000100 P
b110 E
b10111 H
b10111 _
b10111 C
b10111 Z
b101 F
b101 ^
b10 G
b10 D
b10 \
b0 =
0<
b11 ;
b11 V
1A
1O
b100 M
b100 l
b101 @
bx ,
bx g
bx h
b1000 +
b1000 f
b1000 i
b1000 k
1!
#90000
0!
#95000
b111 ]
16
0(
b0 )
b0 d
bx 2
bx T
bx 1
bx S
bx 0
bx n
bx /
bx R
bx m
bx .
bx p
bx -
bx Q
bx o
bx 3
bx U
b0 ;
b0 V
0A
b101 M
b101 l
b101110 N
b101110 q
b110 @
b111 E
b0 H
b0 _
b100 C
b100 Z
b0 F
b0 ^
b0 G
b110 D
b110 \
b1000 L
bx K
bx P
b1001 +
b1001 f
b1001 i
b1001 k
1!
#100000
0!
#105000
b1000 ]
06
b1001 L
b1000 E
bx J
bx `
bx H
bx _
bx C
bx Z
bx F
bx ^
bx I
bx G
bx D
bx \
1?
0O
b0 M
b0 l
b0 N
b0 q
b111 @
b1010 +
b1010 f
b1010 i
b1010 k
1!
#110000
0!
#115000
b1001 ]
0?
bx M
bx l
b1000 @
b1001 E
b1010 L
b1011 +
b1011 f
b1011 i
b1011 k
b10000 s
1!
