
===========================================================================
Clock Skew (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
1.008940 source latency mem_i0/clk1 v
-1.261342 target latency _144_/CLK ^
-0.005100 clock uncertainty
0.000000 CRPR
--------------
-0.257501 hold skew

