#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20b1e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20afbb0 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_0x20841f0 .functor NOT 1, L_0x20d9830, C4<0>, C4<0>, C4<0>;
L_0x2084860 .functor XOR 1, L_0x20d94a0, L_0x20d9570, C4<0>, C4<0>;
L_0x2084bf0 .functor XOR 1, L_0x2084860, L_0x20d96c0, C4<0>, C4<0>;
v0x20d7160_0 .net "A", 0 0, v0x20d2020_0;  1 drivers
v0x20d7220_0 .net "B", 0 0, v0x20d20c0_0;  1 drivers
v0x20d72e0_0 .net "C", 0 0, v0x20d2160_0;  1 drivers
v0x20d7380_0 .net "S", 0 0, v0x20d2200_0;  1 drivers
v0x20d74b0_0 .net "Z_dut", 0 0, v0x20d2fe0_0;  1 drivers
v0x20d75a0_0 .net "Z_ref", 0 0, L_0x20d84e0;  1 drivers
v0x20d7640_0 .net *"_ivl_10", 0 0, L_0x20d96c0;  1 drivers
v0x20d76e0_0 .net *"_ivl_12", 0 0, L_0x2084bf0;  1 drivers
v0x20d77a0_0 .net *"_ivl_2", 0 0, L_0x20d9400;  1 drivers
v0x20d7910_0 .net *"_ivl_4", 0 0, L_0x20d94a0;  1 drivers
v0x20d79f0_0 .net *"_ivl_6", 0 0, L_0x20d9570;  1 drivers
v0x20d7ad0_0 .net *"_ivl_8", 0 0, L_0x2084860;  1 drivers
v0x20d7bb0_0 .var "clk", 0 0;
v0x20d7c50_0 .net "enable", 0 0, v0x20d2390_0;  1 drivers
v0x20d7cf0_0 .var/2u "stats1", 159 0;
v0x20d7dd0_0 .var/2u "strobe", 0 0;
v0x20d7e90_0 .net "tb_match", 0 0, L_0x20d9830;  1 drivers
v0x20d8060_0 .net "tb_mismatch", 0 0, L_0x20841f0;  1 drivers
v0x20d8120_0 .net "wavedrom_enable", 0 0, v0x20d2460_0;  1 drivers
v0x20d81c0_0 .net "wavedrom_title", 511 0, v0x20d2500_0;  1 drivers
L_0x20d9400 .concat [ 1 0 0 0], L_0x20d84e0;
L_0x20d94a0 .concat [ 1 0 0 0], L_0x20d84e0;
L_0x20d9570 .concat [ 1 0 0 0], v0x20d2fe0_0;
L_0x20d96c0 .concat [ 1 0 0 0], L_0x20d84e0;
L_0x20d9830 .cmp/eeq 1, L_0x20d9400, L_0x2084bf0;
S_0x20b0220 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x20afbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x2083d20_0 .net "A", 0 0, v0x20d2020_0;  alias, 1 drivers
v0x2084010_0 .net "B", 0 0, v0x20d20c0_0;  alias, 1 drivers
v0x2084300_0 .net "C", 0 0, v0x20d2160_0;  alias, 1 drivers
v0x2084970_0 .net "S", 0 0, v0x20d2200_0;  alias, 1 drivers
v0x2084d00_0 .net "Z", 0 0, L_0x20d84e0;  alias, 1 drivers
v0x2085090_0 .net *"_ivl_0", 2 0, L_0x20d82c0;  1 drivers
v0x2085420_0 .net "clk", 0 0, v0x20d7bb0_0;  1 drivers
v0x20d1660_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
v0x20d1720_0 .var "q", 7 0;
E_0x208c980 .event posedge, v0x2085420_0;
L_0x20d82c0 .concat [ 1 1 1 0], v0x20d2160_0, v0x20d20c0_0, v0x20d2020_0;
L_0x20d84e0 .part/v v0x20d1720_0, L_0x20d82c0, 1;
S_0x20d18e0 .scope module, "stim1" "stimulus_gen" 3 118, 3 25 0, S_0x20afbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x20d2020_0 .var "A", 0 0;
v0x20d20c0_0 .var "B", 0 0;
v0x20d2160_0 .var "C", 0 0;
v0x20d2200_0 .var "S", 0 0;
v0x20d22a0_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d2390_0 .var "enable", 0 0;
v0x20d2460_0 .var "wavedrom_enable", 0 0;
v0x20d2500_0 .var "wavedrom_title", 511 0;
E_0x208ceb0/0 .event negedge, v0x2085420_0;
E_0x208ceb0/1 .event posedge, v0x2085420_0;
E_0x208ceb0 .event/or E_0x208ceb0/0, E_0x208ceb0/1;
E_0x20739f0 .event negedge, v0x2085420_0;
S_0x20d1b20 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x20d18e0;
 .timescale -12 -12;
v0x20d1d20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20d1e20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x20d18e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20d2670 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x20afbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x20d6490_0 .net "A", 0 0, v0x20d2020_0;  alias, 1 drivers
v0x20d6550_0 .net "ABC", 2 0, L_0x20d9270;  1 drivers
v0x20d6610_0 .net "B", 0 0, v0x20d20c0_0;  alias, 1 drivers
v0x20d6700_0 .net "C", 0 0, v0x20d2160_0;  alias, 1 drivers
v0x20d67f0_0 .net "Q", 7 0, L_0x20d8bd0;  1 drivers
v0x20d68e0_0 .net "S", 0 0, v0x20d2200_0;  alias, 1 drivers
v0x20d6980_0 .net "Z", 0 0, v0x20d2fe0_0;  alias, 1 drivers
L_0x7f8e72e69018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20d6a20_0 .net *"_ivl_34", 1 0, L_0x7f8e72e69018;  1 drivers
L_0x7f8e72e69060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20d6ae0_0 .net *"_ivl_39", 1 0, L_0x7f8e72e69060;  1 drivers
L_0x7f8e72e690a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20d6c50_0 .net *"_ivl_44", 1 0, L_0x7f8e72e690a8;  1 drivers
v0x20d6d30_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d6dd0_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
L_0x20d8580 .part L_0x20d8bd0, 0, 1;
L_0x20d8650 .part L_0x20d8bd0, 1, 1;
L_0x20d8720 .part L_0x20d8bd0, 2, 1;
L_0x20d87c0 .part L_0x20d8bd0, 3, 1;
L_0x20d8950 .part L_0x20d8bd0, 4, 1;
L_0x20d8a20 .part L_0x20d8bd0, 5, 1;
L_0x20d8b30 .part L_0x20d8bd0, 6, 1;
LS_0x20d8bd0_0_0 .concat8 [ 1 1 1 1], v0x20d3510_0, v0x20d3b40_0, v0x20d4150_0, v0x20d4830_0;
LS_0x20d8bd0_0_4 .concat8 [ 1 1 1 1], v0x20d4e10_0, v0x20d5420_0, v0x20d5a30_0, v0x20d61d0_0;
L_0x20d8bd0 .concat8 [ 4 4 0 0], LS_0x20d8bd0_0_0, LS_0x20d8bd0_0_4;
L_0x20d8f50 .concat [ 1 2 0 0], v0x20d2020_0, L_0x7f8e72e69018;
L_0x20d9050 .concat [ 1 2 0 0], v0x20d20c0_0, L_0x7f8e72e69060;
L_0x20d9150 .concat [ 1 2 0 0], v0x20d2160_0, L_0x7f8e72e690a8;
L_0x20d9270 .concat [ 1 1 1 0], v0x20d2160_0, v0x20d20c0_0, v0x20d2020_0;
S_0x20d2920 .scope module, "M0" "mux3x8" 4 23, 4 40 0, S_0x20d2670;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 3 "C";
    .port_info 3 /INPUT 3 "S";
    .port_info 4 /OUTPUT 1 "Z";
v0x20d2c30_0 .net "A", 2 0, L_0x20d8f50;  1 drivers
v0x20d2d30_0 .net "B", 2 0, L_0x20d9050;  1 drivers
v0x20d2e10_0 .net "C", 2 0, L_0x20d9150;  1 drivers
v0x20d2f00_0 .net "S", 2 0, L_0x20d9270;  alias, 1 drivers
v0x20d2fe0_0 .var "Z", 0 0;
E_0x20b7990 .event anyedge, v0x20d2f00_0, v0x20d2c30_0, v0x20d2d30_0, v0x20d2e10_0;
S_0x20d3190 .scope module, "U0" "dff" 4 14, 4 28 0, S_0x20d2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "enable";
v0x20d3420_0 .net "D", 0 0, v0x20d2200_0;  alias, 1 drivers
v0x20d3510_0 .var "Q", 0 0;
v0x20d35d0_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d36c0_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
S_0x20d3810 .scope module, "U1" "dff" 4 15, 4 28 0, S_0x20d2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "enable";
v0x20d3a80_0 .net "D", 0 0, L_0x20d8580;  1 drivers
v0x20d3b40_0 .var "Q", 0 0;
v0x20d3c00_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d3cd0_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
S_0x20d3e00 .scope module, "U2" "dff" 4 16, 4 28 0, S_0x20d2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "enable";
v0x20d4070_0 .net "D", 0 0, L_0x20d8650;  1 drivers
v0x20d4150_0 .var "Q", 0 0;
v0x20d4210_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d4370_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
S_0x20d4530 .scope module, "U3" "dff" 4 17, 4 28 0, S_0x20d2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "enable";
v0x20d4750_0 .net "D", 0 0, L_0x20d8720;  1 drivers
v0x20d4830_0 .var "Q", 0 0;
v0x20d48f0_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d4990_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
S_0x20d4ac0 .scope module, "U4" "dff" 4 18, 4 28 0, S_0x20d2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "enable";
v0x20d4d30_0 .net "D", 0 0, L_0x20d87c0;  1 drivers
v0x20d4e10_0 .var "Q", 0 0;
v0x20d4ed0_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d4fa0_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
S_0x20d50d0 .scope module, "U5" "dff" 4 19, 4 28 0, S_0x20d2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "enable";
v0x20d5340_0 .net "D", 0 0, L_0x20d8950;  1 drivers
v0x20d5420_0 .var "Q", 0 0;
v0x20d54e0_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d55b0_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
S_0x20d56e0 .scope module, "U6" "dff" 4 20, 4 28 0, S_0x20d2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "enable";
v0x20d5950_0 .net "D", 0 0, L_0x20d8a20;  1 drivers
v0x20d5a30_0 .var "Q", 0 0;
v0x20d5af0_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d5cd0_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
S_0x20d5f10 .scope module, "U7" "dff" 4 21, 4 28 0, S_0x20d2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /INPUT 1 "enable";
v0x20d60f0_0 .net "D", 0 0, L_0x20d8b30;  1 drivers
v0x20d61d0_0 .var "Q", 0 0;
v0x20d6290_0 .net "clk", 0 0, v0x20d7bb0_0;  alias, 1 drivers
v0x20d6360_0 .net "enable", 0 0, v0x20d2390_0;  alias, 1 drivers
S_0x20d6f90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0x20afbb0;
 .timescale -12 -12;
E_0x20b7670 .event anyedge, v0x20d7dd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20d7dd0_0;
    %nor/r;
    %assign/vec4 v0x20d7dd0_0, 0;
    %wait E_0x20b7670;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20d18e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20d2390_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20d2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d20c0_0, 0;
    %assign/vec4 v0x20d2020_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %wait E_0x20739f0;
    %wait E_0x208c980;
    %wait E_0x208c980;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20d2390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20d2390_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x20d2200_0, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20d2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d20c0_0, 0;
    %assign/vec4 v0x20d2020_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20d2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d20c0_0, 0;
    %assign/vec4 v0x20d2020_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20d2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d20c0_0, 0;
    %assign/vec4 v0x20d2020_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20d2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d20c0_0, 0;
    %assign/vec4 v0x20d2020_0, 0;
    %wait E_0x208c980;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20d2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d20c0_0, 0;
    %assign/vec4 v0x20d2020_0, 0;
    %wait E_0x20739f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20d1e20;
    %join;
    %pushi/vec4 500, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x208ceb0;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d20c0_0, 0;
    %assign/vec4 v0x20d2020_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x20d2390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x20b0220;
T_4 ;
    %wait E_0x208c980;
    %load/vec4 v0x20d1660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x20d1720_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x2084970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x20d1720_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20d3190;
T_5 ;
    %wait E_0x208c980;
    %load/vec4 v0x20d36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x20d3420_0;
    %assign/vec4 v0x20d3510_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x20d3810;
T_6 ;
    %wait E_0x208c980;
    %load/vec4 v0x20d3cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x20d3a80_0;
    %assign/vec4 v0x20d3b40_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x20d3e00;
T_7 ;
    %wait E_0x208c980;
    %load/vec4 v0x20d4370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x20d4070_0;
    %assign/vec4 v0x20d4150_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x20d4530;
T_8 ;
    %wait E_0x208c980;
    %load/vec4 v0x20d4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20d4750_0;
    %assign/vec4 v0x20d4830_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x20d4ac0;
T_9 ;
    %wait E_0x208c980;
    %load/vec4 v0x20d4fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x20d4d30_0;
    %assign/vec4 v0x20d4e10_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x20d50d0;
T_10 ;
    %wait E_0x208c980;
    %load/vec4 v0x20d55b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20d5340_0;
    %assign/vec4 v0x20d5420_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x20d56e0;
T_11 ;
    %wait E_0x208c980;
    %load/vec4 v0x20d5cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x20d5950_0;
    %assign/vec4 v0x20d5a30_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x20d5f10;
T_12 ;
    %wait E_0x208c980;
    %load/vec4 v0x20d6360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x20d60f0_0;
    %assign/vec4 v0x20d61d0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x20d2920;
T_13 ;
    %wait E_0x20b7990;
    %load/vec4 v0x20d2f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.0 ;
    %load/vec4 v0x20d2c30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x20d2fe0_0, 0;
    %jmp T_13.8;
T_13.1 ;
    %load/vec4 v0x20d2c30_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x20d2fe0_0, 0;
    %jmp T_13.8;
T_13.2 ;
    %load/vec4 v0x20d2c30_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x20d2fe0_0, 0;
    %jmp T_13.8;
T_13.3 ;
    %load/vec4 v0x20d2d30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x20d2fe0_0, 0;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0x20d2d30_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x20d2fe0_0, 0;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0x20d2d30_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x20d2fe0_0, 0;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0x20d2e10_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x20d2fe0_0, 0;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x20d2e10_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x20d2fe0_0, 0;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x20afbb0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d7bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d7dd0_0, 0, 1;
    %end;
    .thread T_14, $init;
    .scope S_0x20afbb0;
T_15 ;
T_15.0 ;
    %delay 5, 0;
    %load/vec4 v0x20d7bb0_0;
    %inv;
    %store/vec4 v0x20d7bb0_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x20afbb0;
T_16 ;
    %vpi_call/w 3 110 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 111 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20d22a0_0, v0x20d8060_0, v0x20d7bb0_0, v0x20d7c50_0, v0x20d7380_0, v0x20d7160_0, v0x20d7220_0, v0x20d72e0_0, v0x20d75a0_0, v0x20d74b0_0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x20afbb0;
T_17 ;
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_17.1;
T_17.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "Z" {0 0 0};
T_17.1 ;
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_17, $final;
    .scope S_0x20afbb0;
T_18 ;
    %wait E_0x208ceb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d7cf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d7cf0_0, 4, 32;
    %load/vec4 v0x20d7e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d7cf0_0, 4, 32;
T_18.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d7cf0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d7cf0_0, 4, 32;
T_18.0 ;
    %load/vec4 v0x20d75a0_0;
    %load/vec4 v0x20d75a0_0;
    %load/vec4 v0x20d74b0_0;
    %xor;
    %load/vec4 v0x20d75a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_18.4, 6;
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d7cf0_0, 4, 32;
T_18.6 ;
    %load/vec4 v0x20d7cf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d7cf0_0, 4, 32;
T_18.4 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q12/ece241_2013_q12_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q12/iter0/response29/top_module.sv";
