Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Sun Apr  9 14:40:10 2023
| Host             : Iridescent-zlc running 64-bit major release  (build 9200)
| Command          : report_power -file sys_design_wrapper_power_routed.rpt -pb sys_design_wrapper_power_summary_routed.pb -rpx sys_design_wrapper_power_routed.rpx
| Design           : sys_design_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.064        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.906        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.2         |
| Junction Temperature (C) | 48.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.108 |        8 |       --- |             --- |
| Slice Logic              |     0.094 |    67396 |       --- |             --- |
|   LUT as Logic           |     0.084 |    26986 |     53200 |           50.73 |
|   CARRY4                 |     0.005 |     1527 |     13300 |           11.48 |
|   Register               |     0.004 |    28151 |    106400 |           26.46 |
|   LUT as Shift Register  |    <0.001 |      907 |     17400 |            5.21 |
|   LUT as Distributed RAM |    <0.001 |      476 |     17400 |            2.74 |
|   F7/F8 Muxes            |    <0.001 |      543 |     53200 |            1.02 |
|   Others                 |     0.000 |     2767 |       --- |             --- |
| Signals                  |     0.109 |    50643 |       --- |             --- |
| Block RAM                |     0.078 |       58 |       140 |           41.43 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| DSPs                     |     0.019 |       41 |       220 |           18.64 |
| I/O                      |     0.143 |       24 |       125 |           19.20 |
| PS7                      |     1.248 |        1 |       --- |             --- |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     2.064 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.425 |       0.405 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.076 |       0.059 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.011 |       0.006 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.683 |       0.648 |      0.035 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.025 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+---------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                        | Constraint (ns) |
+------------------------+---------------------------------------------------------------+-----------------+
| I                      | sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                |             2.0 |
| axi_dynclk_0_PXL_CLK_O | sys_design_i/axi_dynclk_0/U0/PXL_CLK_O                        |            10.0 |
| cam_pclk               | cmos_pclk                                                     |            41.6 |
| clk_fpga_0             | sys_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1             | sys_design_i/processing_system7_0/inst/FCLK_CLK1              |            41.7 |
| mmcm_fbclk_out         | sys_design_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
+------------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| sys_design_wrapper       |     1.906 |
|   emio_sccb_tri_iobuf_0  |     0.004 |
|   emio_sccb_tri_iobuf_1  |     0.004 |
|   sys_design_i           |     1.895 |
|     CAL_Hu_0             |     0.204 |
|       inst               |     0.204 |
|     DVI_Transmitter_0    |     0.134 |
|       inst               |     0.134 |
|     axi_bram_ctrl_0      |     0.001 |
|       U0                 |     0.001 |
|     axi_dynclk_0         |     0.110 |
|       U0                 |     0.110 |
|     axi_smc              |     0.025 |
|       inst               |     0.025 |
|     axi_vdma_0           |     0.026 |
|       U0                 |     0.026 |
|     blk_mem_gen_0        |     0.002 |
|       U0                 |     0.002 |
|     color_analysis_0     |     0.083 |
|       inst               |     0.083 |
|     processing_system7_0 |     1.249 |
|       inst               |     1.249 |
|     ps7_0_axi_periph     |     0.021 |
|       m00_couplers       |     0.003 |
|       m01_couplers       |     0.002 |
|       m02_couplers       |     0.002 |
|       m03_couplers       |     0.003 |
|       m05_couplers       |     0.003 |
|       m06_couplers       |     0.002 |
|       m07_couplers       |     0.002 |
|       xbar               |     0.003 |
|     test_Hu_0            |     0.019 |
|       inst               |     0.019 |
|     v_axi4s_vid_out_0    |     0.004 |
|       inst               |     0.004 |
|     v_tc_0               |     0.015 |
|       U0                 |     0.015 |
|     v_vid_in_axi4s_0     |     0.002 |
|       inst               |     0.002 |
+--------------------------+-----------+


