0.7
2020.2
Dec 14 2023
13:13:15
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.sim/sim_1/behav/xsim/glbl.v,1722924576,verilog,,,,glbl,,,,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sim_1/imports/verilog/float_cpu00.t.v,1722929288,verilog,,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v,cpuTest,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v,1722924577,verilog,,,,structuralFullAdder,,,,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v,1722924577,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/adder_1bit.v,ALU;ALU_slice;ALU_slice_MSB;ALUcontrolLUT;multiplexer,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/cpu.v,1722929793,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/memory.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/lshift2.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/dff.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v,cpu,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/decoders.v,1722924577,verilog,,,,decoder1to32,,,,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/dff.v,1722924577,verilog,,,,programCounter,,,,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v,1722924577,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/alu.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v,coprocessor1,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v,1722924577,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v,,instructionDecoder,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/lshift2.v,1722924577,verilog,,,,lshift28;lshift32,,,,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/memory.v,1722929704,verilog,,,,memory,,,,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/multiplier.v,1722924577,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v,,multiply,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v,1722924577,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v,,mux2to1by1;mux2to1by32;mux2to1by5;mux2to1by8;mux4to1by32;mux4to1by5;mux8to1by32,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/regfile.v,1722924577,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/mux.v;C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/decoders.v,fpuregfile;regfile,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/register.v,1722924577,verilog,,,,register32;register32zero,,,,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/signextend.v,1722924577,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v,,signExtend;signExtendFloat,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/subtractor.v,1722924577,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v,,Subtractor,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sources_1/imports/verilog/variableShifter.v,1722924578,verilog,,C:/Users/Louie/Desktop/Files Y3 Term 3/LBYCPD3/project_fpu/project_fpu.srcs/sim_1/imports/verilog/float_cpu00.t.v,,lShiftOne;normalizer;variableShifter,,,../../../../project_fpu.srcs/sources_1/imports/verilog,,,,,
