
[Ver1]GraduationThesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011bbc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000cad0  08011e60  08011e60  00012e60  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e930  0801e930  0001f930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801e938  0801e938  0001f938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801e93c  0801e93c  0001f93c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00001468  24000000  0801e940  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0005907c  24001480  0801fda8  00021480  2**5
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  00022000  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00021468  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023096  00000000  00000000  00021496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000525e  00000000  00000000  0004452c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016d8  00000000  00000000  00049790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000107a  00000000  00000000  0004ae68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003cf6c  00000000  00000000  0004bee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000255fb  00000000  00000000  00088e4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00175d16  00000000  00000000  000ae449  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b8  00000000  00000000  0022415f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000070c4  00000000  00000000  00224218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005a  00000000  00000000  0022b2dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    000038ef  00000000  00000000  0022b336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 000000a8  00000000  00000000  0022ec25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24001480 	.word	0x24001480
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011e44 	.word	0x08011e44

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24001484 	.word	0x24001484
 80002dc:	08011e44 	.word	0x08011e44

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_drsub>:
 8000380:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	e002      	b.n	800038c <__adddf3>
 8000386:	bf00      	nop

08000388 <__aeabi_dsub>:
 8000388:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800038c <__adddf3>:
 800038c:	b530      	push	{r4, r5, lr}
 800038e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000392:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	bf1f      	itttt	ne
 80003a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003b2:	f000 80e2 	beq.w	800057a <__adddf3+0x1ee>
 80003b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003be:	bfb8      	it	lt
 80003c0:	426d      	neglt	r5, r5
 80003c2:	dd0c      	ble.n	80003de <__adddf3+0x52>
 80003c4:	442c      	add	r4, r5
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	ea82 0000 	eor.w	r0, r2, r0
 80003d2:	ea83 0101 	eor.w	r1, r3, r1
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	2d36      	cmp	r5, #54	@ 0x36
 80003e0:	bf88      	it	hi
 80003e2:	bd30      	pophi	{r4, r5, pc}
 80003e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003f4:	d002      	beq.n	80003fc <__adddf3+0x70>
 80003f6:	4240      	negs	r0, r0
 80003f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000400:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000404:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000408:	d002      	beq.n	8000410 <__adddf3+0x84>
 800040a:	4252      	negs	r2, r2
 800040c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000410:	ea94 0f05 	teq	r4, r5
 8000414:	f000 80a7 	beq.w	8000566 <__adddf3+0x1da>
 8000418:	f1a4 0401 	sub.w	r4, r4, #1
 800041c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000420:	db0d      	blt.n	800043e <__adddf3+0xb2>
 8000422:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000426:	fa22 f205 	lsr.w	r2, r2, r5
 800042a:	1880      	adds	r0, r0, r2
 800042c:	f141 0100 	adc.w	r1, r1, #0
 8000430:	fa03 f20e 	lsl.w	r2, r3, lr
 8000434:	1880      	adds	r0, r0, r2
 8000436:	fa43 f305 	asr.w	r3, r3, r5
 800043a:	4159      	adcs	r1, r3
 800043c:	e00e      	b.n	800045c <__adddf3+0xd0>
 800043e:	f1a5 0520 	sub.w	r5, r5, #32
 8000442:	f10e 0e20 	add.w	lr, lr, #32
 8000446:	2a01      	cmp	r2, #1
 8000448:	fa03 fc0e 	lsl.w	ip, r3, lr
 800044c:	bf28      	it	cs
 800044e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000452:	fa43 f305 	asr.w	r3, r3, r5
 8000456:	18c0      	adds	r0, r0, r3
 8000458:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	d507      	bpl.n	8000472 <__adddf3+0xe6>
 8000462:	f04f 0e00 	mov.w	lr, #0
 8000466:	f1dc 0c00 	rsbs	ip, ip, #0
 800046a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800046e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000472:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000476:	d31b      	bcc.n	80004b0 <__adddf3+0x124>
 8000478:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800047c:	d30c      	bcc.n	8000498 <__adddf3+0x10c>
 800047e:	0849      	lsrs	r1, r1, #1
 8000480:	ea5f 0030 	movs.w	r0, r0, rrx
 8000484:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000488:	f104 0401 	add.w	r4, r4, #1
 800048c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000490:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000494:	f080 809a 	bcs.w	80005cc <__adddf3+0x240>
 8000498:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800049c:	bf08      	it	eq
 800049e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004a2:	f150 0000 	adcs.w	r0, r0, #0
 80004a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004aa:	ea41 0105 	orr.w	r1, r1, r5
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004b4:	4140      	adcs	r0, r0
 80004b6:	eb41 0101 	adc.w	r1, r1, r1
 80004ba:	3c01      	subs	r4, #1
 80004bc:	bf28      	it	cs
 80004be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004c2:	d2e9      	bcs.n	8000498 <__adddf3+0x10c>
 80004c4:	f091 0f00 	teq	r1, #0
 80004c8:	bf04      	itt	eq
 80004ca:	4601      	moveq	r1, r0
 80004cc:	2000      	moveq	r0, #0
 80004ce:	fab1 f381 	clz	r3, r1
 80004d2:	bf08      	it	eq
 80004d4:	3320      	addeq	r3, #32
 80004d6:	f1a3 030b 	sub.w	r3, r3, #11
 80004da:	f1b3 0220 	subs.w	r2, r3, #32
 80004de:	da0c      	bge.n	80004fa <__adddf3+0x16e>
 80004e0:	320c      	adds	r2, #12
 80004e2:	dd08      	ble.n	80004f6 <__adddf3+0x16a>
 80004e4:	f102 0c14 	add.w	ip, r2, #20
 80004e8:	f1c2 020c 	rsb	r2, r2, #12
 80004ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80004f0:	fa21 f102 	lsr.w	r1, r1, r2
 80004f4:	e00c      	b.n	8000510 <__adddf3+0x184>
 80004f6:	f102 0214 	add.w	r2, r2, #20
 80004fa:	bfd8      	it	le
 80004fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000500:	fa01 f102 	lsl.w	r1, r1, r2
 8000504:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000508:	bfdc      	itt	le
 800050a:	ea41 010c 	orrle.w	r1, r1, ip
 800050e:	4090      	lslle	r0, r2
 8000510:	1ae4      	subs	r4, r4, r3
 8000512:	bfa2      	ittt	ge
 8000514:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000518:	4329      	orrge	r1, r5
 800051a:	bd30      	popge	{r4, r5, pc}
 800051c:	ea6f 0404 	mvn.w	r4, r4
 8000520:	3c1f      	subs	r4, #31
 8000522:	da1c      	bge.n	800055e <__adddf3+0x1d2>
 8000524:	340c      	adds	r4, #12
 8000526:	dc0e      	bgt.n	8000546 <__adddf3+0x1ba>
 8000528:	f104 0414 	add.w	r4, r4, #20
 800052c:	f1c4 0220 	rsb	r2, r4, #32
 8000530:	fa20 f004 	lsr.w	r0, r0, r4
 8000534:	fa01 f302 	lsl.w	r3, r1, r2
 8000538:	ea40 0003 	orr.w	r0, r0, r3
 800053c:	fa21 f304 	lsr.w	r3, r1, r4
 8000540:	ea45 0103 	orr.w	r1, r5, r3
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f1c4 040c 	rsb	r4, r4, #12
 800054a:	f1c4 0220 	rsb	r2, r4, #32
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 f304 	lsl.w	r3, r1, r4
 8000556:	ea40 0003 	orr.w	r0, r0, r3
 800055a:	4629      	mov	r1, r5
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	fa21 f004 	lsr.w	r0, r1, r4
 8000562:	4629      	mov	r1, r5
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f094 0f00 	teq	r4, #0
 800056a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800056e:	bf06      	itte	eq
 8000570:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000574:	3401      	addeq	r4, #1
 8000576:	3d01      	subne	r5, #1
 8000578:	e74e      	b.n	8000418 <__adddf3+0x8c>
 800057a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800057e:	bf18      	it	ne
 8000580:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000584:	d029      	beq.n	80005da <__adddf3+0x24e>
 8000586:	ea94 0f05 	teq	r4, r5
 800058a:	bf08      	it	eq
 800058c:	ea90 0f02 	teqeq	r0, r2
 8000590:	d005      	beq.n	800059e <__adddf3+0x212>
 8000592:	ea54 0c00 	orrs.w	ip, r4, r0
 8000596:	bf04      	itt	eq
 8000598:	4619      	moveq	r1, r3
 800059a:	4610      	moveq	r0, r2
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	ea91 0f03 	teq	r1, r3
 80005a2:	bf1e      	ittt	ne
 80005a4:	2100      	movne	r1, #0
 80005a6:	2000      	movne	r0, #0
 80005a8:	bd30      	popne	{r4, r5, pc}
 80005aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ae:	d105      	bne.n	80005bc <__adddf3+0x230>
 80005b0:	0040      	lsls	r0, r0, #1
 80005b2:	4149      	adcs	r1, r1
 80005b4:	bf28      	it	cs
 80005b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ba:	bd30      	pop	{r4, r5, pc}
 80005bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005c0:	bf3c      	itt	cc
 80005c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005c6:	bd30      	popcc	{r4, r5, pc}
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005d4:	f04f 0000 	mov.w	r0, #0
 80005d8:	bd30      	pop	{r4, r5, pc}
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf1a      	itte	ne
 80005e0:	4619      	movne	r1, r3
 80005e2:	4610      	movne	r0, r2
 80005e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005e8:	bf1c      	itt	ne
 80005ea:	460b      	movne	r3, r1
 80005ec:	4602      	movne	r2, r0
 80005ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005f2:	bf06      	itte	eq
 80005f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005f8:	ea91 0f03 	teqeq	r1, r3
 80005fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	bf00      	nop

08000604 <__aeabi_ui2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f04f 0500 	mov.w	r5, #0
 800061c:	f04f 0100 	mov.w	r1, #0
 8000620:	e750      	b.n	80004c4 <__adddf3+0x138>
 8000622:	bf00      	nop

08000624 <__aeabi_i2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800063c:	bf48      	it	mi
 800063e:	4240      	negmi	r0, r0
 8000640:	f04f 0100 	mov.w	r1, #0
 8000644:	e73e      	b.n	80004c4 <__adddf3+0x138>
 8000646:	bf00      	nop

08000648 <__aeabi_f2d>:
 8000648:	0042      	lsls	r2, r0, #1
 800064a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800064e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000652:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000656:	bf1f      	itttt	ne
 8000658:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800065c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000660:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000664:	4770      	bxne	lr
 8000666:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800066a:	bf08      	it	eq
 800066c:	4770      	bxeq	lr
 800066e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000672:	bf04      	itt	eq
 8000674:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000678:	4770      	bxeq	lr
 800067a:	b530      	push	{r4, r5, lr}
 800067c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000680:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000688:	e71c      	b.n	80004c4 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_ul2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	e00a      	b.n	80006b2 <__aeabi_l2d+0x16>

0800069c <__aeabi_l2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006aa:	d502      	bpl.n	80006b2 <__aeabi_l2d+0x16>
 80006ac:	4240      	negs	r0, r0
 80006ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006be:	f43f aed8 	beq.w	8000472 <__adddf3+0xe6>
 80006c2:	f04f 0203 	mov.w	r2, #3
 80006c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ca:	bf18      	it	ne
 80006cc:	3203      	addne	r2, #3
 80006ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006d2:	bf18      	it	ne
 80006d4:	3203      	addne	r2, #3
 80006d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006da:	f1c2 0320 	rsb	r3, r2, #32
 80006de:	fa00 fc03 	lsl.w	ip, r0, r3
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ea:	ea40 000e 	orr.w	r0, r0, lr
 80006ee:	fa21 f102 	lsr.w	r1, r1, r2
 80006f2:	4414      	add	r4, r2
 80006f4:	e6bd      	b.n	8000472 <__adddf3+0xe6>
 80006f6:	bf00      	nop

080006f8 <__aeabi_d2lz>:
 80006f8:	b508      	push	{r3, lr}
 80006fa:	4602      	mov	r2, r0
 80006fc:	460b      	mov	r3, r1
 80006fe:	ec43 2b17 	vmov	d7, r2, r3
 8000702:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800070a:	d403      	bmi.n	8000714 <__aeabi_d2lz+0x1c>
 800070c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000710:	f000 b80a 	b.w	8000728 <__aeabi_d2ulz>
 8000714:	eeb1 7b47 	vneg.f64	d7, d7
 8000718:	ec51 0b17 	vmov	r0, r1, d7
 800071c:	f000 f804 	bl	8000728 <__aeabi_d2ulz>
 8000720:	4240      	negs	r0, r0
 8000722:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000726:	bd08      	pop	{r3, pc}

08000728 <__aeabi_d2ulz>:
 8000728:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000758 <__aeabi_d2ulz+0x30>
 800072c:	ec41 0b17 	vmov	d7, r0, r1
 8000730:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8000760 <__aeabi_d2ulz+0x38>
 8000734:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000738:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800073c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000740:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000744:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000748:	ee16 1a10 	vmov	r1, s12
 800074c:	ee17 0a90 	vmov	r0, s15
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	f3af 8000 	nop.w
 8000758:	00000000 	.word	0x00000000
 800075c:	3df00000 	.word	0x3df00000
 8000760:	00000000 	.word	0x00000000
 8000764:	41f00000 	.word	0x41f00000

08000768 <StartAudioCapture>:
#define AUDIO_BUFFER_SIZE 10010  // ~5s @ 2000Hz
int16_t audio_buffer[AUDIO_BUFFER_SIZE];
volatile uint8_t audio_ready = 0;
float32_t mfcc_features[39 * 333];

void StartAudioCapture(void) {
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
    HAL_I2S_Receive_DMA(&hi2s1, (uint16_t*)audio_buffer, AUDIO_BUFFER_SIZE);
 800076c:	f242 721a 	movw	r2, #10010	@ 0x271a
 8000770:	4902      	ldr	r1, [pc, #8]	@ (800077c <StartAudioCapture+0x14>)
 8000772:	4803      	ldr	r0, [pc, #12]	@ (8000780 <StartAudioCapture+0x18>)
 8000774:	f002 fb9c 	bl	8002eb0 <HAL_I2S_Receive_DMA>
}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}
 800077c:	2400149c 	.word	0x2400149c
 8000780:	24012dc0 	.word	0x24012dc0

08000784 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    audio_ready = 1;  // Buffer đầy, sẵn sàng process
 800078c:	4b04      	ldr	r3, [pc, #16]	@ (80007a0 <HAL_I2S_RxCpltCallback+0x1c>)
 800078e:	2201      	movs	r2, #1
 8000790:	701a      	strb	r2, [r3, #0]
}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	240062d0 	.word	0x240062d0

080007a4 <ProcessAudioIfReady>:

void ProcessAudioIfReady(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
    if (audio_ready)
 80007a8:	4b0d      	ldr	r3, [pc, #52]	@ (80007e0 <ProcessAudioIfReady+0x3c>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d013      	beq.n	80007da <ProcessAudioIfReady+0x36>
    {
        audio_ready = 0;
 80007b2:	4b0b      	ldr	r3, [pc, #44]	@ (80007e0 <ProcessAudioIfReady+0x3c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	701a      	strb	r2, [r3, #0]

        // Tính MFCC + deltas
        AudioPreprocessing_Run(audio_buffer, mfcc_features, AUDIO_BUFFER_SIZE);
 80007b8:	f242 721a 	movw	r2, #10010	@ 0x271a
 80007bc:	4909      	ldr	r1, [pc, #36]	@ (80007e4 <ProcessAudioIfReady+0x40>)
 80007be:	480a      	ldr	r0, [pc, #40]	@ (80007e8 <ProcessAudioIfReady+0x44>)
 80007c0:	f000 fa6c 	bl	8000c9c <AudioPreprocessing_Run>

        // Chuyển tiếp cho AI
        extern float32_t mfcc_final_features[39 * 333];
        memcpy(mfcc_final_features, mfcc_features, sizeof(mfcc_features));
 80007c4:	4a09      	ldr	r2, [pc, #36]	@ (80007ec <ProcessAudioIfReady+0x48>)
 80007c6:	4b07      	ldr	r3, [pc, #28]	@ (80007e4 <ProcessAudioIfReady+0x40>)
 80007c8:	4610      	mov	r0, r2
 80007ca:	4619      	mov	r1, r3
 80007cc:	f64c 23ec 	movw	r3, #51948	@ 0xcaec
 80007d0:	461a      	mov	r2, r3
 80007d2:	f00e fd14 	bl	800f1fe <memcpy>

        MX_X_CUBE_AI_Process();   // → inference & bật LED nếu abnormal
 80007d6:	f009 fcc1 	bl	800a15c <MX_X_CUBE_AI_Process>
    }
}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	240062d0 	.word	0x240062d0
 80007e4:	240062d4 	.word	0x240062d4
 80007e8:	2400149c 	.word	0x2400149c
 80007ec:	24013050 	.word	0x24013050

080007f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80007f6:	f000 fa1f 	bl	8000c38 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80007fa:	4b3c      	ldr	r3, [pc, #240]	@ (80008ec <main+0xfc>)
 80007fc:	695b      	ldr	r3, [r3, #20]
 80007fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000802:	2b00      	cmp	r3, #0
 8000804:	d11b      	bne.n	800083e <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000806:	f3bf 8f4f 	dsb	sy
}
 800080a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800080c:	f3bf 8f6f 	isb	sy
}
 8000810:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000812:	4b36      	ldr	r3, [pc, #216]	@ (80008ec <main+0xfc>)
 8000814:	2200      	movs	r2, #0
 8000816:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800081a:	f3bf 8f4f 	dsb	sy
}
 800081e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000820:	f3bf 8f6f 	isb	sy
}
 8000824:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000826:	4b31      	ldr	r3, [pc, #196]	@ (80008ec <main+0xfc>)
 8000828:	695b      	ldr	r3, [r3, #20]
 800082a:	4a30      	ldr	r2, [pc, #192]	@ (80008ec <main+0xfc>)
 800082c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000830:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000832:	f3bf 8f4f 	dsb	sy
}
 8000836:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000838:	f3bf 8f6f 	isb	sy
}
 800083c:	e000      	b.n	8000840 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800083e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000840:	4b2a      	ldr	r3, [pc, #168]	@ (80008ec <main+0xfc>)
 8000842:	695b      	ldr	r3, [r3, #20]
 8000844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000848:	2b00      	cmp	r3, #0
 800084a:	d138      	bne.n	80008be <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800084c:	4b27      	ldr	r3, [pc, #156]	@ (80008ec <main+0xfc>)
 800084e:	2200      	movs	r2, #0
 8000850:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000854:	f3bf 8f4f 	dsb	sy
}
 8000858:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800085a:	4b24      	ldr	r3, [pc, #144]	@ (80008ec <main+0xfc>)
 800085c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000860:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	0b5b      	lsrs	r3, r3, #13
 8000866:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800086a:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	08db      	lsrs	r3, r3, #3
 8000870:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000874:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000876:	68bb      	ldr	r3, [r7, #8]
 8000878:	015a      	lsls	r2, r3, #5
 800087a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800087e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000880:	687a      	ldr	r2, [r7, #4]
 8000882:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000884:	4919      	ldr	r1, [pc, #100]	@ (80008ec <main+0xfc>)
 8000886:	4313      	orrs	r3, r2
 8000888:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	1e5a      	subs	r2, r3, #1
 8000890:	607a      	str	r2, [r7, #4]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d1ef      	bne.n	8000876 <main+0x86>
    } while(sets-- != 0U);
 8000896:	68bb      	ldr	r3, [r7, #8]
 8000898:	1e5a      	subs	r2, r3, #1
 800089a:	60ba      	str	r2, [r7, #8]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d1e5      	bne.n	800086c <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 80008a0:	f3bf 8f4f 	dsb	sy
}
 80008a4:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80008a6:	4b11      	ldr	r3, [pc, #68]	@ (80008ec <main+0xfc>)
 80008a8:	695b      	ldr	r3, [r3, #20]
 80008aa:	4a10      	ldr	r2, [pc, #64]	@ (80008ec <main+0xfc>)
 80008ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80008b0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80008b2:	f3bf 8f4f 	dsb	sy
}
 80008b6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008b8:	f3bf 8f6f 	isb	sy
}
 80008bc:	e000      	b.n	80008c0 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80008be:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c0:	f001 f994 	bl	8001bec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c4:	f000 f814 	bl	80008f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c8:	f000 f94e 	bl	8000b68 <MX_GPIO_Init>
  MX_I2S1_Init();
 80008cc:	f000 f88c 	bl	80009e8 <MX_I2S1_Init>
  MX_SDMMC1_SD_Init();
 80008d0:	f000 f8bc 	bl	8000a4c <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80008d4:	f009 f89e 	bl	8009a14 <MX_FATFS_Init>
  MX_TIM2_Init();
 80008d8:	f000 f8d6 	bl	8000a88 <MX_TIM2_Init>
  MX_X_CUBE_AI_Init();
 80008dc:	f009 fc28 	bl	800a130 <MX_X_CUBE_AI_Init>
  StartAudioCapture();
 80008e0:	f7ff ff42 	bl	8000768 <StartAudioCapture>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ProcessAudioIfReady();
 80008e4:	f7ff ff5e 	bl	80007a4 <ProcessAudioIfReady>
 80008e8:	e7fc      	b.n	80008e4 <main+0xf4>
 80008ea:	bf00      	nop
 80008ec:	e000ed00 	.word	0xe000ed00

080008f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b09c      	sub	sp, #112	@ 0x70
 80008f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008fa:	224c      	movs	r2, #76	@ 0x4c
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f00e fbf2 	bl	800f0e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000904:	1d3b      	adds	r3, r7, #4
 8000906:	2220      	movs	r2, #32
 8000908:	2100      	movs	r1, #0
 800090a:	4618      	mov	r0, r3
 800090c:	f00e fbec 	bl	800f0e8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000910:	2002      	movs	r0, #2
 8000912:	f002 fbd9 	bl	80030c8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000916:	2300      	movs	r3, #0
 8000918:	603b      	str	r3, [r7, #0]
 800091a:	4b31      	ldr	r3, [pc, #196]	@ (80009e0 <SystemClock_Config+0xf0>)
 800091c:	699b      	ldr	r3, [r3, #24]
 800091e:	4a30      	ldr	r2, [pc, #192]	@ (80009e0 <SystemClock_Config+0xf0>)
 8000920:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000924:	6193      	str	r3, [r2, #24]
 8000926:	4b2e      	ldr	r3, [pc, #184]	@ (80009e0 <SystemClock_Config+0xf0>)
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800092e:	603b      	str	r3, [r7, #0]
 8000930:	4b2c      	ldr	r3, [pc, #176]	@ (80009e4 <SystemClock_Config+0xf4>)
 8000932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000934:	4a2b      	ldr	r2, [pc, #172]	@ (80009e4 <SystemClock_Config+0xf4>)
 8000936:	f043 0301 	orr.w	r3, r3, #1
 800093a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800093c:	4b29      	ldr	r3, [pc, #164]	@ (80009e4 <SystemClock_Config+0xf4>)
 800093e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	603b      	str	r3, [r7, #0]
 8000946:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000948:	bf00      	nop
 800094a:	4b25      	ldr	r3, [pc, #148]	@ (80009e0 <SystemClock_Config+0xf0>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000952:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000956:	d1f8      	bne.n	800094a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000958:	2301      	movs	r3, #1
 800095a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800095c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000962:	2302      	movs	r3, #2
 8000964:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000966:	2302      	movs	r3, #2
 8000968:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 13;
 800096a:	230d      	movs	r3, #13
 800096c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 480;
 800096e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000972:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000974:	2302      	movs	r3, #2
 8000976:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8000978:	2314      	movs	r3, #20
 800097a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800097c:	2302      	movs	r3, #2
 800097e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000980:	2304      	movs	r3, #4
 8000982:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000984:	2300      	movs	r3, #0
 8000986:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800098c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000990:	4618      	mov	r0, r3
 8000992:	f002 fbd3 	bl	800313c <HAL_RCC_OscConfig>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800099c:	f000 f978 	bl	8000c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009a0:	233f      	movs	r3, #63	@ 0x3f
 80009a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009a4:	2303      	movs	r3, #3
 80009a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009a8:	2300      	movs	r3, #0
 80009aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009ac:	2308      	movs	r3, #8
 80009ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80009b0:	2340      	movs	r3, #64	@ 0x40
 80009b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009b4:	2340      	movs	r3, #64	@ 0x40
 80009b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80009b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80009be:	2340      	movs	r3, #64	@ 0x40
 80009c0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	2104      	movs	r1, #4
 80009c6:	4618      	mov	r0, r3
 80009c8:	f003 f812 	bl	80039f0 <HAL_RCC_ClockConfig>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80009d2:	f000 f95d 	bl	8000c90 <Error_Handler>
  }
}
 80009d6:	bf00      	nop
 80009d8:	3770      	adds	r7, #112	@ 0x70
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	58024800 	.word	0x58024800
 80009e4:	58000400 	.word	0x58000400

080009e8 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 80009ec:	4b15      	ldr	r3, [pc, #84]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 80009ee:	4a16      	ldr	r2, [pc, #88]	@ (8000a48 <MX_I2S1_Init+0x60>)
 80009f0:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 80009f2:	4b14      	ldr	r3, [pc, #80]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 80009f4:	2206      	movs	r2, #6
 80009f6:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 80009f8:	4b12      	ldr	r3, [pc, #72]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 80009fe:	4b11      	ldr	r3, [pc, #68]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000a04:	4b0f      	ldr	r3, [pc, #60]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 8000a0c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000a10:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8000a12:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000a18:	4b0a      	ldr	r3, [pc, #40]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000a1e:	4b09      	ldr	r3, [pc, #36]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000a24:	4b07      	ldr	r3, [pc, #28]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000a2a:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000a30:	4804      	ldr	r0, [pc, #16]	@ (8000a44 <MX_I2S1_Init+0x5c>)
 8000a32:	f002 f91b 	bl	8002c6c <HAL_I2S_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_I2S1_Init+0x58>
  {
    Error_Handler();
 8000a3c:	f000 f928 	bl	8000c90 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000a40:	bf00      	nop
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	24012dc0 	.word	0x24012dc0
 8000a48:	40013000 	.word	0x40013000

08000a4c <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000a50:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <MX_SDMMC1_SD_Init+0x34>)
 8000a52:	4a0c      	ldr	r2, [pc, #48]	@ (8000a84 <MX_SDMMC1_SD_Init+0x38>)
 8000a54:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000a56:	4b0a      	ldr	r3, [pc, #40]	@ (8000a80 <MX_SDMMC1_SD_Init+0x34>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000a5c:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <MX_SDMMC1_SD_Init+0x34>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000a62:	4b07      	ldr	r3, [pc, #28]	@ (8000a80 <MX_SDMMC1_SD_Init+0x34>)
 8000a64:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a68:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000a6a:	4b05      	ldr	r3, [pc, #20]	@ (8000a80 <MX_SDMMC1_SD_Init+0x34>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 4;
 8000a70:	4b03      	ldr	r3, [pc, #12]	@ (8000a80 <MX_SDMMC1_SD_Init+0x34>)
 8000a72:	2204      	movs	r2, #4
 8000a74:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	24012e14 	.word	0x24012e14
 8000a84:	52007000 	.word	0x52007000

08000a88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08a      	sub	sp, #40	@ 0x28
 8000a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a8e:	f107 031c 	add.w	r3, r7, #28
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a9a:	463b      	mov	r3, r7
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
 8000aa8:	615a      	str	r2, [r3, #20]
 8000aaa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000aac:	4b2d      	ldr	r3, [pc, #180]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000aae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ab2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 479;
 8000ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000ab6:	f240 12df 	movw	r2, #479	@ 0x1df
 8000aba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000abc:	4b29      	ldr	r3, [pc, #164]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000ac2:	4b28      	ldr	r3, [pc, #160]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aca:	4b26      	ldr	r3, [pc, #152]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad0:	4b24      	ldr	r3, [pc, #144]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ad6:	4823      	ldr	r0, [pc, #140]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000ad8:	f007 fc62 	bl	80083a0 <HAL_TIM_PWM_Init>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8000ae2:	f000 f8d5 	bl	8000c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aea:	2300      	movs	r3, #0
 8000aec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000aee:	f107 031c 	add.w	r3, r7, #28
 8000af2:	4619      	mov	r1, r3
 8000af4:	481b      	ldr	r0, [pc, #108]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000af6:	f008 f935 	bl	8008d64 <HAL_TIMEx_MasterConfigSynchronization>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000b00:	f000 f8c6 	bl	8000c90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b04:	2360      	movs	r3, #96	@ 0x60
 8000b06:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b10:	2300      	movs	r3, #0
 8000b12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b14:	463b      	mov	r3, r7
 8000b16:	2200      	movs	r2, #0
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4812      	ldr	r0, [pc, #72]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000b1c:	f007 fc98 	bl	8008450 <HAL_TIM_PWM_ConfigChannel>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8000b26:	f000 f8b3 	bl	8000c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b2a:	463b      	mov	r3, r7
 8000b2c:	2208      	movs	r2, #8
 8000b2e:	4619      	mov	r1, r3
 8000b30:	480c      	ldr	r0, [pc, #48]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000b32:	f007 fc8d 	bl	8008450 <HAL_TIM_PWM_ConfigChannel>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8000b3c:	f000 f8a8 	bl	8000c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b40:	463b      	mov	r3, r7
 8000b42:	220c      	movs	r2, #12
 8000b44:	4619      	mov	r1, r3
 8000b46:	4807      	ldr	r0, [pc, #28]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000b48:	f007 fc82 	bl	8008450 <HAL_TIM_PWM_ConfigChannel>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8000b52:	f000 f89d 	bl	8000c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000b56:	4803      	ldr	r0, [pc, #12]	@ (8000b64 <MX_TIM2_Init+0xdc>)
 8000b58:	f000 fb38 	bl	80011cc <HAL_TIM_MspPostInit>

}
 8000b5c:	bf00      	nop
 8000b5e:	3728      	adds	r7, #40	@ 0x28
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	24012e90 	.word	0x24012e90

08000b68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	@ 0x28
 8000b6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6e:	f107 0314 	add.w	r3, r7, #20
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]
 8000b7c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b7e:	4b2c      	ldr	r3, [pc, #176]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000b80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b84:	4a2a      	ldr	r2, [pc, #168]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000b86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b8e:	4b28      	ldr	r3, [pc, #160]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000b90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9c:	4b24      	ldr	r3, [pc, #144]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000b9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba2:	4a23      	ldr	r2, [pc, #140]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bac:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000bae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bba:	4b1d      	ldr	r3, [pc, #116]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000bc2:	f043 0304 	orr.w	r3, r3, #4
 8000bc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bca:	4b19      	ldr	r3, [pc, #100]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd0:	f003 0304 	and.w	r3, r3, #4
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bd8:	4b15      	ldr	r3, [pc, #84]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bde:	4a14      	ldr	r2, [pc, #80]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000be0:	f043 0308 	orr.w	r3, r3, #8
 8000be4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000be8:	4b11      	ldr	r3, [pc, #68]	@ (8000c30 <MX_GPIO_Init+0xc8>)
 8000bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bee:	f003 0308 	and.w	r3, r3, #8
 8000bf2:	607b      	str	r3, [r7, #4]
 8000bf4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2102      	movs	r1, #2
 8000bfa:	480e      	ldr	r0, [pc, #56]	@ (8000c34 <MX_GPIO_Init+0xcc>)
 8000bfc:	f002 f81c 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c00:	2302      	movs	r3, #2
 8000c02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c04:	2301      	movs	r3, #1
 8000c06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c10:	f107 0314 	add.w	r3, r7, #20
 8000c14:	4619      	mov	r1, r3
 8000c16:	4807      	ldr	r0, [pc, #28]	@ (8000c34 <MX_GPIO_Init+0xcc>)
 8000c18:	f001 fe5e 	bl	80028d8 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8000c22:	f001 f8a5 	bl	8001d70 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c26:	bf00      	nop
 8000c28:	3728      	adds	r7, #40	@ 0x28
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	58024400 	.word	0x58024400
 8000c34:	58020000 	.word	0x58020000

08000c38 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c3e:	463b      	mov	r3, r7
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	605a      	str	r2, [r3, #4]
 8000c46:	609a      	str	r2, [r3, #8]
 8000c48:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c4a:	f001 f9b7 	bl	8001fbc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c5a:	231f      	movs	r3, #31
 8000c5c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c5e:	2387      	movs	r3, #135	@ 0x87
 8000c60:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c66:	2300      	movs	r3, #0
 8000c68:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c72:	2300      	movs	r3, #0
 8000c74:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c76:	2300      	movs	r3, #0
 8000c78:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f001 f9d5 	bl	800202c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c82:	2004      	movs	r0, #4
 8000c84:	f001 f9b2 	bl	8001fec <HAL_MPU_Enable>

}
 8000c88:	bf00      	nop
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c94:	b672      	cpsid	i
}
 8000c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <Error_Handler+0x8>

08000c9c <AudioPreprocessing_Run>:
 * @param  pInSignal     : int16_t audio input (mono, 2000 Hz)
 * @param  signal_len    : số mẫu (nên ≈ 10010 để có ~333 frames)
 * @param  pOutMfcc      : output float32 [39 × 333]
 */
void AudioPreprocessing_Run(int16_t *pInSignal, float32_t *pOutMfcc, uint32_t signal_len)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b090      	sub	sp, #64	@ 0x40
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
    uint32_t num_frames = 1 + (signal_len - FRAME_LEN) / HOP_LEN;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	3b32      	subs	r3, #50	@ 0x32
 8000cac:	4a98      	ldr	r2, [pc, #608]	@ (8000f10 <AudioPreprocessing_Run+0x274>)
 8000cae:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb2:	091b      	lsrs	r3, r3, #4
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (num_frames > MFCC_TIME_FRAMES) num_frames = MFCC_TIME_FRAMES;
 8000cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cba:	f5b3 7fa7 	cmp.w	r3, #334	@ 0x14e
 8000cbe:	d302      	bcc.n	8000cc6 <AudioPreprocessing_Run+0x2a>
 8000cc0:	f240 134d 	movw	r3, #333	@ 0x14d
 8000cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Pass 1: Tính MFCC cơ bản (13 features) cho tất cả frames
    for (uint32_t frame = 0; frame < num_frames; frame++)
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000cca:	e02d      	b.n	8000d28 <AudioPreprocessing_Run+0x8c>
    {
        buf_to_float_normed(&pInSignal[frame * HOP_LEN], pInFrame, FRAME_LEN);
 8000ccc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000cce:	4613      	mov	r3, r2
 8000cd0:	011b      	lsls	r3, r3, #4
 8000cd2:	1a9b      	subs	r3, r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	4413      	add	r3, r2
 8000cdc:	2232      	movs	r2, #50	@ 0x32
 8000cde:	498d      	ldr	r1, [pc, #564]	@ (8000f14 <AudioPreprocessing_Run+0x278>)
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f000 fd91 	bl	8001808 <buf_to_float_normed>
        MfccColumn(&S_Mfcc, pInFrame, pOutColBuffer);
 8000ce6:	4a8c      	ldr	r2, [pc, #560]	@ (8000f18 <AudioPreprocessing_Run+0x27c>)
 8000ce8:	498a      	ldr	r1, [pc, #552]	@ (8000f14 <AudioPreprocessing_Run+0x278>)
 8000cea:	488c      	ldr	r0, [pc, #560]	@ (8000f1c <AudioPreprocessing_Run+0x280>)
 8000cec:	f000 ff0d 	bl	8001b0a <MfccColumn>

        // Lưu vào hàng 0-12 (MFCC base)
        for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8000cf4:	e012      	b.n	8000d1c <AudioPreprocessing_Run+0x80>
        {
            pOutMfcc[i * MFCC_TIME_FRAMES + frame] = pOutColBuffer[i];
 8000cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cf8:	f240 124d 	movw	r2, #333	@ 0x14d
 8000cfc:	fb03 f202 	mul.w	r2, r3, r2
 8000d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d02:	4413      	add	r3, r2
 8000d04:	009b      	lsls	r3, r3, #2
 8000d06:	68ba      	ldr	r2, [r7, #8]
 8000d08:	4413      	add	r3, r2
 8000d0a:	4983      	ldr	r1, [pc, #524]	@ (8000f18 <AudioPreprocessing_Run+0x27c>)
 8000d0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000d0e:	0092      	lsls	r2, r2, #2
 8000d10:	440a      	add	r2, r1
 8000d12:	6812      	ldr	r2, [r2, #0]
 8000d14:	601a      	str	r2, [r3, #0]
        for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d18:	3301      	adds	r3, #1
 8000d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d1e:	2b0c      	cmp	r3, #12
 8000d20:	d9e9      	bls.n	8000cf6 <AudioPreprocessing_Run+0x5a>
    for (uint32_t frame = 0; frame < num_frames; frame++)
 8000d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d24:	3301      	adds	r3, #1
 8000d26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d3cd      	bcc.n	8000ccc <AudioPreprocessing_Run+0x30>
        }
    }

    // Pass 2: Tính delta và delta-delta
    for (uint32_t frame = 0; frame < num_frames; frame++)
 8000d30:	2300      	movs	r3, #0
 8000d32:	633b      	str	r3, [r7, #48]	@ 0x30
 8000d34:	e0cb      	b.n	8000ece <AudioPreprocessing_Run+0x232>
    {
        // Delta
        if (frame == 0 || frame == num_frames - 1)
 8000d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d004      	beq.n	8000d46 <AudioPreprocessing_Run+0xaa>
 8000d3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d3e:	3b01      	subs	r3, #1
 8000d40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d119      	bne.n	8000d7a <AudioPreprocessing_Run+0xde>
        {
            // Edge: copy MFCC base
            for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000d46:	2300      	movs	r3, #0
 8000d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d4a:	e012      	b.n	8000d72 <AudioPreprocessing_Run+0xd6>
            {
                pDeltaBuffer[i] = pOutMfcc[i * MFCC_TIME_FRAMES + frame];
 8000d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d4e:	f240 124d 	movw	r2, #333	@ 0x14d
 8000d52:	fb03 f202 	mul.w	r2, r3, r2
 8000d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d58:	4413      	add	r3, r2
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	68ba      	ldr	r2, [r7, #8]
 8000d5e:	4413      	add	r3, r2
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	496f      	ldr	r1, [pc, #444]	@ (8000f20 <AudioPreprocessing_Run+0x284>)
 8000d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	440b      	add	r3, r1
 8000d6a:	601a      	str	r2, [r3, #0]
            for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d6e:	3301      	adds	r3, #1
 8000d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d74:	2b0c      	cmp	r3, #12
 8000d76:	d9e9      	bls.n	8000d4c <AudioPreprocessing_Run+0xb0>
 8000d78:	e032      	b.n	8000de0 <AudioPreprocessing_Run+0x144>
            }
        }
        else
        {
            for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000d7e:	e02c      	b.n	8000dda <AudioPreprocessing_Run+0x13e>
            {
                float32_t next = pOutMfcc[i * MFCC_TIME_FRAMES + (frame + 1)];
 8000d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d82:	f240 124d 	movw	r2, #333	@ 0x14d
 8000d86:	fb03 f202 	mul.w	r2, r3, r2
 8000d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d8c:	4413      	add	r3, r2
 8000d8e:	3301      	adds	r3, #1
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	68ba      	ldr	r2, [r7, #8]
 8000d94:	4413      	add	r3, r2
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	61fb      	str	r3, [r7, #28]
                float32_t prev = pOutMfcc[i * MFCC_TIME_FRAMES + (frame - 1)];
 8000d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d9c:	f240 124d 	movw	r2, #333	@ 0x14d
 8000da0:	fb03 f202 	mul.w	r2, r3, r2
 8000da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000da6:	4413      	add	r3, r2
 8000da8:	3b01      	subs	r3, #1
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	68ba      	ldr	r2, [r7, #8]
 8000dae:	4413      	add	r3, r2
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	61bb      	str	r3, [r7, #24]
                pDeltaBuffer[i] = (next - prev) * 0.5f;
 8000db4:	ed97 7a07 	vldr	s14, [r7, #28]
 8000db8:	edd7 7a06 	vldr	s15, [r7, #24]
 8000dbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000dc0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000dc4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dc8:	4a55      	ldr	r2, [pc, #340]	@ (8000f20 <AudioPreprocessing_Run+0x284>)
 8000dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	4413      	add	r3, r2
 8000dd0:	edc3 7a00 	vstr	s15, [r3]
            for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ddc:	2b0c      	cmp	r3, #12
 8000dde:	d9cf      	bls.n	8000d80 <AudioPreprocessing_Run+0xe4>
            }
        }

        // Delta-delta
        if (frame < 2 || frame >= num_frames - 2)
 8000de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d904      	bls.n	8000df0 <AudioPreprocessing_Run+0x154>
 8000de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000de8:	3b02      	subs	r3, #2
 8000dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d305      	bcc.n	8000dfc <AudioPreprocessing_Run+0x160>
        {
            // Edge: copy delta
            arm_copy_f32(pDeltaBuffer, pDeltaDeltaBuffer, NUM_MFCC);
 8000df0:	220d      	movs	r2, #13
 8000df2:	494c      	ldr	r1, [pc, #304]	@ (8000f24 <AudioPreprocessing_Run+0x288>)
 8000df4:	484a      	ldr	r0, [pc, #296]	@ (8000f20 <AudioPreprocessing_Run+0x284>)
 8000df6:	f00c fbef 	bl	800d5d8 <arm_copy_f32>
 8000dfa:	e036      	b.n	8000e6a <AudioPreprocessing_Run+0x1ce>
        }
        else
        {
            for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e00:	e030      	b.n	8000e64 <AudioPreprocessing_Run+0x1c8>
            {
                float32_t next_delta = pOutMfcc[(NUM_MFCC + i) * MFCC_TIME_FRAMES + (frame + 1)];
 8000e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e04:	f240 124d 	movw	r2, #333	@ 0x14d
 8000e08:	fb03 f202 	mul.w	r2, r3, r2
 8000e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e0e:	441a      	add	r2, r3
 8000e10:	f241 03ea 	movw	r3, #4330	@ 0x10ea
 8000e14:	4413      	add	r3, r2
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	68ba      	ldr	r2, [r7, #8]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	617b      	str	r3, [r7, #20]
                float32_t prev_delta = pOutMfcc[(NUM_MFCC + i) * MFCC_TIME_FRAMES + (frame - 1)];
 8000e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e22:	f240 124d 	movw	r2, #333	@ 0x14d
 8000e26:	fb03 f202 	mul.w	r2, r3, r2
 8000e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e2c:	441a      	add	r2, r3
 8000e2e:	f241 03e8 	movw	r3, #4328	@ 0x10e8
 8000e32:	4413      	add	r3, r2
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	68ba      	ldr	r2, [r7, #8]
 8000e38:	4413      	add	r3, r2
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	613b      	str	r3, [r7, #16]
                pDeltaDeltaBuffer[i] = (next_delta - prev_delta) * 0.5f;
 8000e3e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e42:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e4a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000e4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e52:	4a34      	ldr	r2, [pc, #208]	@ (8000f24 <AudioPreprocessing_Run+0x288>)
 8000e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	4413      	add	r3, r2
 8000e5a:	edc3 7a00 	vstr	s15, [r3]
            for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e60:	3301      	adds	r3, #1
 8000e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e66:	2b0c      	cmp	r3, #12
 8000e68:	d9cb      	bls.n	8000e02 <AudioPreprocessing_Run+0x166>
            }
        }

        // Gộp vào output (hàng 13-25: delta, 26-38: delta-delta)
        for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	623b      	str	r3, [r7, #32]
 8000e6e:	e028      	b.n	8000ec2 <AudioPreprocessing_Run+0x226>
        {
            pOutMfcc[(NUM_MFCC + i) * MFCC_TIME_FRAMES + frame]     = pDeltaBuffer[i];
 8000e70:	6a3b      	ldr	r3, [r7, #32]
 8000e72:	f240 124d 	movw	r2, #333	@ 0x14d
 8000e76:	fb03 f202 	mul.w	r2, r3, r2
 8000e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000e7c:	441a      	add	r2, r3
 8000e7e:	f241 03e9 	movw	r3, #4329	@ 0x10e9
 8000e82:	4413      	add	r3, r2
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	68ba      	ldr	r2, [r7, #8]
 8000e88:	4413      	add	r3, r2
 8000e8a:	4925      	ldr	r1, [pc, #148]	@ (8000f20 <AudioPreprocessing_Run+0x284>)
 8000e8c:	6a3a      	ldr	r2, [r7, #32]
 8000e8e:	0092      	lsls	r2, r2, #2
 8000e90:	440a      	add	r2, r1
 8000e92:	6812      	ldr	r2, [r2, #0]
 8000e94:	601a      	str	r2, [r3, #0]
            pOutMfcc[(2 * NUM_MFCC + i) * MFCC_TIME_FRAMES + frame] = pDeltaDeltaBuffer[i];
 8000e96:	6a3b      	ldr	r3, [r7, #32]
 8000e98:	f240 124d 	movw	r2, #333	@ 0x14d
 8000e9c:	fb03 f202 	mul.w	r2, r3, r2
 8000ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ea2:	441a      	add	r2, r3
 8000ea4:	f242 13d2 	movw	r3, #8658	@ 0x21d2
 8000ea8:	4413      	add	r3, r2
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	68ba      	ldr	r2, [r7, #8]
 8000eae:	4413      	add	r3, r2
 8000eb0:	491c      	ldr	r1, [pc, #112]	@ (8000f24 <AudioPreprocessing_Run+0x288>)
 8000eb2:	6a3a      	ldr	r2, [r7, #32]
 8000eb4:	0092      	lsls	r2, r2, #2
 8000eb6:	440a      	add	r2, r1
 8000eb8:	6812      	ldr	r2, [r2, #0]
 8000eba:	601a      	str	r2, [r3, #0]
        for (uint32_t i = 0; i < NUM_MFCC; i++)
 8000ebc:	6a3b      	ldr	r3, [r7, #32]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	623b      	str	r3, [r7, #32]
 8000ec2:	6a3b      	ldr	r3, [r7, #32]
 8000ec4:	2b0c      	cmp	r3, #12
 8000ec6:	d9d3      	bls.n	8000e70 <AudioPreprocessing_Run+0x1d4>
    for (uint32_t frame = 0; frame < num_frames; frame++)
 8000ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000eca:	3301      	adds	r3, #1
 8000ecc:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ece:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	f4ff af2f 	bcc.w	8000d36 <AudioPreprocessing_Run+0x9a>
        }
    }

    // Zero-padding nếu thiếu frame
    if (num_frames < MFCC_TIME_FRAMES)
 8000ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000eda:	f5b3 7fa6 	cmp.w	r3, #332	@ 0x14c
 8000ede:	d812      	bhi.n	8000f06 <AudioPreprocessing_Run+0x26a>
    {
        arm_fill_f32(0.0f,
                     &pOutMfcc[num_frames * MFCC_FEATURES],
 8000ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ee2:	229c      	movs	r2, #156	@ 0x9c
 8000ee4:	fb02 f303 	mul.w	r3, r2, r3
        arm_fill_f32(0.0f,
 8000ee8:	68ba      	ldr	r2, [r7, #8]
 8000eea:	18d0      	adds	r0, r2, r3
 8000eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000eee:	f06f 0226 	mvn.w	r2, #38	@ 0x26
 8000ef2:	fb03 f202 	mul.w	r2, r3, r2
 8000ef6:	f243 23bb 	movw	r3, #12987	@ 0x32bb
 8000efa:	4413      	add	r3, r2
 8000efc:	4619      	mov	r1, r3
 8000efe:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8000f28 <AudioPreprocessing_Run+0x28c>
 8000f02:	f00c fb45 	bl	800d590 <arm_fill_f32>
                     (MFCC_TIME_FRAMES - num_frames) * MFCC_FEATURES);
    }
}
 8000f06:	bf00      	nop
 8000f08:	3740      	adds	r7, #64	@ 0x40
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	88888889 	.word	0x88888889
 8000f14:	24012eec 	.word	0x24012eec
 8000f18:	24012fb4 	.word	0x24012fb4
 8000f1c:	24012edc 	.word	0x24012edc
 8000f20:	24012fe8 	.word	0x24012fe8
 8000f24:	2401301c 	.word	0x2401301c
 8000f28:	00000000 	.word	0x00000000

08000f2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f32:	4b0a      	ldr	r3, [pc, #40]	@ (8000f5c <HAL_MspInit+0x30>)
 8000f34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f38:	4a08      	ldr	r2, [pc, #32]	@ (8000f5c <HAL_MspInit+0x30>)
 8000f3a:	f043 0302 	orr.w	r3, r3, #2
 8000f3e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f42:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <HAL_MspInit+0x30>)
 8000f44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f48:	f003 0302 	and.w	r3, r3, #2
 8000f4c:	607b      	str	r3, [r7, #4]
 8000f4e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	58024400 	.word	0x58024400

08000f60 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b0ba      	sub	sp, #232	@ 0xe8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f68:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
 8000f76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f78:	f107 0310 	add.w	r3, r7, #16
 8000f7c:	22c0      	movs	r2, #192	@ 0xc0
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4618      	mov	r0, r3
 8000f82:	f00e f8b1 	bl	800f0e8 <memset>
  if(hi2s->Instance==SPI1)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a26      	ldr	r2, [pc, #152]	@ (8001024 <HAL_I2S_MspInit+0xc4>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d144      	bne.n	800101a <HAL_I2S_MspInit+0xba>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000f90:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f94:	f04f 0300 	mov.w	r3, #0
 8000f98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fa0:	f107 0310 	add.w	r3, r7, #16
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f003 f899 	bl	80040dc <HAL_RCCEx_PeriphCLKConfig>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 8000fb0:	f7ff fe6e 	bl	8000c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001028 <HAL_I2S_MspInit+0xc8>)
 8000fb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000fba:	4a1b      	ldr	r2, [pc, #108]	@ (8001028 <HAL_I2S_MspInit+0xc8>)
 8000fbc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fc0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000fc4:	4b18      	ldr	r3, [pc, #96]	@ (8001028 <HAL_I2S_MspInit+0xc8>)
 8000fc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000fca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd2:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <HAL_I2S_MspInit+0xc8>)
 8000fd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd8:	4a13      	ldr	r2, [pc, #76]	@ (8001028 <HAL_I2S_MspInit+0xc8>)
 8000fda:	f043 0301 	orr.w	r3, r3, #1
 8000fde:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fe2:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <HAL_I2S_MspInit+0xc8>)
 8000fe4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fe8:	f003 0301 	and.w	r3, r3, #1
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	68bb      	ldr	r3, [r7, #8]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000ff0:	2370      	movs	r3, #112	@ 0x70
 8000ff2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001002:	2300      	movs	r3, #0
 8001004:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001008:	2305      	movs	r3, #5
 800100a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001012:	4619      	mov	r1, r3
 8001014:	4805      	ldr	r0, [pc, #20]	@ (800102c <HAL_I2S_MspInit+0xcc>)
 8001016:	f001 fc5f 	bl	80028d8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800101a:	bf00      	nop
 800101c:	37e8      	adds	r7, #232	@ 0xe8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40013000 	.word	0x40013000
 8001028:	58024400 	.word	0x58024400
 800102c:	58020000 	.word	0x58020000

08001030 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b0bc      	sub	sp, #240	@ 0xf0
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001038:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001048:	f107 0318 	add.w	r3, r7, #24
 800104c:	22c0      	movs	r2, #192	@ 0xc0
 800104e:	2100      	movs	r1, #0
 8001050:	4618      	mov	r0, r3
 8001052:	f00e f849 	bl	800f0e8 <memset>
  if(hsd->Instance==SDMMC1)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a48      	ldr	r2, [pc, #288]	@ (800117c <HAL_SD_MspInit+0x14c>)
 800105c:	4293      	cmp	r3, r2
 800105e:	f040 8088 	bne.w	8001172 <HAL_SD_MspInit+0x142>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8001062:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001066:	f04f 0300 	mov.w	r3, #0
 800106a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 800106e:	2300      	movs	r3, #0
 8001070:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001072:	f107 0318 	add.w	r3, r7, #24
 8001076:	4618      	mov	r0, r3
 8001078:	f003 f830 	bl	80040dc <HAL_RCCEx_PeriphCLKConfig>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8001082:	f7ff fe05 	bl	8000c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001086:	4b3e      	ldr	r3, [pc, #248]	@ (8001180 <HAL_SD_MspInit+0x150>)
 8001088:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800108c:	4a3c      	ldr	r2, [pc, #240]	@ (8001180 <HAL_SD_MspInit+0x150>)
 800108e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001092:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001096:	4b3a      	ldr	r3, [pc, #232]	@ (8001180 <HAL_SD_MspInit+0x150>)
 8001098:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800109c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010a0:	617b      	str	r3, [r7, #20]
 80010a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a4:	4b36      	ldr	r3, [pc, #216]	@ (8001180 <HAL_SD_MspInit+0x150>)
 80010a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010aa:	4a35      	ldr	r2, [pc, #212]	@ (8001180 <HAL_SD_MspInit+0x150>)
 80010ac:	f043 0304 	orr.w	r3, r3, #4
 80010b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010b4:	4b32      	ldr	r3, [pc, #200]	@ (8001180 <HAL_SD_MspInit+0x150>)
 80010b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010ba:	f003 0304 	and.w	r3, r3, #4
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001180 <HAL_SD_MspInit+0x150>)
 80010c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c8:	4a2d      	ldr	r2, [pc, #180]	@ (8001180 <HAL_SD_MspInit+0x150>)
 80010ca:	f043 0308 	orr.w	r3, r3, #8
 80010ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001180 <HAL_SD_MspInit+0x150>)
 80010d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d8:	f003 0308 	and.w	r3, r3, #8
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80010e0:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80010e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e8:	2302      	movs	r3, #2
 80010ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010ee:	2301      	movs	r3, #1
 80010f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	2300      	movs	r3, #0
 80010f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80010fa:	230c      	movs	r3, #12
 80010fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001100:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001104:	4619      	mov	r1, r3
 8001106:	481f      	ldr	r0, [pc, #124]	@ (8001184 <HAL_SD_MspInit+0x154>)
 8001108:	f001 fbe6 	bl	80028d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800110c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001110:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001114:	2302      	movs	r3, #2
 8001116:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001120:	2300      	movs	r3, #0
 8001122:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001126:	230c      	movs	r3, #12
 8001128:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800112c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001130:	4619      	mov	r1, r3
 8001132:	4814      	ldr	r0, [pc, #80]	@ (8001184 <HAL_SD_MspInit+0x154>)
 8001134:	f001 fbd0 	bl	80028d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001138:	2304      	movs	r3, #4
 800113a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113e:	2302      	movs	r3, #2
 8001140:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001144:	2301      	movs	r3, #1
 8001146:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114a:	2300      	movs	r3, #0
 800114c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001150:	230c      	movs	r3, #12
 8001152:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001156:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800115a:	4619      	mov	r1, r3
 800115c:	480a      	ldr	r0, [pc, #40]	@ (8001188 <HAL_SD_MspInit+0x158>)
 800115e:	f001 fbbb 	bl	80028d8 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2100      	movs	r1, #0
 8001166:	2031      	movs	r0, #49	@ 0x31
 8001168:	f000 fef3 	bl	8001f52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 800116c:	2031      	movs	r0, #49	@ 0x31
 800116e:	f000 ff0a 	bl	8001f86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001172:	bf00      	nop
 8001174:	37f0      	adds	r7, #240	@ 0xf0
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	52007000 	.word	0x52007000
 8001180:	58024400 	.word	0x58024400
 8001184:	58020800 	.word	0x58020800
 8001188:	58020c00 	.word	0x58020c00

0800118c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800119c:	d10e      	bne.n	80011bc <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800119e:	4b0a      	ldr	r3, [pc, #40]	@ (80011c8 <HAL_TIM_PWM_MspInit+0x3c>)
 80011a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011a4:	4a08      	ldr	r2, [pc, #32]	@ (80011c8 <HAL_TIM_PWM_MspInit+0x3c>)
 80011a6:	f043 0301 	orr.w	r3, r3, #1
 80011aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011ae:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <HAL_TIM_PWM_MspInit+0x3c>)
 80011b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80011bc:	bf00      	nop
 80011be:	3714      	adds	r7, #20
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	58024400 	.word	0x58024400

080011cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d4:	f107 030c 	add.w	r3, r7, #12
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011ec:	d11e      	bne.n	800122c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ee:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <HAL_TIM_MspPostInit+0x68>)
 80011f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011f4:	4a0f      	ldr	r2, [pc, #60]	@ (8001234 <HAL_TIM_MspPostInit+0x68>)
 80011f6:	f043 0301 	orr.w	r3, r3, #1
 80011fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001234 <HAL_TIM_MspPostInit+0x68>)
 8001200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001204:	f003 0301 	and.w	r3, r3, #1
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800120c:	230d      	movs	r3, #13
 800120e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001210:	2302      	movs	r3, #2
 8001212:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800121c:	2301      	movs	r3, #1
 800121e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	4619      	mov	r1, r3
 8001226:	4804      	ldr	r0, [pc, #16]	@ (8001238 <HAL_TIM_MspPostInit+0x6c>)
 8001228:	f001 fb56 	bl	80028d8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800122c:	bf00      	nop
 800122e:	3720      	adds	r7, #32
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	58024400 	.word	0x58024400
 8001238:	58020000 	.word	0x58020000

0800123c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001240:	bf00      	nop
 8001242:	e7fd      	b.n	8001240 <NMI_Handler+0x4>

08001244 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <HardFault_Handler+0x4>

0800124c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <MemManage_Handler+0x4>

08001254 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <BusFault_Handler+0x4>

0800125c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <UsageFault_Handler+0x4>

08001264 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001272:	b480      	push	{r7}
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001292:	f000 fd1d 	bl	8001cd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80012a0:	4802      	ldr	r0, [pc, #8]	@ (80012ac <SDMMC1_IRQHandler+0x10>)
 80012a2:	f005 fe89 	bl	8006fb8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	24012e14 	.word	0x24012e14

080012b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012b8:	4a14      	ldr	r2, [pc, #80]	@ (800130c <_sbrk+0x5c>)
 80012ba:	4b15      	ldr	r3, [pc, #84]	@ (8001310 <_sbrk+0x60>)
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012c4:	4b13      	ldr	r3, [pc, #76]	@ (8001314 <_sbrk+0x64>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d102      	bne.n	80012d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012cc:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <_sbrk+0x64>)
 80012ce:	4a12      	ldr	r2, [pc, #72]	@ (8001318 <_sbrk+0x68>)
 80012d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012d2:	4b10      	ldr	r3, [pc, #64]	@ (8001314 <_sbrk+0x64>)
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d207      	bcs.n	80012f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012e0:	f00d ff60 	bl	800f1a4 <__errno>
 80012e4:	4603      	mov	r3, r0
 80012e6:	220c      	movs	r2, #12
 80012e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	e009      	b.n	8001304 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012f0:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <_sbrk+0x64>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012f6:	4b07      	ldr	r3, [pc, #28]	@ (8001314 <_sbrk+0x64>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	4a05      	ldr	r2, [pc, #20]	@ (8001314 <_sbrk+0x64>)
 8001300:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001302:	68fb      	ldr	r3, [r7, #12]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3718      	adds	r7, #24
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	24080000 	.word	0x24080000
 8001310:	00000800 	.word	0x00000800
 8001314:	2401fb3c 	.word	0x2401fb3c
 8001318:	20000000 	.word	0x20000000

0800131c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001320:	4b43      	ldr	r3, [pc, #268]	@ (8001430 <SystemInit+0x114>)
 8001322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001326:	4a42      	ldr	r2, [pc, #264]	@ (8001430 <SystemInit+0x114>)
 8001328:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800132c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001330:	4b40      	ldr	r3, [pc, #256]	@ (8001434 <SystemInit+0x118>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 030f 	and.w	r3, r3, #15
 8001338:	2b06      	cmp	r3, #6
 800133a:	d807      	bhi.n	800134c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800133c:	4b3d      	ldr	r3, [pc, #244]	@ (8001434 <SystemInit+0x118>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f023 030f 	bic.w	r3, r3, #15
 8001344:	4a3b      	ldr	r2, [pc, #236]	@ (8001434 <SystemInit+0x118>)
 8001346:	f043 0307 	orr.w	r3, r3, #7
 800134a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800134c:	4b3a      	ldr	r3, [pc, #232]	@ (8001438 <SystemInit+0x11c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a39      	ldr	r2, [pc, #228]	@ (8001438 <SystemInit+0x11c>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001358:	4b37      	ldr	r3, [pc, #220]	@ (8001438 <SystemInit+0x11c>)
 800135a:	2200      	movs	r2, #0
 800135c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800135e:	4b36      	ldr	r3, [pc, #216]	@ (8001438 <SystemInit+0x11c>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	4935      	ldr	r1, [pc, #212]	@ (8001438 <SystemInit+0x11c>)
 8001364:	4b35      	ldr	r3, [pc, #212]	@ (800143c <SystemInit+0x120>)
 8001366:	4013      	ands	r3, r2
 8001368:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800136a:	4b32      	ldr	r3, [pc, #200]	@ (8001434 <SystemInit+0x118>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0308 	and.w	r3, r3, #8
 8001372:	2b00      	cmp	r3, #0
 8001374:	d007      	beq.n	8001386 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001376:	4b2f      	ldr	r3, [pc, #188]	@ (8001434 <SystemInit+0x118>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f023 030f 	bic.w	r3, r3, #15
 800137e:	4a2d      	ldr	r2, [pc, #180]	@ (8001434 <SystemInit+0x118>)
 8001380:	f043 0307 	orr.w	r3, r3, #7
 8001384:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001386:	4b2c      	ldr	r3, [pc, #176]	@ (8001438 <SystemInit+0x11c>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800138c:	4b2a      	ldr	r3, [pc, #168]	@ (8001438 <SystemInit+0x11c>)
 800138e:	2200      	movs	r2, #0
 8001390:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001392:	4b29      	ldr	r3, [pc, #164]	@ (8001438 <SystemInit+0x11c>)
 8001394:	2200      	movs	r2, #0
 8001396:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001398:	4b27      	ldr	r3, [pc, #156]	@ (8001438 <SystemInit+0x11c>)
 800139a:	4a29      	ldr	r2, [pc, #164]	@ (8001440 <SystemInit+0x124>)
 800139c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800139e:	4b26      	ldr	r3, [pc, #152]	@ (8001438 <SystemInit+0x11c>)
 80013a0:	4a28      	ldr	r2, [pc, #160]	@ (8001444 <SystemInit+0x128>)
 80013a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80013a4:	4b24      	ldr	r3, [pc, #144]	@ (8001438 <SystemInit+0x11c>)
 80013a6:	4a28      	ldr	r2, [pc, #160]	@ (8001448 <SystemInit+0x12c>)
 80013a8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80013aa:	4b23      	ldr	r3, [pc, #140]	@ (8001438 <SystemInit+0x11c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80013b0:	4b21      	ldr	r3, [pc, #132]	@ (8001438 <SystemInit+0x11c>)
 80013b2:	4a25      	ldr	r2, [pc, #148]	@ (8001448 <SystemInit+0x12c>)
 80013b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <SystemInit+0x11c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80013bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001438 <SystemInit+0x11c>)
 80013be:	4a22      	ldr	r2, [pc, #136]	@ (8001448 <SystemInit+0x12c>)
 80013c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80013c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001438 <SystemInit+0x11c>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80013c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <SystemInit+0x11c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001438 <SystemInit+0x11c>)
 80013ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80013d4:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <SystemInit+0x11c>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80013da:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <SystemInit+0x130>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	4b1c      	ldr	r3, [pc, #112]	@ (8001450 <SystemInit+0x134>)
 80013e0:	4013      	ands	r3, r2
 80013e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80013e6:	d202      	bcs.n	80013ee <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80013e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001454 <SystemInit+0x138>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80013ee:	4b12      	ldr	r3, [pc, #72]	@ (8001438 <SystemInit+0x11c>)
 80013f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80013f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d113      	bne.n	8001424 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80013fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <SystemInit+0x11c>)
 80013fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001402:	4a0d      	ldr	r2, [pc, #52]	@ (8001438 <SystemInit+0x11c>)
 8001404:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001408:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800140c:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <SystemInit+0x13c>)
 800140e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001412:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001414:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <SystemInit+0x11c>)
 8001416:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800141a:	4a07      	ldr	r2, [pc, #28]	@ (8001438 <SystemInit+0x11c>)
 800141c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001420:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	e000ed00 	.word	0xe000ed00
 8001434:	52002000 	.word	0x52002000
 8001438:	58024400 	.word	0x58024400
 800143c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001440:	02020200 	.word	0x02020200
 8001444:	01ff0000 	.word	0x01ff0000
 8001448:	01010280 	.word	0x01010280
 800144c:	5c001000 	.word	0x5c001000
 8001450:	ffff0000 	.word	0xffff0000
 8001454:	51008108 	.word	0x51008108
 8001458:	52004000 	.word	0x52004000

0800145c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001460:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <ExitRun0Mode+0x2c>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	4a08      	ldr	r2, [pc, #32]	@ (8001488 <ExitRun0Mode+0x2c>)
 8001466:	f043 0302 	orr.w	r3, r3, #2
 800146a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800146c:	bf00      	nop
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <ExitRun0Mode+0x2c>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d0f9      	beq.n	800146e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800147a:	bf00      	nop
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	58024800 	.word	0x58024800

0800148c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800148c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80014c8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001490:	f7ff ffe4 	bl	800145c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001494:	f7ff ff42 	bl	800131c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001498:	480c      	ldr	r0, [pc, #48]	@ (80014cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800149a:	490d      	ldr	r1, [pc, #52]	@ (80014d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800149c:	4a0d      	ldr	r2, [pc, #52]	@ (80014d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800149e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014a0:	e002      	b.n	80014a8 <LoopCopyDataInit>

080014a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014a6:	3304      	adds	r3, #4

080014a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014ac:	d3f9      	bcc.n	80014a2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ae:	4a0a      	ldr	r2, [pc, #40]	@ (80014d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014b0:	4c0a      	ldr	r4, [pc, #40]	@ (80014dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80014b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014b4:	e001      	b.n	80014ba <LoopFillZerobss>

080014b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014b8:	3204      	adds	r2, #4

080014ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014bc:	d3fb      	bcc.n	80014b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014be:	f00d fe77 	bl	800f1b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014c2:	f7ff f995 	bl	80007f0 <main>
  bx  lr
 80014c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014c8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80014cc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014d0:	24001468 	.word	0x24001468
  ldr r2, =_sidata
 80014d4:	0801e940 	.word	0x0801e940
  ldr r2, =_sbss
 80014d8:	24001480 	.word	0x24001480
  ldr r4, =_ebss
 80014dc:	2405a4fc 	.word	0x2405a4fc

080014e0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014e0:	e7fe      	b.n	80014e0 <ADC3_IRQHandler>
	...

080014e4 <DCT>:
 * @param      *pIn  points to state buffer.
 * @param      *pOut points to the output buffer.
 * @return none.
 */
void DCT(DCT_InstanceTypeDef *S, float32_t *pIn, float32_t *pOut)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b095      	sub	sp, #84	@ 0x54
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  float32_t sum;
  uint32_t n_inputs = S->NumInputs;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	61fb      	str	r3, [r7, #28]
  uint32_t n_filters = S->NumFilters;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	61bb      	str	r3, [r7, #24]

#ifndef USE_NAIVE_DCT
  float32_t *cosFact = S->pDCTCoefs;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	691b      	ldr	r3, [r3, #16]
 8001500:	617b      	str	r3, [r7, #20]
#else
  float32_t normalizer;
#endif /* USE_NAIVE_DCT */

  /* Compute DCT matrix coefficients */
  switch (S->Type)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	7a1b      	ldrb	r3, [r3, #8]
 8001506:	3b01      	subs	r3, #1
 8001508:	2b04      	cmp	r3, #4
 800150a:	f200 8175 	bhi.w	80017f8 <DCT+0x314>
 800150e:	a201      	add	r2, pc, #4	@ (adr r2, 8001514 <DCT+0x30>)
 8001510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001514:	08001529 	.word	0x08001529
 8001518:	080015a7 	.word	0x080015a7
 800151c:	0800166b 	.word	0x0800166b
 8001520:	080016e9 	.word	0x080016e9
 8001524:	08001769 	.word	0x08001769
          sum += pIn[n] * cos(M_PI * k * (n + 0.5) / n_inputs);
        }
        pOut[k] = 2.0f * sum;
      }
    #else
      for (uint32_t k = 0; k < n_filters; k++)
 8001528:	2300      	movs	r3, #0
 800152a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800152c:	e036      	b.n	800159c <DCT+0xb8>
      {
        pOut[k] = 0.0f;
 800152e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	4413      	add	r3, r2
 8001536:	f04f 0200 	mov.w	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
        row = k * n_inputs;
 800153c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800153e:	69fa      	ldr	r2, [r7, #28]
 8001540:	fb02 f303 	mul.w	r3, r2, r3
 8001544:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 0; n < n_inputs; n++)
 8001546:	2300      	movs	r3, #0
 8001548:	647b      	str	r3, [r7, #68]	@ 0x44
 800154a:	e020      	b.n	800158e <DCT+0xaa>
        {
          // pOut[k] += pIn[n] * 2.0f * cos(M_PI * k * (n + 0.5) / n_inputs);
          pOut[k] += pIn[n] * cosFact[row + n];
 800154c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	4413      	add	r3, r2
 8001554:	ed93 7a00 	vldr	s14, [r3]
 8001558:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	4413      	add	r3, r2
 8001560:	edd3 6a00 	vldr	s13, [r3]
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001568:	4413      	add	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	4413      	add	r3, r2
 8001570:	edd3 7a00 	vldr	s15, [r3]
 8001574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001578:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	4413      	add	r3, r2
 8001580:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001584:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t n = 0; n < n_inputs; n++)
 8001588:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800158a:	3301      	adds	r3, #1
 800158c:	647b      	str	r3, [r7, #68]	@ 0x44
 800158e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	429a      	cmp	r2, r3
 8001594:	d3da      	bcc.n	800154c <DCT+0x68>
      for (uint32_t k = 0; k < n_filters; k++)
 8001596:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001598:	3301      	adds	r3, #1
 800159a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800159c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d3c4      	bcc.n	800152e <DCT+0x4a>
        }
      }
    #endif /* USE_NAIVE_DCT */
      break;
 80015a4:	e129      	b.n	80017fa <DCT+0x316>
          sum += pIn[n] * cos(M_PI * k * (n + 0.5) / n_inputs);
        }
        pOut[k] = normalizer * 2.0f * sum;
      }
    #else
      sum = 0.0f;
 80015a6:	f04f 0300 	mov.w	r3, #0
 80015aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      for (uint32_t n = 0; n < n_inputs; n++)
 80015ac:	2300      	movs	r3, #0
 80015ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80015b0:	e00e      	b.n	80015d0 <DCT+0xec>
      {
        sum += pIn[n];
 80015b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	4413      	add	r3, r2
 80015ba:	edd3 7a00 	vldr	s15, [r3]
 80015be:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80015c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015c6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
      for (uint32_t n = 0; n < n_inputs; n++)
 80015ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015cc:	3301      	adds	r3, #1
 80015ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80015d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d3ec      	bcc.n	80015b2 <DCT+0xce>
      }
      pOut[0] = cosFact[0] * sum;
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80015e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	edc3 7a00 	vstr	s15, [r3]
      for (uint32_t k = 1; k < n_filters; k++)
 80015ec:	2301      	movs	r3, #1
 80015ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015f0:	e036      	b.n	8001660 <DCT+0x17c>
      {
        pOut[k] = 0.0f;
 80015f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	4413      	add	r3, r2
 80015fa:	f04f 0200 	mov.w	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
        row = k * n_inputs;
 8001600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001602:	69fa      	ldr	r2, [r7, #28]
 8001604:	fb02 f303 	mul.w	r3, r2, r3
 8001608:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 0; n < n_inputs; n++)
 800160a:	2300      	movs	r3, #0
 800160c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800160e:	e020      	b.n	8001652 <DCT+0x16e>
        {
          // pOut[k] += 2.0f / sqrtf(2 * n_inputs) * pIn[n] * cosf(M_PI * k * (n + 0.5) / n_inputs);
          pOut[k] += pIn[n] * cosFact[row + n];
 8001610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	4413      	add	r3, r2
 8001618:	ed93 7a00 	vldr	s14, [r3]
 800161c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	68ba      	ldr	r2, [r7, #8]
 8001622:	4413      	add	r3, r2
 8001624:	edd3 6a00 	vldr	s13, [r3]
 8001628:	693a      	ldr	r2, [r7, #16]
 800162a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800162c:	4413      	add	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	4413      	add	r3, r2
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800163c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	4413      	add	r3, r2
 8001644:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001648:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t n = 0; n < n_inputs; n++)
 800164c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800164e:	3301      	adds	r3, #1
 8001650:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001652:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	429a      	cmp	r2, r3
 8001658:	d3da      	bcc.n	8001610 <DCT+0x12c>
      for (uint32_t k = 1; k < n_filters; k++)
 800165a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800165c:	3301      	adds	r3, #1
 800165e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001660:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	429a      	cmp	r2, r3
 8001666:	d3c4      	bcc.n	80015f2 <DCT+0x10e>
        }
      }
    #endif /* USE_NAIVE_DCT */
      break;
 8001668:	e0c7      	b.n	80017fa <DCT+0x316>
          sum += pIn[n] * cos(M_PI * k * (n + 0.5) / n_inputs);
        }
        pOut[k] = normalizer * sum;
      }
    #else
      for (uint32_t k = 0; k < n_filters; k++)
 800166a:	2300      	movs	r3, #0
 800166c:	637b      	str	r3, [r7, #52]	@ 0x34
 800166e:	e036      	b.n	80016de <DCT+0x1fa>
      {
        pOut[k] = 0.0f;
 8001670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	4413      	add	r3, r2
 8001678:	f04f 0200 	mov.w	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
        row = k * n_inputs;
 800167e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001680:	69fa      	ldr	r2, [r7, #28]
 8001682:	fb02 f303 	mul.w	r3, r2, r3
 8001686:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 0; n < n_inputs; n++)
 8001688:	2300      	movs	r3, #0
 800168a:	633b      	str	r3, [r7, #48]	@ 0x30
 800168c:	e020      	b.n	80016d0 <DCT+0x1ec>
        {
          // pOut[k] += pIn[n] * 2.0f * cos(M_PI * k * (n + 0.5) / n_inputs);
          pOut[k] += pIn[n] * cosFact[row + n];
 800168e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	4413      	add	r3, r2
 8001696:	ed93 7a00 	vldr	s14, [r3]
 800169a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	68ba      	ldr	r2, [r7, #8]
 80016a0:	4413      	add	r3, r2
 80016a2:	edd3 6a00 	vldr	s13, [r3]
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016aa:	4413      	add	r3, r2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	4413      	add	r3, r2
 80016b2:	edd3 7a00 	vldr	s15, [r3]
 80016b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c6:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t n = 0; n < n_inputs; n++)
 80016ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016cc:	3301      	adds	r3, #1
 80016ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80016d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d3da      	bcc.n	800168e <DCT+0x1aa>
      for (uint32_t k = 0; k < n_filters; k++)
 80016d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016da:	3301      	adds	r3, #1
 80016dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80016de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d3c4      	bcc.n	8001670 <DCT+0x18c>
        }
      }
    #endif /* USE_NAIVE_DCT */
      break;
 80016e6:	e088      	b.n	80017fa <DCT+0x316>
          sum += pIn[n] * cos(M_PI * (k + 0.5) * n / n_inputs);
        }
        pOut[k] = pIn[0] + 2.0f * sum;
      }
    #else
      for (uint32_t k = 0; k < n_filters; k++)
 80016e8:	2300      	movs	r3, #0
 80016ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016ec:	e037      	b.n	800175e <DCT+0x27a>
      {
        sum = 0.0f;
 80016ee:	f04f 0300 	mov.w	r3, #0
 80016f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        row = k * n_inputs;
 80016f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016f6:	69fa      	ldr	r2, [r7, #28]
 80016f8:	fb02 f303 	mul.w	r3, r2, r3
 80016fc:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 1; n < n_inputs; n++)
 80016fe:	2301      	movs	r3, #1
 8001700:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001702:	e018      	b.n	8001736 <DCT+0x252>
        {
          // sum += pIn[n] * cos(M_PI * (k + 0.5) * n / n_inputs);
          sum += pIn[n] * cosFact[row + n];
 8001704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	68ba      	ldr	r2, [r7, #8]
 800170a:	4413      	add	r3, r2
 800170c:	ed93 7a00 	vldr	s14, [r3]
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001714:	4413      	add	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	697a      	ldr	r2, [r7, #20]
 800171a:	4413      	add	r3, r2
 800171c:	edd3 7a00 	vldr	s15, [r3]
 8001720:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001724:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001728:	ee77 7a27 	vadd.f32	s15, s14, s15
 800172c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        for (uint32_t n = 1; n < n_inputs; n++)
 8001730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001732:	3301      	adds	r3, #1
 8001734:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001736:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	429a      	cmp	r2, r3
 800173c:	d3e2      	bcc.n	8001704 <DCT+0x220>
        }
        pOut[k] = pIn[0] + sum;
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	ed93 7a00 	vldr	s14, [r3]
 8001744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	4413      	add	r3, r2
 800174c:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001750:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001754:	edc3 7a00 	vstr	s15, [r3]
      for (uint32_t k = 0; k < n_filters; k++)
 8001758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800175a:	3301      	adds	r3, #1
 800175c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800175e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	429a      	cmp	r2, r3
 8001764:	d3c3      	bcc.n	80016ee <DCT+0x20a>
      }
    #endif /* USE_NAIVE_DCT */
      break;
 8001766:	e048      	b.n	80017fa <DCT+0x316>
          sum += pIn[n] * cos(M_PI * (k + 0.5) * n / n_inputs);
        }
        pOut[k] = pIn[0] / sqrtf(n_inputs) + sqrtf(2.0 / n_inputs) * sum;
      }
    #else
      sum = pIn[0] * cosFact[0];
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	ed93 7a00 	vldr	s14, [r3]
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001778:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
      for (uint32_t k = 0; k < n_filters; k++)
 800177c:	2300      	movs	r3, #0
 800177e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001780:	e035      	b.n	80017ee <DCT+0x30a>
      {
        pOut[k] = sum;
 8001782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800178c:	601a      	str	r2, [r3, #0]
        row = k * n_inputs;
 800178e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001790:	69fa      	ldr	r2, [r7, #28]
 8001792:	fb02 f303 	mul.w	r3, r2, r3
 8001796:	613b      	str	r3, [r7, #16]
        for (uint32_t n = 1; n < n_inputs; n++)
 8001798:	2301      	movs	r3, #1
 800179a:	623b      	str	r3, [r7, #32]
 800179c:	e020      	b.n	80017e0 <DCT+0x2fc>
        {
          // pOut[k] += pIn[n] * sqrtf(2.0 / n_inputs) * cos(M_PI * (k + 0.5) * n / n_inputs);
          pOut[k] += pIn[n] * cosFact[row + n];
 800179e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	4413      	add	r3, r2
 80017a6:	ed93 7a00 	vldr	s14, [r3]
 80017aa:	6a3b      	ldr	r3, [r7, #32]
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	4413      	add	r3, r2
 80017b2:	edd3 6a00 	vldr	s13, [r3]
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	6a3b      	ldr	r3, [r7, #32]
 80017ba:	4413      	add	r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	697a      	ldr	r2, [r7, #20]
 80017c0:	4413      	add	r3, r2
 80017c2:	edd3 7a00 	vldr	s15, [r3]
 80017c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017d6:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t n = 1; n < n_inputs; n++)
 80017da:	6a3b      	ldr	r3, [r7, #32]
 80017dc:	3301      	adds	r3, #1
 80017de:	623b      	str	r3, [r7, #32]
 80017e0:	6a3a      	ldr	r2, [r7, #32]
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d3da      	bcc.n	800179e <DCT+0x2ba>
      for (uint32_t k = 0; k < n_filters; k++)
 80017e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ea:	3301      	adds	r3, #1
 80017ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80017ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d3c5      	bcc.n	8001782 <DCT+0x29e>
        }
      }
    #endif /* USE_NAIVE_DCT */
      break;
 80017f6:	e000      	b.n	80017fa <DCT+0x316>

    default:
      break;
 80017f8:	bf00      	nop
  }
}
 80017fa:	bf00      	nop
 80017fc:	3754      	adds	r7, #84	@ 0x54
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop

08001808 <buf_to_float_normed>:
 * @param      *pInSignal   points to input signal buffer
 * @param      *pOutSignal  points to output signal buffer
 * @param      len          signal length
 */
void buf_to_float_normed(int16_t *pInSignal, float32_t *pOutSignal, uint32_t len)
{
 8001808:	b480      	push	{r7}
 800180a:	b087      	sub	sp, #28
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  for (uint32_t i = 0; i < len; i++)
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	e016      	b.n	8001848 <buf_to_float_normed+0x40>
  {
    pOutSignal[i] = (float32_t) pInSignal[i] / (1 << 15);
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	4413      	add	r3, r2
 8001822:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001826:	ee07 3a90 	vmov	s15, r3
 800182a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	68ba      	ldr	r2, [r7, #8]
 8001834:	4413      	add	r3, r2
 8001836:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001860 <buf_to_float_normed+0x58>
 800183a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183e:	edc3 7a00 	vstr	s15, [r3]
  for (uint32_t i = 0; i < len; i++)
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	3301      	adds	r3, #1
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	429a      	cmp	r2, r3
 800184e:	d3e4      	bcc.n	800181a <buf_to_float_normed+0x12>
  }
}
 8001850:	bf00      	nop
 8001852:	bf00      	nop
 8001854:	371c      	adds	r7, #28
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	47000000 	.word	0x47000000

08001864 <SpectrogramColumn>:
 * @param      *pInSignal  points to the in-place input signal frame of length FFTLen.
 * @param      *pOutCol    points to  output Spectrogram column.
 * @return     None
 */
void SpectrogramColumn(SpectrogramTypeDef *S, float32_t *pInSignal, float32_t *pOutCol)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08c      	sub	sp, #48	@ 0x30
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  uint32_t frame_len = S->FrameLen;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t n_fft = S->FFTLen;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	695b      	ldr	r3, [r3, #20]
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *scratch_buffer = S->pScratch;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	623b      	str	r3, [r7, #32]
  float32_t first_energy;
  float32_t last_energy;

  /* In-place window application (on signal length, not entire n_fft) */
  /* @note: OK to typecast because hannWin content is not modified */
  arm_mult_f32(pInSignal, S->pWindow, pInSignal, frame_len);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	6899      	ldr	r1, [r3, #8]
 8001886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001888:	68ba      	ldr	r2, [r7, #8]
 800188a:	68b8      	ldr	r0, [r7, #8]
 800188c:	f00c fbdc 	bl	800e048 <arm_mult_f32>

  /* Zero pad if signal frame length is shorter than n_fft */
  memset(&pInSignal[frame_len], 0, n_fft - frame_len);
 8001890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	68ba      	ldr	r2, [r7, #8]
 8001896:	18d0      	adds	r0, r2, r3
 8001898:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800189a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	461a      	mov	r2, r3
 80018a0:	2100      	movs	r1, #0
 80018a2:	f00d fc21 	bl	800f0e8 <memset>

  /* FFT */
  arm_rfft_fast_f32(S->pRfft, pInSignal, scratch_buffer, 0);
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6818      	ldr	r0, [r3, #0]
 80018aa:	2300      	movs	r3, #0
 80018ac:	6a3a      	ldr	r2, [r7, #32]
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	f00b ff74 	bl	800d79c <arm_rfft_fast_f32>

  /* Power spectrum */
  first_energy = scratch_buffer[0] * scratch_buffer[0];
 80018b4:	6a3b      	ldr	r3, [r7, #32]
 80018b6:	ed93 7a00 	vldr	s14, [r3]
 80018ba:	6a3b      	ldr	r3, [r7, #32]
 80018bc:	edd3 7a00 	vldr	s15, [r3]
 80018c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c4:	edc7 7a07 	vstr	s15, [r7, #28]
  last_energy = scratch_buffer[1] * scratch_buffer[1];
 80018c8:	6a3b      	ldr	r3, [r7, #32]
 80018ca:	3304      	adds	r3, #4
 80018cc:	ed93 7a00 	vldr	s14, [r3]
 80018d0:	6a3b      	ldr	r3, [r7, #32]
 80018d2:	3304      	adds	r3, #4
 80018d4:	edd3 7a00 	vldr	s15, [r3]
 80018d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018dc:	edc7 7a06 	vstr	s15, [r7, #24]
  pOutCol[0] = first_energy;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	69fa      	ldr	r2, [r7, #28]
 80018e4:	601a      	str	r2, [r3, #0]
  arm_cmplx_mag_squared_f32(&scratch_buffer[2], &pOutCol[1], (n_fft / 2) - 1);
 80018e6:	6a3b      	ldr	r3, [r7, #32]
 80018e8:	f103 0008 	add.w	r0, r3, #8
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	1d19      	adds	r1, r3, #4
 80018f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f2:	085b      	lsrs	r3, r3, #1
 80018f4:	3b01      	subs	r3, #1
 80018f6:	461a      	mov	r2, r3
 80018f8:	f00c fb36 	bl	800df68 <arm_cmplx_mag_squared_f32>
  pOutCol[n_fft / 2] = last_energy;
 80018fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fe:	085b      	lsrs	r3, r3, #1
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	601a      	str	r2, [r3, #0]

  /* Magnitude spectrum */
  if (S->Type == SPECTRUM_TYPE_MAGNITUDE)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	791b      	ldrb	r3, [r3, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d12c      	bne.n	800196c <SpectrogramColumn+0x108>
  {
    for (uint32_t i = 0; i < (n_fft / 2) + 1; i++)
 8001912:	2300      	movs	r3, #0
 8001914:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001916:	e023      	b.n	8001960 <SpectrogramColumn+0xfc>
    {
      arm_sqrt_f32(pOutCol[i], &pOutCol[i]);
 8001918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	4413      	add	r3, r2
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	440b      	add	r3, r1
 800192a:	617a      	str	r2, [r7, #20]
 800192c:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 800192e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001932:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193a:	db09      	blt.n	8001950 <SpectrogramColumn+0xec>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 800193c:	ed97 0a05 	vldr	s0, [r7, #20]
 8001940:	f010 f930 	bl	8011ba4 <sqrtf>
 8001944:	eef0 7a40 	vmov.f32	s15, s0
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	edc3 7a00 	vstr	s15, [r3]
#endif

      return (ARM_MATH_SUCCESS);
 800194e:	e004      	b.n	800195a <SpectrogramColumn+0xf6>
    }
    else
    {
      *pOut = 0.0f;
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	f04f 0200 	mov.w	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8001958:	bf00      	nop
    for (uint32_t i = 0; i < (n_fft / 2) + 1; i++)
 800195a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800195c:	3301      	adds	r3, #1
 800195e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001962:	085b      	lsrs	r3, r3, #1
 8001964:	3301      	adds	r3, #1
 8001966:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001968:	429a      	cmp	r2, r3
 800196a:	d3d5      	bcc.n	8001918 <SpectrogramColumn+0xb4>
    }
  }
}
 800196c:	bf00      	nop
 800196e:	3730      	adds	r7, #48	@ 0x30
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <LogMelSpectrogramColumn>:
 * @param      *pInSignal  points to input signal frame of length FFTLen.
 * @param      *pOutCol    points to  output Log-Mel Spectrogram column.
 * @return     None
 */
void LogMelSpectrogramColumn(LogMelSpectrogramTypeDef *S, float32_t *pInSignal, float32_t *pOutCol)
{
 8001974:	b590      	push	{r4, r7, lr}
 8001976:	b08f      	sub	sp, #60	@ 0x3c
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
  uint32_t n_mels = S->MelSpectrogramConf->MelFilter->NumMels;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	623b      	str	r3, [r7, #32]
  float32_t top_dB = S->TopdB;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	61fb      	str	r3, [r7, #28]
  float32_t ref = S->Ref;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	61bb      	str	r3, [r7, #24]
  float32_t *tmp_buffer = S->MelSpectrogramConf->SpectrogramConf->pScratch;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	617b      	str	r3, [r7, #20]

  SpectrogramColumn(S->MelSpectrogramConf->SpectrogramConf, pInSignal, tmp_buffer);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	697a      	ldr	r2, [r7, #20]
 80019a8:	68b9      	ldr	r1, [r7, #8]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff ff5a 	bl	8001864 <SpectrogramColumn>

  /* Mel Filter Banks Application to power spectrum column */
  MelFilterbank(S->MelSpectrogramConf->MelFilter, tmp_buffer, pOutCol);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	6979      	ldr	r1, [r7, #20]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 f8c0 	bl	8001b40 <MelFilterbank>

  /* Scaling */
  for (uint32_t i = 0; i < n_mels; i++) {
 80019c0:	2300      	movs	r3, #0
 80019c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80019c4:	e012      	b.n	80019ec <LogMelSpectrogramColumn+0x78>
    pOutCol[i] /= ref;
 80019c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	edd3 6a00 	vldr	s13, [r3]
 80019d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	ed97 7a06 	vldr	s14, [r7, #24]
 80019de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019e2:	edc3 7a00 	vstr	s15, [r3]
  for (uint32_t i = 0; i < n_mels; i++) {
 80019e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019e8:	3301      	adds	r3, #1
 80019ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80019ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80019ee:	6a3b      	ldr	r3, [r7, #32]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d3e8      	bcc.n	80019c6 <LogMelSpectrogramColumn+0x52>
  }

  /* Avoid log of zero or a negative number */
  for (uint32_t i = 0; i < n_mels; i++) {
 80019f4:	2300      	movs	r3, #0
 80019f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80019f8:	e014      	b.n	8001a24 <LogMelSpectrogramColumn+0xb0>
    if (pOutCol[i] <= 0.0f) {
 80019fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	4413      	add	r3, r2
 8001a02:	edd3 7a00 	vldr	s15, [r3]
 8001a06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0e:	d806      	bhi.n	8001a1e <LogMelSpectrogramColumn+0xaa>
      pOutCol[i] = FLT_MIN;
 8001a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001a1c:	601a      	str	r2, [r3, #0]
  for (uint32_t i = 0; i < n_mels; i++) {
 8001a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a20:	3301      	adds	r3, #1
 8001a22:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a26:	6a3b      	ldr	r3, [r7, #32]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d3e6      	bcc.n	80019fa <LogMelSpectrogramColumn+0x86>
    }
  }

  if (S->LogFormula == LOGMELSPECTROGRAM_SCALE_DB)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	791b      	ldrb	r3, [r3, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d14a      	bne.n	8001aca <LogMelSpectrogramColumn+0x156>
  {
    /* Convert power spectrogram to decibel */
    for (uint32_t i = 0; i < n_mels; i++) {
 8001a34:	2300      	movs	r3, #0
 8001a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a38:	e018      	b.n	8001a6c <LogMelSpectrogramColumn+0xf8>
      pOutCol[i] = 10.0f * log10f(pOutCol[i]);
 8001a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	edd3 7a00 	vldr	s15, [r3]
 8001a46:	eeb0 0a67 	vmov.f32	s0, s15
 8001a4a:	f010 f87d 	bl	8011b48 <log10f>
 8001a4e:	eef0 7a40 	vmov.f32	s15, s0
 8001a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001a5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a62:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < n_mels; i++) {
 8001a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a68:	3301      	adds	r3, #1
 8001a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a6e:	6a3b      	ldr	r3, [r7, #32]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d3e2      	bcc.n	8001a3a <LogMelSpectrogramColumn+0xc6>
    }

    /* Threshold output to -top_dB dB */
    for (uint32_t i = 0; i < n_mels; i++) {
 8001a74:	2300      	movs	r3, #0
 8001a76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a78:	e022      	b.n	8001ac0 <LogMelSpectrogramColumn+0x14c>
      pOutCol[i] = (pOutCol[i] < -top_dB) ? (-top_dB) : (pOutCol[i]);
 8001a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	4413      	add	r3, r2
 8001a82:	ed93 7a00 	vldr	s14, [r3]
 8001a86:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a8a:	eef1 7a67 	vneg.f32	s15, s15
 8001a8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a96:	d504      	bpl.n	8001aa2 <LogMelSpectrogramColumn+0x12e>
 8001a98:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a9c:	eef1 7a67 	vneg.f32	s15, s15
 8001aa0:	e005      	b.n	8001aae <LogMelSpectrogramColumn+0x13a>
 8001aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	edd3 7a00 	vldr	s15, [r3]
 8001aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < n_mels; i++) {
 8001aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001abc:	3301      	adds	r3, #1
 8001abe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ac0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ac2:	6a3b      	ldr	r3, [r7, #32]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d3d8      	bcc.n	8001a7a <LogMelSpectrogramColumn+0x106>
    for (uint32_t i = 0; i < n_mels; i++) {
      pOutCol[i] = logf(pOutCol[i]);
    }
  }

}
 8001ac8:	e01b      	b.n	8001b02 <LogMelSpectrogramColumn+0x18e>
    for (uint32_t i = 0; i < n_mels; i++) {
 8001aca:	2300      	movs	r3, #0
 8001acc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ace:	e014      	b.n	8001afa <LogMelSpectrogramColumn+0x186>
      pOutCol[i] = logf(pOutCol[i]);
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	edd3 7a00 	vldr	s15, [r3]
 8001adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	18d4      	adds	r4, r2, r3
 8001ae4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ae8:	f010 f87a 	bl	8011be0 <logf>
 8001aec:	eef0 7a40 	vmov.f32	s15, s0
 8001af0:	edc4 7a00 	vstr	s15, [r4]
    for (uint32_t i = 0; i < n_mels; i++) {
 8001af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af6:	3301      	adds	r3, #1
 8001af8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001afc:	6a3b      	ldr	r3, [r7, #32]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d3e6      	bcc.n	8001ad0 <LogMelSpectrogramColumn+0x15c>
}
 8001b02:	bf00      	nop
 8001b04:	373c      	adds	r7, #60	@ 0x3c
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd90      	pop	{r4, r7, pc}

08001b0a <MfccColumn>:
 * @param      *pInSignal  points to input signal frame of length FFTLen.
 * @param      *pOutCol    points to  output MFCC spectrogram column.
 * @return     None
 */
void MfccColumn(MfccTypeDef *S, float32_t *pInSignal, float32_t *pOutCol)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b086      	sub	sp, #24
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	60f8      	str	r0, [r7, #12]
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
  float32_t *tmp_buffer = S->pScratch;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	617b      	str	r3, [r7, #20]

  LogMelSpectrogramColumn(S->LogMelConf, pInSignal, tmp_buffer);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	697a      	ldr	r2, [r7, #20]
 8001b22:	68b9      	ldr	r1, [r7, #8]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff ff25 	bl	8001974 <LogMelSpectrogramColumn>

  /* DCT for computing MFCCs from spectrogram slice. */
  DCT(S->pDCT, tmp_buffer, pOutCol);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6979      	ldr	r1, [r7, #20]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff fcd6 	bl	80014e4 <DCT>
}
 8001b38:	bf00      	nop
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <MelFilterbank>:
 * @param      *M          points to an instance of the floating-point MelFilterbank structure.
 * @param      *pSpectrCol points to the input spectrogram slice of length FFTLen / 2.
 * @param      *pMelCol    points to the output mel energies in each filterbank.
 */
void MelFilterbank(MelFilterTypeDef *M, float32_t *pSpectrCol, float32_t *pMelCol)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b08d      	sub	sp, #52	@ 0x34
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	607a      	str	r2, [r7, #4]
  uint16_t start_idx;
  uint16_t stop_idx;
  uint32_t *pStart_idxs = M->pStartIndices;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	61fb      	str	r3, [r7, #28]
  uint32_t *pStop_idxs = M->pStopIndices;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	61bb      	str	r3, [r7, #24]
  float32_t *pCoefs = M->pCoefficients;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t n_mels = M->NumMels;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	617b      	str	r3, [r7, #20]
  float32_t sum;

  for (uint32_t i = 0; i < n_mels; i++)
 8001b64:	2300      	movs	r3, #0
 8001b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b68:	e034      	b.n	8001bd4 <MelFilterbank+0x94>
  {
    start_idx = pStart_idxs[i];
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	69fa      	ldr	r2, [r7, #28]
 8001b70:	4413      	add	r3, r2
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	827b      	strh	r3, [r7, #18]
    stop_idx = pStop_idxs[i];
 8001b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	823b      	strh	r3, [r7, #16]
    sum = 0.0f;
 8001b82:	f04f 0300 	mov.w	r3, #0
 8001b86:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (uint32_t j = start_idx; j <= stop_idx; j++)
 8001b88:	8a7b      	ldrh	r3, [r7, #18]
 8001b8a:	623b      	str	r3, [r7, #32]
 8001b8c:	e015      	b.n	8001bba <MelFilterbank+0x7a>
    {
      sum += pSpectrCol[j] * (*pCoefs++);
 8001b8e:	6a3b      	ldr	r3, [r7, #32]
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	4413      	add	r3, r2
 8001b96:	ed93 7a00 	vldr	s14, [r3]
 8001b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b9c:	1d1a      	adds	r2, r3, #4
 8001b9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001ba0:	edd3 7a00 	vldr	s15, [r3]
 8001ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ba8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    for (uint32_t j = start_idx; j <= stop_idx; j++)
 8001bb4:	6a3b      	ldr	r3, [r7, #32]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	623b      	str	r3, [r7, #32]
 8001bba:	8a3b      	ldrh	r3, [r7, #16]
 8001bbc:	6a3a      	ldr	r2, [r7, #32]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d9e5      	bls.n	8001b8e <MelFilterbank+0x4e>
    }
    pMelCol[i] = sum;
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	4413      	add	r3, r2
 8001bca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001bcc:	601a      	str	r2, [r3, #0]
  for (uint32_t i = 0; i < n_mels; i++)
 8001bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d3c6      	bcc.n	8001b6a <MelFilterbank+0x2a>
  }
}
 8001bdc:	bf00      	nop
 8001bde:	bf00      	nop
 8001be0:	3734      	adds	r7, #52	@ 0x34
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf2:	2003      	movs	r0, #3
 8001bf4:	f000 f9a2 	bl	8001f3c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001bf8:	f002 f8b0 	bl	8003d5c <HAL_RCC_GetSysClockFreq>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <HAL_Init+0x68>)
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	0a1b      	lsrs	r3, r3, #8
 8001c04:	f003 030f 	and.w	r3, r3, #15
 8001c08:	4913      	ldr	r1, [pc, #76]	@ (8001c58 <HAL_Init+0x6c>)
 8001c0a:	5ccb      	ldrb	r3, [r1, r3]
 8001c0c:	f003 031f 	and.w	r3, r3, #31
 8001c10:	fa22 f303 	lsr.w	r3, r2, r3
 8001c14:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <HAL_Init+0x68>)
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001c58 <HAL_Init+0x6c>)
 8001c20:	5cd3      	ldrb	r3, [r2, r3]
 8001c22:	f003 031f 	and.w	r3, r3, #31
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	fa22 f303 	lsr.w	r3, r2, r3
 8001c2c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c5c <HAL_Init+0x70>)
 8001c2e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c30:	4a0b      	ldr	r2, [pc, #44]	@ (8001c60 <HAL_Init+0x74>)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c36:	200f      	movs	r0, #15
 8001c38:	f000 f814 	bl	8001c64 <HAL_InitTick>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e002      	b.n	8001c4c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c46:	f7ff f971 	bl	8000f2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	58024400 	.word	0x58024400
 8001c58:	08011fc0 	.word	0x08011fc0
 8001c5c:	24000004 	.word	0x24000004
 8001c60:	24000000 	.word	0x24000000

08001c64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001c6c:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <HAL_InitTick+0x60>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e021      	b.n	8001cbc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001c78:	4b13      	ldr	r3, [pc, #76]	@ (8001cc8 <HAL_InitTick+0x64>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <HAL_InitTick+0x60>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	4619      	mov	r1, r3
 8001c82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f000 f987 	bl	8001fa2 <HAL_SYSTICK_Config>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e00e      	b.n	8001cbc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b0f      	cmp	r3, #15
 8001ca2:	d80a      	bhi.n	8001cba <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cac:	f000 f951 	bl	8001f52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cb0:	4a06      	ldr	r2, [pc, #24]	@ (8001ccc <HAL_InitTick+0x68>)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	e000      	b.n	8001cbc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	2400000c 	.word	0x2400000c
 8001cc8:	24000000 	.word	0x24000000
 8001ccc:	24000008 	.word	0x24000008

08001cd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	@ (8001cf0 <HAL_IncTick+0x20>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b06      	ldr	r3, [pc, #24]	@ (8001cf4 <HAL_IncTick+0x24>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4413      	add	r3, r2
 8001ce0:	4a04      	ldr	r2, [pc, #16]	@ (8001cf4 <HAL_IncTick+0x24>)
 8001ce2:	6013      	str	r3, [r2, #0]
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	2400000c 	.word	0x2400000c
 8001cf4:	2401fb40 	.word	0x2401fb40

08001cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cfc:	4b03      	ldr	r3, [pc, #12]	@ (8001d0c <HAL_GetTick+0x14>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	2401fb40 	.word	0x2401fb40

08001d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d18:	f7ff ffee 	bl	8001cf8 <HAL_GetTick>
 8001d1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d28:	d005      	beq.n	8001d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d54 <HAL_Delay+0x44>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4413      	add	r3, r2
 8001d34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d36:	bf00      	nop
 8001d38:	f7ff ffde 	bl	8001cf8 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d8f7      	bhi.n	8001d38 <HAL_Delay+0x28>
  {
  }
}
 8001d48:	bf00      	nop
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	2400000c 	.word	0x2400000c

08001d58 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001d5c:	4b03      	ldr	r3, [pc, #12]	@ (8001d6c <HAL_GetREVID+0x14>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	0c1b      	lsrs	r3, r3, #16
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr
 8001d6c:	5c001000 	.word	0x5c001000

08001d70 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001d7a:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001d7c:	685a      	ldr	r2, [r3, #4]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	43db      	mvns	r3, r3
 8001d82:	401a      	ands	r2, r3
 8001d84:	4904      	ldr	r1, [pc, #16]	@ (8001d98 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	604b      	str	r3, [r1, #4]
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr
 8001d98:	58000400 	.word	0x58000400

08001d9c <__NVIC_SetPriorityGrouping>:
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dac:	4b0b      	ldr	r3, [pc, #44]	@ (8001ddc <__NVIC_SetPriorityGrouping+0x40>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001db8:	4013      	ands	r3, r2
 8001dba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001dc4:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <__NVIC_SetPriorityGrouping+0x44>)
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dca:	4a04      	ldr	r2, [pc, #16]	@ (8001ddc <__NVIC_SetPriorityGrouping+0x40>)
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	60d3      	str	r3, [r2, #12]
}
 8001dd0:	bf00      	nop
 8001dd2:	3714      	adds	r7, #20
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	e000ed00 	.word	0xe000ed00
 8001de0:	05fa0000 	.word	0x05fa0000

08001de4 <__NVIC_GetPriorityGrouping>:
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001de8:	4b04      	ldr	r3, [pc, #16]	@ (8001dfc <__NVIC_GetPriorityGrouping+0x18>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	0a1b      	lsrs	r3, r3, #8
 8001dee:	f003 0307 	and.w	r3, r3, #7
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	e000ed00 	.word	0xe000ed00

08001e00 <__NVIC_EnableIRQ>:
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	db0b      	blt.n	8001e2a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e12:	88fb      	ldrh	r3, [r7, #6]
 8001e14:	f003 021f 	and.w	r2, r3, #31
 8001e18:	4907      	ldr	r1, [pc, #28]	@ (8001e38 <__NVIC_EnableIRQ+0x38>)
 8001e1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e1e:	095b      	lsrs	r3, r3, #5
 8001e20:	2001      	movs	r0, #1
 8001e22:	fa00 f202 	lsl.w	r2, r0, r2
 8001e26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e2a:	bf00      	nop
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000e100 	.word	0xe000e100

08001e3c <__NVIC_SetPriority>:
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	6039      	str	r1, [r7, #0]
 8001e46:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	db0a      	blt.n	8001e66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	490c      	ldr	r1, [pc, #48]	@ (8001e88 <__NVIC_SetPriority+0x4c>)
 8001e56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e5a:	0112      	lsls	r2, r2, #4
 8001e5c:	b2d2      	uxtb	r2, r2
 8001e5e:	440b      	add	r3, r1
 8001e60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001e64:	e00a      	b.n	8001e7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	4908      	ldr	r1, [pc, #32]	@ (8001e8c <__NVIC_SetPriority+0x50>)
 8001e6c:	88fb      	ldrh	r3, [r7, #6]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	3b04      	subs	r3, #4
 8001e74:	0112      	lsls	r2, r2, #4
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	440b      	add	r3, r1
 8001e7a:	761a      	strb	r2, [r3, #24]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	e000e100 	.word	0xe000e100
 8001e8c:	e000ed00 	.word	0xe000ed00

08001e90 <NVIC_EncodePriority>:
{
 8001e90:	b480      	push	{r7}
 8001e92:	b089      	sub	sp, #36	@ 0x24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f1c3 0307 	rsb	r3, r3, #7
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	bf28      	it	cs
 8001eae:	2304      	movcs	r3, #4
 8001eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	2b06      	cmp	r3, #6
 8001eb8:	d902      	bls.n	8001ec0 <NVIC_EncodePriority+0x30>
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3b03      	subs	r3, #3
 8001ebe:	e000      	b.n	8001ec2 <NVIC_EncodePriority+0x32>
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43da      	mvns	r2, r3
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee2:	43d9      	mvns	r1, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee8:	4313      	orrs	r3, r2
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3724      	adds	r7, #36	@ 0x24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
	...

08001ef8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f08:	d301      	bcc.n	8001f0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e00f      	b.n	8001f2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001f38 <SysTick_Config+0x40>)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	3b01      	subs	r3, #1
 8001f14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f16:	210f      	movs	r1, #15
 8001f18:	f04f 30ff 	mov.w	r0, #4294967295
 8001f1c:	f7ff ff8e 	bl	8001e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f20:	4b05      	ldr	r3, [pc, #20]	@ (8001f38 <SysTick_Config+0x40>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f26:	4b04      	ldr	r3, [pc, #16]	@ (8001f38 <SysTick_Config+0x40>)
 8001f28:	2207      	movs	r2, #7
 8001f2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	e000e010 	.word	0xe000e010

08001f3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7ff ff29 	bl	8001d9c <__NVIC_SetPriorityGrouping>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b086      	sub	sp, #24
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	4603      	mov	r3, r0
 8001f5a:	60b9      	str	r1, [r7, #8]
 8001f5c:	607a      	str	r2, [r7, #4]
 8001f5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f60:	f7ff ff40 	bl	8001de4 <__NVIC_GetPriorityGrouping>
 8001f64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	6978      	ldr	r0, [r7, #20]
 8001f6c:	f7ff ff90 	bl	8001e90 <NVIC_EncodePriority>
 8001f70:	4602      	mov	r2, r0
 8001f72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f76:	4611      	mov	r1, r2
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff5f 	bl	8001e3c <__NVIC_SetPriority>
}
 8001f7e:	bf00      	nop
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff33 	bl	8001e00 <__NVIC_EnableIRQ>
}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b082      	sub	sp, #8
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff ffa4 	bl	8001ef8 <SysTick_Config>
 8001fb0:	4603      	mov	r3, r0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
	...

08001fbc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001fc0:	f3bf 8f5f 	dmb	sy
}
 8001fc4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001fc6:	4b07      	ldr	r3, [pc, #28]	@ (8001fe4 <HAL_MPU_Disable+0x28>)
 8001fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fca:	4a06      	ldr	r2, [pc, #24]	@ (8001fe4 <HAL_MPU_Disable+0x28>)
 8001fcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fd0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001fd2:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <HAL_MPU_Disable+0x2c>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	605a      	str	r2, [r3, #4]
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	e000ed00 	.word	0xe000ed00
 8001fe8:	e000ed90 	.word	0xe000ed90

08001fec <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001ff4:	4a0b      	ldr	r2, [pc, #44]	@ (8002024 <HAL_MPU_Enable+0x38>)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8002028 <HAL_MPU_Enable+0x3c>)
 8002000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002002:	4a09      	ldr	r2, [pc, #36]	@ (8002028 <HAL_MPU_Enable+0x3c>)
 8002004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002008:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800200a:	f3bf 8f4f 	dsb	sy
}
 800200e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002010:	f3bf 8f6f 	isb	sy
}
 8002014:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000ed90 	.word	0xe000ed90
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	785a      	ldrb	r2, [r3, #1]
 8002038:	4b1b      	ldr	r3, [pc, #108]	@ (80020a8 <HAL_MPU_ConfigRegion+0x7c>)
 800203a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800203c:	4b1a      	ldr	r3, [pc, #104]	@ (80020a8 <HAL_MPU_ConfigRegion+0x7c>)
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	4a19      	ldr	r2, [pc, #100]	@ (80020a8 <HAL_MPU_ConfigRegion+0x7c>)
 8002042:	f023 0301 	bic.w	r3, r3, #1
 8002046:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002048:	4a17      	ldr	r2, [pc, #92]	@ (80020a8 <HAL_MPU_ConfigRegion+0x7c>)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	7b1b      	ldrb	r3, [r3, #12]
 8002054:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	7adb      	ldrb	r3, [r3, #11]
 800205a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800205c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	7a9b      	ldrb	r3, [r3, #10]
 8002062:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002064:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	7b5b      	ldrb	r3, [r3, #13]
 800206a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800206c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	7b9b      	ldrb	r3, [r3, #14]
 8002072:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002074:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	7bdb      	ldrb	r3, [r3, #15]
 800207a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800207c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	7a5b      	ldrb	r3, [r3, #9]
 8002082:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002084:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	7a1b      	ldrb	r3, [r3, #8]
 800208a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800208c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	7812      	ldrb	r2, [r2, #0]
 8002092:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002094:	4a04      	ldr	r2, [pc, #16]	@ (80020a8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002096:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002098:	6113      	str	r3, [r2, #16]
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	e000ed90 	.word	0xe000ed90

080020ac <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
 80020b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020ba:	2300      	movs	r3, #0
 80020bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e226      	b.n	8002516 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d101      	bne.n	80020d6 <HAL_DMA_Start_IT+0x2a>
 80020d2:	2302      	movs	r3, #2
 80020d4:	e21f      	b.n	8002516 <HAL_DMA_Start_IT+0x46a>
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2201      	movs	r2, #1
 80020da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	f040 820a 	bne.w	8002500 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2202      	movs	r2, #2
 80020f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2200      	movs	r2, #0
 80020f8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a68      	ldr	r2, [pc, #416]	@ (80022a0 <HAL_DMA_Start_IT+0x1f4>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d04a      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a66      	ldr	r2, [pc, #408]	@ (80022a4 <HAL_DMA_Start_IT+0x1f8>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d045      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a65      	ldr	r2, [pc, #404]	@ (80022a8 <HAL_DMA_Start_IT+0x1fc>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d040      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a63      	ldr	r2, [pc, #396]	@ (80022ac <HAL_DMA_Start_IT+0x200>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d03b      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a62      	ldr	r2, [pc, #392]	@ (80022b0 <HAL_DMA_Start_IT+0x204>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d036      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a60      	ldr	r2, [pc, #384]	@ (80022b4 <HAL_DMA_Start_IT+0x208>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d031      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a5f      	ldr	r2, [pc, #380]	@ (80022b8 <HAL_DMA_Start_IT+0x20c>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d02c      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a5d      	ldr	r2, [pc, #372]	@ (80022bc <HAL_DMA_Start_IT+0x210>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d027      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a5c      	ldr	r2, [pc, #368]	@ (80022c0 <HAL_DMA_Start_IT+0x214>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d022      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a5a      	ldr	r2, [pc, #360]	@ (80022c4 <HAL_DMA_Start_IT+0x218>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d01d      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a59      	ldr	r2, [pc, #356]	@ (80022c8 <HAL_DMA_Start_IT+0x21c>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d018      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a57      	ldr	r2, [pc, #348]	@ (80022cc <HAL_DMA_Start_IT+0x220>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d013      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a56      	ldr	r2, [pc, #344]	@ (80022d0 <HAL_DMA_Start_IT+0x224>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d00e      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a54      	ldr	r2, [pc, #336]	@ (80022d4 <HAL_DMA_Start_IT+0x228>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d009      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a53      	ldr	r2, [pc, #332]	@ (80022d8 <HAL_DMA_Start_IT+0x22c>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d004      	beq.n	800219a <HAL_DMA_Start_IT+0xee>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a51      	ldr	r2, [pc, #324]	@ (80022dc <HAL_DMA_Start_IT+0x230>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d108      	bne.n	80021ac <HAL_DMA_Start_IT+0x100>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f022 0201 	bic.w	r2, r2, #1
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	e007      	b.n	80021bc <HAL_DMA_Start_IT+0x110>
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 0201 	bic.w	r2, r2, #1
 80021ba:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	68b9      	ldr	r1, [r7, #8]
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 f9dc 	bl	8002580 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a34      	ldr	r2, [pc, #208]	@ (80022a0 <HAL_DMA_Start_IT+0x1f4>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d04a      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a33      	ldr	r2, [pc, #204]	@ (80022a4 <HAL_DMA_Start_IT+0x1f8>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d045      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a31      	ldr	r2, [pc, #196]	@ (80022a8 <HAL_DMA_Start_IT+0x1fc>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d040      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a30      	ldr	r2, [pc, #192]	@ (80022ac <HAL_DMA_Start_IT+0x200>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d03b      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a2e      	ldr	r2, [pc, #184]	@ (80022b0 <HAL_DMA_Start_IT+0x204>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d036      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a2d      	ldr	r2, [pc, #180]	@ (80022b4 <HAL_DMA_Start_IT+0x208>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d031      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a2b      	ldr	r2, [pc, #172]	@ (80022b8 <HAL_DMA_Start_IT+0x20c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d02c      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a2a      	ldr	r2, [pc, #168]	@ (80022bc <HAL_DMA_Start_IT+0x210>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d027      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a28      	ldr	r2, [pc, #160]	@ (80022c0 <HAL_DMA_Start_IT+0x214>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d022      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a27      	ldr	r2, [pc, #156]	@ (80022c4 <HAL_DMA_Start_IT+0x218>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d01d      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a25      	ldr	r2, [pc, #148]	@ (80022c8 <HAL_DMA_Start_IT+0x21c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d018      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a24      	ldr	r2, [pc, #144]	@ (80022cc <HAL_DMA_Start_IT+0x220>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d013      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a22      	ldr	r2, [pc, #136]	@ (80022d0 <HAL_DMA_Start_IT+0x224>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d00e      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a21      	ldr	r2, [pc, #132]	@ (80022d4 <HAL_DMA_Start_IT+0x228>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d009      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a1f      	ldr	r2, [pc, #124]	@ (80022d8 <HAL_DMA_Start_IT+0x22c>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d004      	beq.n	8002268 <HAL_DMA_Start_IT+0x1bc>
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a1e      	ldr	r2, [pc, #120]	@ (80022dc <HAL_DMA_Start_IT+0x230>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d101      	bne.n	800226c <HAL_DMA_Start_IT+0x1c0>
 8002268:	2301      	movs	r3, #1
 800226a:	e000      	b.n	800226e <HAL_DMA_Start_IT+0x1c2>
 800226c:	2300      	movs	r3, #0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d036      	beq.n	80022e0 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f023 021e 	bic.w	r2, r3, #30
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f042 0216 	orr.w	r2, r2, #22
 8002284:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	2b00      	cmp	r3, #0
 800228c:	d03e      	beq.n	800230c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f042 0208 	orr.w	r2, r2, #8
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	e035      	b.n	800230c <HAL_DMA_Start_IT+0x260>
 80022a0:	40020010 	.word	0x40020010
 80022a4:	40020028 	.word	0x40020028
 80022a8:	40020040 	.word	0x40020040
 80022ac:	40020058 	.word	0x40020058
 80022b0:	40020070 	.word	0x40020070
 80022b4:	40020088 	.word	0x40020088
 80022b8:	400200a0 	.word	0x400200a0
 80022bc:	400200b8 	.word	0x400200b8
 80022c0:	40020410 	.word	0x40020410
 80022c4:	40020428 	.word	0x40020428
 80022c8:	40020440 	.word	0x40020440
 80022cc:	40020458 	.word	0x40020458
 80022d0:	40020470 	.word	0x40020470
 80022d4:	40020488 	.word	0x40020488
 80022d8:	400204a0 	.word	0x400204a0
 80022dc:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f023 020e 	bic.w	r2, r3, #14
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f042 020a 	orr.w	r2, r2, #10
 80022f2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d007      	beq.n	800230c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f042 0204 	orr.w	r2, r2, #4
 800230a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a83      	ldr	r2, [pc, #524]	@ (8002520 <HAL_DMA_Start_IT+0x474>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d072      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a82      	ldr	r2, [pc, #520]	@ (8002524 <HAL_DMA_Start_IT+0x478>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d06d      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a80      	ldr	r2, [pc, #512]	@ (8002528 <HAL_DMA_Start_IT+0x47c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d068      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a7f      	ldr	r2, [pc, #508]	@ (800252c <HAL_DMA_Start_IT+0x480>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d063      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a7d      	ldr	r2, [pc, #500]	@ (8002530 <HAL_DMA_Start_IT+0x484>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d05e      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a7c      	ldr	r2, [pc, #496]	@ (8002534 <HAL_DMA_Start_IT+0x488>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d059      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a7a      	ldr	r2, [pc, #488]	@ (8002538 <HAL_DMA_Start_IT+0x48c>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d054      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a79      	ldr	r2, [pc, #484]	@ (800253c <HAL_DMA_Start_IT+0x490>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d04f      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a77      	ldr	r2, [pc, #476]	@ (8002540 <HAL_DMA_Start_IT+0x494>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d04a      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a76      	ldr	r2, [pc, #472]	@ (8002544 <HAL_DMA_Start_IT+0x498>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d045      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a74      	ldr	r2, [pc, #464]	@ (8002548 <HAL_DMA_Start_IT+0x49c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d040      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a73      	ldr	r2, [pc, #460]	@ (800254c <HAL_DMA_Start_IT+0x4a0>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d03b      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a71      	ldr	r2, [pc, #452]	@ (8002550 <HAL_DMA_Start_IT+0x4a4>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d036      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a70      	ldr	r2, [pc, #448]	@ (8002554 <HAL_DMA_Start_IT+0x4a8>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d031      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a6e      	ldr	r2, [pc, #440]	@ (8002558 <HAL_DMA_Start_IT+0x4ac>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d02c      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a6d      	ldr	r2, [pc, #436]	@ (800255c <HAL_DMA_Start_IT+0x4b0>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d027      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a6b      	ldr	r2, [pc, #428]	@ (8002560 <HAL_DMA_Start_IT+0x4b4>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d022      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a6a      	ldr	r2, [pc, #424]	@ (8002564 <HAL_DMA_Start_IT+0x4b8>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d01d      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a68      	ldr	r2, [pc, #416]	@ (8002568 <HAL_DMA_Start_IT+0x4bc>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d018      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a67      	ldr	r2, [pc, #412]	@ (800256c <HAL_DMA_Start_IT+0x4c0>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d013      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a65      	ldr	r2, [pc, #404]	@ (8002570 <HAL_DMA_Start_IT+0x4c4>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d00e      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a64      	ldr	r2, [pc, #400]	@ (8002574 <HAL_DMA_Start_IT+0x4c8>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d009      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a62      	ldr	r2, [pc, #392]	@ (8002578 <HAL_DMA_Start_IT+0x4cc>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d004      	beq.n	80023fc <HAL_DMA_Start_IT+0x350>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a61      	ldr	r2, [pc, #388]	@ (800257c <HAL_DMA_Start_IT+0x4d0>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d101      	bne.n	8002400 <HAL_DMA_Start_IT+0x354>
 80023fc:	2301      	movs	r3, #1
 80023fe:	e000      	b.n	8002402 <HAL_DMA_Start_IT+0x356>
 8002400:	2300      	movs	r3, #0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d01a      	beq.n	800243c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d007      	beq.n	8002424 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800241e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002422:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002428:	2b00      	cmp	r3, #0
 800242a:	d007      	beq.n	800243c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002436:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800243a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a37      	ldr	r2, [pc, #220]	@ (8002520 <HAL_DMA_Start_IT+0x474>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d04a      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a36      	ldr	r2, [pc, #216]	@ (8002524 <HAL_DMA_Start_IT+0x478>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d045      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a34      	ldr	r2, [pc, #208]	@ (8002528 <HAL_DMA_Start_IT+0x47c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d040      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a33      	ldr	r2, [pc, #204]	@ (800252c <HAL_DMA_Start_IT+0x480>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d03b      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a31      	ldr	r2, [pc, #196]	@ (8002530 <HAL_DMA_Start_IT+0x484>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d036      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a30      	ldr	r2, [pc, #192]	@ (8002534 <HAL_DMA_Start_IT+0x488>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d031      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a2e      	ldr	r2, [pc, #184]	@ (8002538 <HAL_DMA_Start_IT+0x48c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d02c      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a2d      	ldr	r2, [pc, #180]	@ (800253c <HAL_DMA_Start_IT+0x490>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d027      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a2b      	ldr	r2, [pc, #172]	@ (8002540 <HAL_DMA_Start_IT+0x494>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d022      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a2a      	ldr	r2, [pc, #168]	@ (8002544 <HAL_DMA_Start_IT+0x498>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d01d      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a28      	ldr	r2, [pc, #160]	@ (8002548 <HAL_DMA_Start_IT+0x49c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d018      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a27      	ldr	r2, [pc, #156]	@ (800254c <HAL_DMA_Start_IT+0x4a0>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d013      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a25      	ldr	r2, [pc, #148]	@ (8002550 <HAL_DMA_Start_IT+0x4a4>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d00e      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a24      	ldr	r2, [pc, #144]	@ (8002554 <HAL_DMA_Start_IT+0x4a8>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d009      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a22      	ldr	r2, [pc, #136]	@ (8002558 <HAL_DMA_Start_IT+0x4ac>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d004      	beq.n	80024dc <HAL_DMA_Start_IT+0x430>
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a21      	ldr	r2, [pc, #132]	@ (800255c <HAL_DMA_Start_IT+0x4b0>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d108      	bne.n	80024ee <HAL_DMA_Start_IT+0x442>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f042 0201 	orr.w	r2, r2, #1
 80024ea:	601a      	str	r2, [r3, #0]
 80024ec:	e012      	b.n	8002514 <HAL_DMA_Start_IT+0x468>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f042 0201 	orr.w	r2, r2, #1
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	e009      	b.n	8002514 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002506:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002514:	7dfb      	ldrb	r3, [r7, #23]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	40020010 	.word	0x40020010
 8002524:	40020028 	.word	0x40020028
 8002528:	40020040 	.word	0x40020040
 800252c:	40020058 	.word	0x40020058
 8002530:	40020070 	.word	0x40020070
 8002534:	40020088 	.word	0x40020088
 8002538:	400200a0 	.word	0x400200a0
 800253c:	400200b8 	.word	0x400200b8
 8002540:	40020410 	.word	0x40020410
 8002544:	40020428 	.word	0x40020428
 8002548:	40020440 	.word	0x40020440
 800254c:	40020458 	.word	0x40020458
 8002550:	40020470 	.word	0x40020470
 8002554:	40020488 	.word	0x40020488
 8002558:	400204a0 	.word	0x400204a0
 800255c:	400204b8 	.word	0x400204b8
 8002560:	58025408 	.word	0x58025408
 8002564:	5802541c 	.word	0x5802541c
 8002568:	58025430 	.word	0x58025430
 800256c:	58025444 	.word	0x58025444
 8002570:	58025458 	.word	0x58025458
 8002574:	5802546c 	.word	0x5802546c
 8002578:	58025480 	.word	0x58025480
 800257c:	58025494 	.word	0x58025494

08002580 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002580:	b480      	push	{r7}
 8002582:	b087      	sub	sp, #28
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
 800258c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002592:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002598:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a7f      	ldr	r2, [pc, #508]	@ (800279c <DMA_SetConfig+0x21c>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d072      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a7d      	ldr	r2, [pc, #500]	@ (80027a0 <DMA_SetConfig+0x220>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d06d      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a7c      	ldr	r2, [pc, #496]	@ (80027a4 <DMA_SetConfig+0x224>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d068      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a7a      	ldr	r2, [pc, #488]	@ (80027a8 <DMA_SetConfig+0x228>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d063      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a79      	ldr	r2, [pc, #484]	@ (80027ac <DMA_SetConfig+0x22c>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d05e      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a77      	ldr	r2, [pc, #476]	@ (80027b0 <DMA_SetConfig+0x230>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d059      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a76      	ldr	r2, [pc, #472]	@ (80027b4 <DMA_SetConfig+0x234>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d054      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a74      	ldr	r2, [pc, #464]	@ (80027b8 <DMA_SetConfig+0x238>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d04f      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a73      	ldr	r2, [pc, #460]	@ (80027bc <DMA_SetConfig+0x23c>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d04a      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a71      	ldr	r2, [pc, #452]	@ (80027c0 <DMA_SetConfig+0x240>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d045      	beq.n	800268a <DMA_SetConfig+0x10a>
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a70      	ldr	r2, [pc, #448]	@ (80027c4 <DMA_SetConfig+0x244>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d040      	beq.n	800268a <DMA_SetConfig+0x10a>
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a6e      	ldr	r2, [pc, #440]	@ (80027c8 <DMA_SetConfig+0x248>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d03b      	beq.n	800268a <DMA_SetConfig+0x10a>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a6d      	ldr	r2, [pc, #436]	@ (80027cc <DMA_SetConfig+0x24c>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d036      	beq.n	800268a <DMA_SetConfig+0x10a>
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a6b      	ldr	r2, [pc, #428]	@ (80027d0 <DMA_SetConfig+0x250>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d031      	beq.n	800268a <DMA_SetConfig+0x10a>
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a6a      	ldr	r2, [pc, #424]	@ (80027d4 <DMA_SetConfig+0x254>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d02c      	beq.n	800268a <DMA_SetConfig+0x10a>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a68      	ldr	r2, [pc, #416]	@ (80027d8 <DMA_SetConfig+0x258>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d027      	beq.n	800268a <DMA_SetConfig+0x10a>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a67      	ldr	r2, [pc, #412]	@ (80027dc <DMA_SetConfig+0x25c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d022      	beq.n	800268a <DMA_SetConfig+0x10a>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a65      	ldr	r2, [pc, #404]	@ (80027e0 <DMA_SetConfig+0x260>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d01d      	beq.n	800268a <DMA_SetConfig+0x10a>
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a64      	ldr	r2, [pc, #400]	@ (80027e4 <DMA_SetConfig+0x264>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d018      	beq.n	800268a <DMA_SetConfig+0x10a>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a62      	ldr	r2, [pc, #392]	@ (80027e8 <DMA_SetConfig+0x268>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d013      	beq.n	800268a <DMA_SetConfig+0x10a>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a61      	ldr	r2, [pc, #388]	@ (80027ec <DMA_SetConfig+0x26c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d00e      	beq.n	800268a <DMA_SetConfig+0x10a>
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a5f      	ldr	r2, [pc, #380]	@ (80027f0 <DMA_SetConfig+0x270>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d009      	beq.n	800268a <DMA_SetConfig+0x10a>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a5e      	ldr	r2, [pc, #376]	@ (80027f4 <DMA_SetConfig+0x274>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d004      	beq.n	800268a <DMA_SetConfig+0x10a>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a5c      	ldr	r2, [pc, #368]	@ (80027f8 <DMA_SetConfig+0x278>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d101      	bne.n	800268e <DMA_SetConfig+0x10e>
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <DMA_SetConfig+0x110>
 800268e:	2300      	movs	r3, #0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00d      	beq.n	80026b0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800269c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d004      	beq.n	80026b0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80026ae:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a39      	ldr	r2, [pc, #228]	@ (800279c <DMA_SetConfig+0x21c>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d04a      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a38      	ldr	r2, [pc, #224]	@ (80027a0 <DMA_SetConfig+0x220>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d045      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a36      	ldr	r2, [pc, #216]	@ (80027a4 <DMA_SetConfig+0x224>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d040      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a35      	ldr	r2, [pc, #212]	@ (80027a8 <DMA_SetConfig+0x228>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d03b      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a33      	ldr	r2, [pc, #204]	@ (80027ac <DMA_SetConfig+0x22c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d036      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a32      	ldr	r2, [pc, #200]	@ (80027b0 <DMA_SetConfig+0x230>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d031      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a30      	ldr	r2, [pc, #192]	@ (80027b4 <DMA_SetConfig+0x234>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d02c      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a2f      	ldr	r2, [pc, #188]	@ (80027b8 <DMA_SetConfig+0x238>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d027      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a2d      	ldr	r2, [pc, #180]	@ (80027bc <DMA_SetConfig+0x23c>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d022      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a2c      	ldr	r2, [pc, #176]	@ (80027c0 <DMA_SetConfig+0x240>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d01d      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a2a      	ldr	r2, [pc, #168]	@ (80027c4 <DMA_SetConfig+0x244>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d018      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a29      	ldr	r2, [pc, #164]	@ (80027c8 <DMA_SetConfig+0x248>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d013      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a27      	ldr	r2, [pc, #156]	@ (80027cc <DMA_SetConfig+0x24c>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d00e      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a26      	ldr	r2, [pc, #152]	@ (80027d0 <DMA_SetConfig+0x250>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d009      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a24      	ldr	r2, [pc, #144]	@ (80027d4 <DMA_SetConfig+0x254>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d004      	beq.n	8002750 <DMA_SetConfig+0x1d0>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a23      	ldr	r2, [pc, #140]	@ (80027d8 <DMA_SetConfig+0x258>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d101      	bne.n	8002754 <DMA_SetConfig+0x1d4>
 8002750:	2301      	movs	r3, #1
 8002752:	e000      	b.n	8002756 <DMA_SetConfig+0x1d6>
 8002754:	2300      	movs	r3, #0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d059      	beq.n	800280e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	223f      	movs	r2, #63	@ 0x3f
 8002764:	409a      	lsls	r2, r3
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002778:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b40      	cmp	r3, #64	@ 0x40
 8002788:	d138      	bne.n	80027fc <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800279a:	e086      	b.n	80028aa <DMA_SetConfig+0x32a>
 800279c:	40020010 	.word	0x40020010
 80027a0:	40020028 	.word	0x40020028
 80027a4:	40020040 	.word	0x40020040
 80027a8:	40020058 	.word	0x40020058
 80027ac:	40020070 	.word	0x40020070
 80027b0:	40020088 	.word	0x40020088
 80027b4:	400200a0 	.word	0x400200a0
 80027b8:	400200b8 	.word	0x400200b8
 80027bc:	40020410 	.word	0x40020410
 80027c0:	40020428 	.word	0x40020428
 80027c4:	40020440 	.word	0x40020440
 80027c8:	40020458 	.word	0x40020458
 80027cc:	40020470 	.word	0x40020470
 80027d0:	40020488 	.word	0x40020488
 80027d4:	400204a0 	.word	0x400204a0
 80027d8:	400204b8 	.word	0x400204b8
 80027dc:	58025408 	.word	0x58025408
 80027e0:	5802541c 	.word	0x5802541c
 80027e4:	58025430 	.word	0x58025430
 80027e8:	58025444 	.word	0x58025444
 80027ec:	58025458 	.word	0x58025458
 80027f0:	5802546c 	.word	0x5802546c
 80027f4:	58025480 	.word	0x58025480
 80027f8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68ba      	ldr	r2, [r7, #8]
 8002802:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	60da      	str	r2, [r3, #12]
}
 800280c:	e04d      	b.n	80028aa <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a29      	ldr	r2, [pc, #164]	@ (80028b8 <DMA_SetConfig+0x338>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d022      	beq.n	800285e <DMA_SetConfig+0x2de>
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a27      	ldr	r2, [pc, #156]	@ (80028bc <DMA_SetConfig+0x33c>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d01d      	beq.n	800285e <DMA_SetConfig+0x2de>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a26      	ldr	r2, [pc, #152]	@ (80028c0 <DMA_SetConfig+0x340>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d018      	beq.n	800285e <DMA_SetConfig+0x2de>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a24      	ldr	r2, [pc, #144]	@ (80028c4 <DMA_SetConfig+0x344>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d013      	beq.n	800285e <DMA_SetConfig+0x2de>
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a23      	ldr	r2, [pc, #140]	@ (80028c8 <DMA_SetConfig+0x348>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d00e      	beq.n	800285e <DMA_SetConfig+0x2de>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a21      	ldr	r2, [pc, #132]	@ (80028cc <DMA_SetConfig+0x34c>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d009      	beq.n	800285e <DMA_SetConfig+0x2de>
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a20      	ldr	r2, [pc, #128]	@ (80028d0 <DMA_SetConfig+0x350>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d004      	beq.n	800285e <DMA_SetConfig+0x2de>
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a1e      	ldr	r2, [pc, #120]	@ (80028d4 <DMA_SetConfig+0x354>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d101      	bne.n	8002862 <DMA_SetConfig+0x2e2>
 800285e:	2301      	movs	r3, #1
 8002860:	e000      	b.n	8002864 <DMA_SetConfig+0x2e4>
 8002862:	2300      	movs	r3, #0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d020      	beq.n	80028aa <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800286c:	f003 031f 	and.w	r3, r3, #31
 8002870:	2201      	movs	r2, #1
 8002872:	409a      	lsls	r2, r3
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	2b40      	cmp	r3, #64	@ 0x40
 8002886:	d108      	bne.n	800289a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	68ba      	ldr	r2, [r7, #8]
 8002896:	60da      	str	r2, [r3, #12]
}
 8002898:	e007      	b.n	80028aa <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68ba      	ldr	r2, [r7, #8]
 80028a0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	60da      	str	r2, [r3, #12]
}
 80028aa:	bf00      	nop
 80028ac:	371c      	adds	r7, #28
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	58025408 	.word	0x58025408
 80028bc:	5802541c 	.word	0x5802541c
 80028c0:	58025430 	.word	0x58025430
 80028c4:	58025444 	.word	0x58025444
 80028c8:	58025458 	.word	0x58025458
 80028cc:	5802546c 	.word	0x5802546c
 80028d0:	58025480 	.word	0x58025480
 80028d4:	58025494 	.word	0x58025494

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b089      	sub	sp, #36	@ 0x24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80028e6:	4b89      	ldr	r3, [pc, #548]	@ (8002b0c <HAL_GPIO_Init+0x234>)
 80028e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80028ea:	e194      	b.n	8002c16 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	2101      	movs	r1, #1
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	fa01 f303 	lsl.w	r3, r1, r3
 80028f8:	4013      	ands	r3, r2
 80028fa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f000 8186 	beq.w	8002c10 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f003 0303 	and.w	r3, r3, #3
 800290c:	2b01      	cmp	r3, #1
 800290e:	d005      	beq.n	800291c <HAL_GPIO_Init+0x44>
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f003 0303 	and.w	r3, r3, #3
 8002918:	2b02      	cmp	r3, #2
 800291a:	d130      	bne.n	800297e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	2203      	movs	r2, #3
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	68da      	ldr	r2, [r3, #12]
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	4313      	orrs	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002952:	2201      	movs	r2, #1
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	43db      	mvns	r3, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4013      	ands	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	091b      	lsrs	r3, r3, #4
 8002968:	f003 0201 	and.w	r2, r3, #1
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	4313      	orrs	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f003 0303 	and.w	r3, r3, #3
 8002986:	2b03      	cmp	r3, #3
 8002988:	d017      	beq.n	80029ba <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	2203      	movs	r2, #3
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	43db      	mvns	r3, r3
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	4013      	ands	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	689a      	ldr	r2, [r3, #8]
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d123      	bne.n	8002a0e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	08da      	lsrs	r2, r3, #3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	3208      	adds	r2, #8
 80029ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	220f      	movs	r2, #15
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43db      	mvns	r3, r3
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	4013      	ands	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	691a      	ldr	r2, [r3, #16]
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	f003 0307 	and.w	r3, r3, #7
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	fa02 f303 	lsl.w	r3, r2, r3
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	08da      	lsrs	r2, r3, #3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	3208      	adds	r2, #8
 8002a08:	69b9      	ldr	r1, [r7, #24]
 8002a0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	2203      	movs	r2, #3
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4013      	ands	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f003 0203 	and.w	r2, r3, #3
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f000 80e0 	beq.w	8002c10 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a50:	4b2f      	ldr	r3, [pc, #188]	@ (8002b10 <HAL_GPIO_Init+0x238>)
 8002a52:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002a56:	4a2e      	ldr	r2, [pc, #184]	@ (8002b10 <HAL_GPIO_Init+0x238>)
 8002a58:	f043 0302 	orr.w	r3, r3, #2
 8002a5c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002a60:	4b2b      	ldr	r3, [pc, #172]	@ (8002b10 <HAL_GPIO_Init+0x238>)
 8002a62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	60fb      	str	r3, [r7, #12]
 8002a6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a6e:	4a29      	ldr	r2, [pc, #164]	@ (8002b14 <HAL_GPIO_Init+0x23c>)
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	089b      	lsrs	r3, r3, #2
 8002a74:	3302      	adds	r3, #2
 8002a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	220f      	movs	r2, #15
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a20      	ldr	r2, [pc, #128]	@ (8002b18 <HAL_GPIO_Init+0x240>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d052      	beq.n	8002b40 <HAL_GPIO_Init+0x268>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8002b1c <HAL_GPIO_Init+0x244>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d031      	beq.n	8002b06 <HAL_GPIO_Init+0x22e>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a1e      	ldr	r2, [pc, #120]	@ (8002b20 <HAL_GPIO_Init+0x248>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d02b      	beq.n	8002b02 <HAL_GPIO_Init+0x22a>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a1d      	ldr	r2, [pc, #116]	@ (8002b24 <HAL_GPIO_Init+0x24c>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d025      	beq.n	8002afe <HAL_GPIO_Init+0x226>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b28 <HAL_GPIO_Init+0x250>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d01f      	beq.n	8002afa <HAL_GPIO_Init+0x222>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a1b      	ldr	r2, [pc, #108]	@ (8002b2c <HAL_GPIO_Init+0x254>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d019      	beq.n	8002af6 <HAL_GPIO_Init+0x21e>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a1a      	ldr	r2, [pc, #104]	@ (8002b30 <HAL_GPIO_Init+0x258>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d013      	beq.n	8002af2 <HAL_GPIO_Init+0x21a>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a19      	ldr	r2, [pc, #100]	@ (8002b34 <HAL_GPIO_Init+0x25c>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d00d      	beq.n	8002aee <HAL_GPIO_Init+0x216>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a18      	ldr	r2, [pc, #96]	@ (8002b38 <HAL_GPIO_Init+0x260>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d007      	beq.n	8002aea <HAL_GPIO_Init+0x212>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a17      	ldr	r2, [pc, #92]	@ (8002b3c <HAL_GPIO_Init+0x264>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d101      	bne.n	8002ae6 <HAL_GPIO_Init+0x20e>
 8002ae2:	2309      	movs	r3, #9
 8002ae4:	e02d      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002ae6:	230a      	movs	r3, #10
 8002ae8:	e02b      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002aea:	2308      	movs	r3, #8
 8002aec:	e029      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002aee:	2307      	movs	r3, #7
 8002af0:	e027      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002af2:	2306      	movs	r3, #6
 8002af4:	e025      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002af6:	2305      	movs	r3, #5
 8002af8:	e023      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002afa:	2304      	movs	r3, #4
 8002afc:	e021      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002afe:	2303      	movs	r3, #3
 8002b00:	e01f      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002b02:	2302      	movs	r3, #2
 8002b04:	e01d      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002b06:	2301      	movs	r3, #1
 8002b08:	e01b      	b.n	8002b42 <HAL_GPIO_Init+0x26a>
 8002b0a:	bf00      	nop
 8002b0c:	58000080 	.word	0x58000080
 8002b10:	58024400 	.word	0x58024400
 8002b14:	58000400 	.word	0x58000400
 8002b18:	58020000 	.word	0x58020000
 8002b1c:	58020400 	.word	0x58020400
 8002b20:	58020800 	.word	0x58020800
 8002b24:	58020c00 	.word	0x58020c00
 8002b28:	58021000 	.word	0x58021000
 8002b2c:	58021400 	.word	0x58021400
 8002b30:	58021800 	.word	0x58021800
 8002b34:	58021c00 	.word	0x58021c00
 8002b38:	58022000 	.word	0x58022000
 8002b3c:	58022400 	.word	0x58022400
 8002b40:	2300      	movs	r3, #0
 8002b42:	69fa      	ldr	r2, [r7, #28]
 8002b44:	f002 0203 	and.w	r2, r2, #3
 8002b48:	0092      	lsls	r2, r2, #2
 8002b4a:	4093      	lsls	r3, r2
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b52:	4938      	ldr	r1, [pc, #224]	@ (8002c34 <HAL_GPIO_Init+0x35c>)
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	089b      	lsrs	r3, r3, #2
 8002b58:	3302      	adds	r3, #2
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	43db      	mvns	r3, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002b86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002b8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002bb4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d003      	beq.n	8002be0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	43db      	mvns	r3, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d003      	beq.n	8002c0a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	3301      	adds	r3, #1
 8002c14:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f47f ae63 	bne.w	80028ec <HAL_GPIO_Init+0x14>
  }
}
 8002c26:	bf00      	nop
 8002c28:	bf00      	nop
 8002c2a:	3724      	adds	r7, #36	@ 0x24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr
 8002c34:	58000400 	.word	0x58000400

08002c38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	807b      	strh	r3, [r7, #2]
 8002c44:	4613      	mov	r3, r2
 8002c46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c48:	787b      	ldrb	r3, [r7, #1]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c4e:	887a      	ldrh	r2, [r7, #2]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002c54:	e003      	b.n	8002c5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002c56:	887b      	ldrh	r3, [r7, #2]
 8002c58:	041a      	lsls	r2, r3, #16
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	619a      	str	r2, [r3, #24]
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
	...

08002c6c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b088      	sub	sp, #32
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e10d      	b.n	8002e9a <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d106      	bne.n	8002c98 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7fe f964 	bl	8000f60 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d107      	bne.n	8002cbe <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 0201 	bic.w	r2, r2, #1
 8002cbc:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	2b04      	cmp	r3, #4
 8002ccc:	d008      	beq.n	8002ce0 <HAL_I2S_Init+0x74>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2b06      	cmp	r3, #6
 8002cd4:	d004      	beq.n	8002ce0 <HAL_I2S_Init+0x74>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	2b0a      	cmp	r3, #10
 8002cdc:	f040 8087 	bne.w	8002dee <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d05a      	beq.n	8002d9e <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d002      	beq.n	8002cf6 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	617b      	str	r3, [r7, #20]
 8002cf4:	e001      	b.n	8002cfa <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	2b30      	cmp	r3, #48	@ 0x30
 8002d00:	d003      	beq.n	8002d0a <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8002d06:	2bb0      	cmp	r3, #176	@ 0xb0
 8002d08:	d102      	bne.n	8002d10 <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	60fb      	str	r3, [r7, #12]
 8002d0e:	e001      	b.n	8002d14 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8002d14:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002d18:	f04f 0100 	mov.w	r1, #0
 8002d1c:	f002 fbe8 	bl	80054f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8002d20:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d2a:	d113      	bne.n	8002d54 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002d2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	fa22 f303 	lsr.w	r3, r2, r3
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	4413      	add	r3, r2
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	461a      	mov	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d4e:	3305      	adds	r3, #5
 8002d50:	613b      	str	r3, [r7, #16]
 8002d52:	e014      	b.n	8002d7e <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002d54:	2220      	movs	r2, #32
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	fa22 f303 	lsr.w	r3, r2, r3
 8002d5c:	697a      	ldr	r2, [r7, #20]
 8002d5e:	fb02 f303 	mul.w	r3, r2, r3
 8002d62:	68ba      	ldr	r2, [r7, #8]
 8002d64:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	461a      	mov	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d7a:	3305      	adds	r3, #5
 8002d7c:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	4a48      	ldr	r2, [pc, #288]	@ (8002ea4 <HAL_I2S_Init+0x238>)
 8002d82:	fba2 2303 	umull	r2, r3, r2, r3
 8002d86:	08db      	lsrs	r3, r3, #3
 8002d88:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	f003 0301 	and.w	r3, r3, #1
 8002d90:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	085b      	lsrs	r3, r3, #1
 8002d9a:	61fb      	str	r3, [r7, #28]
 8002d9c:	e003      	b.n	8002da6 <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8002d9e:	2302      	movs	r3, #2
 8002da0:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d102      	bne.n	8002db2 <HAL_I2S_Init+0x146>
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d002      	beq.n	8002db8 <HAL_I2S_Init+0x14c>
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	2bff      	cmp	r3, #255	@ 0xff
 8002db6:	d907      	bls.n	8002dc8 <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dbc:	f043 0210 	orr.w	r2, r3, #16
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e068      	b.n	8002e9a <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002dd8:	4b33      	ldr	r3, [pc, #204]	@ (8002ea8 <HAL_I2S_Init+0x23c>)
 8002dda:	4013      	ands	r3, r2
 8002ddc:	69fa      	ldr	r2, [r7, #28]
 8002dde:	0411      	lsls	r1, r2, #16
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	0612      	lsls	r2, r2, #24
 8002de4:	4311      	orrs	r1, r2
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	6812      	ldr	r2, [r2, #0]
 8002dea:	430b      	orrs	r3, r1
 8002dec:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002df4:	4b2d      	ldr	r3, [pc, #180]	@ (8002eac <HAL_I2S_Init+0x240>)
 8002df6:	4013      	ands	r3, r2
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6851      	ldr	r1, [r2, #4]
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	6892      	ldr	r2, [r2, #8]
 8002e00:	4311      	orrs	r1, r2
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	68d2      	ldr	r2, [r2, #12]
 8002e06:	4311      	orrs	r1, r2
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6992      	ldr	r2, [r2, #24]
 8002e0c:	4311      	orrs	r1, r2
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6a12      	ldr	r2, [r2, #32]
 8002e12:	4311      	orrs	r1, r2
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e18:	4311      	orrs	r1, r2
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	6912      	ldr	r2, [r2, #16]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	431a      	orrs	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0201 	orr.w	r2, r2, #1
 8002e2a:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f640 72f8 	movw	r2, #4088	@ 0xff8
 8002e34:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002e44:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	69da      	ldr	r2, [r3, #28]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d007      	beq.n	8002e74 <HAL_I2S_Init+0x208>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	2b06      	cmp	r3, #6
 8002e6a:	d003      	beq.n	8002e74 <HAL_I2S_Init+0x208>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b0a      	cmp	r3, #10
 8002e72:	d10a      	bne.n	8002e8a <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3720      	adds	r7, #32
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	cccccccd 	.word	0xcccccccd
 8002ea8:	fe00ffff 	.word	0xfe00ffff
 8002eac:	fdff9040 	.word	0xfdff9040

08002eb0 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d002      	beq.n	8002ece <HAL_I2S_Receive_DMA+0x1e>
 8002ec8:	88fb      	ldrh	r3, [r7, #6]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <HAL_I2S_Receive_DMA+0x22>
  {
    return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e086      	b.n	8002fe0 <HAL_I2S_Receive_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d001      	beq.n	8002ee2 <HAL_I2S_Receive_DMA+0x32>
  {
    return HAL_BUSY;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	e07e      	b.n	8002fe0 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d101      	bne.n	8002ef2 <HAL_I2S_Receive_DMA+0x42>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e076      	b.n	8002fe0 <HAL_I2S_Receive_DMA+0x130>
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2204      	movs	r2, #4
 8002efe:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->pRxBuffPtr  = pData;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2s->RxXferSize  = Size;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	88fa      	ldrh	r2, [r7, #6]
 8002f12:	871a      	strh	r2, [r3, #56]	@ 0x38
  hi2s->RxXferCount = Size;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	88fa      	ldrh	r2, [r7, #6]
 8002f18:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Init field not used in handle to zero */
  hi2s->pTxBuffPtr  = NULL;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->TxXferSize  = (uint16_t)0UL;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	861a      	strh	r2, [r3, #48]	@ 0x30
  hi2s->TxXferCount = (uint16_t)0UL;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	865a      	strh	r2, [r3, #50]	@ 0x32


  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f30:	4a2d      	ldr	r2, [pc, #180]	@ (8002fe8 <HAL_I2S_Receive_DMA+0x138>)
 8002f32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f38:	4a2c      	ldr	r2, [pc, #176]	@ (8002fec <HAL_I2S_Receive_DMA+0x13c>)
 8002f3a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f40:	4a2b      	ldr	r2, [pc, #172]	@ (8002ff0 <HAL_I2S_Receive_DMA+0x140>)
 8002f42:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	3330      	adds	r3, #48	@ 0x30
 8002f4e:	4619      	mov	r1, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f54:	461a      	mov	r2, r3
                                 hi2s->RxXferCount))
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002f5a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8002f5c:	f7ff f8a6 	bl	80020ac <HAL_DMA_Start_IT>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d011      	beq.n	8002f8a <HAL_I2S_Receive_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f6a:	f043 0208 	orr.w	r2, r3, #8
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    errorcode = HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hi2s);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return errorcode;
 8002f86:	7dfb      	ldrb	r3, [r7, #23]
 8002f88:	e02a      	b.n	8002fe0 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d107      	bne.n	8002fa8 <HAL_I2S_Receive_DMA+0xf8>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fa6:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d107      	bne.n	8002fc6 <HAL_I2S_Receive_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f042 0201 	orr.w	r2, r2, #1
 8002fc4:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fd4:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  return errorcode;
 8002fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3718      	adds	r7, #24
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	0800305f 	.word	0x0800305f
 8002fec:	0800301d 	.word	0x0800301d
 8002ff0:	0800307b 	.word	0x0800307b

08002ff4 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002ffc:	bf00      	nop
 8002ffe:	370c      	adds	r7, #12
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003028:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69db      	ldr	r3, [r3, #28]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10e      	bne.n	8003050 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003040:	609a      	str	r2, [r3, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	875a      	strh	r2, [r3, #58]	@ 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f7fd fb97 	bl	8000784 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003056:	bf00      	nop
 8003058:	3710      	adds	r7, #16
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b084      	sub	sp, #16
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800306a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f7ff ffc1 	bl	8002ff4 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003072:	bf00      	nop
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b084      	sub	sp, #16
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003086:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003096:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2200      	movs	r2, #0
 800309c:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030b0:	f043 0208 	orr.w	r2, r3, #8
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80030b8:	68f8      	ldr	r0, [r7, #12]
 80030ba:	f7ff ffa5 	bl	8003008 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80030be:	bf00      	nop
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
	...

080030c8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80030d0:	4b19      	ldr	r3, [pc, #100]	@ (8003138 <HAL_PWREx_ConfigSupply+0x70>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	2b04      	cmp	r3, #4
 80030da:	d00a      	beq.n	80030f2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80030dc:	4b16      	ldr	r3, [pc, #88]	@ (8003138 <HAL_PWREx_ConfigSupply+0x70>)
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d001      	beq.n	80030ee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e01f      	b.n	800312e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80030ee:	2300      	movs	r3, #0
 80030f0:	e01d      	b.n	800312e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80030f2:	4b11      	ldr	r3, [pc, #68]	@ (8003138 <HAL_PWREx_ConfigSupply+0x70>)
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f023 0207 	bic.w	r2, r3, #7
 80030fa:	490f      	ldr	r1, [pc, #60]	@ (8003138 <HAL_PWREx_ConfigSupply+0x70>)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4313      	orrs	r3, r2
 8003100:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003102:	f7fe fdf9 	bl	8001cf8 <HAL_GetTick>
 8003106:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003108:	e009      	b.n	800311e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800310a:	f7fe fdf5 	bl	8001cf8 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003118:	d901      	bls.n	800311e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e007      	b.n	800312e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800311e:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <HAL_PWREx_ConfigSupply+0x70>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003126:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800312a:	d1ee      	bne.n	800310a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	58024800 	.word	0x58024800

0800313c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b08c      	sub	sp, #48	@ 0x30
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d102      	bne.n	8003150 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	f000 bc48 	b.w	80039e0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 8088 	beq.w	800326e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800315e:	4b99      	ldr	r3, [pc, #612]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003166:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003168:	4b96      	ldr	r3, [pc, #600]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800316a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800316e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003170:	2b10      	cmp	r3, #16
 8003172:	d007      	beq.n	8003184 <HAL_RCC_OscConfig+0x48>
 8003174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003176:	2b18      	cmp	r3, #24
 8003178:	d111      	bne.n	800319e <HAL_RCC_OscConfig+0x62>
 800317a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800317c:	f003 0303 	and.w	r3, r3, #3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d10c      	bne.n	800319e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003184:	4b8f      	ldr	r3, [pc, #572]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d06d      	beq.n	800326c <HAL_RCC_OscConfig+0x130>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d169      	bne.n	800326c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	f000 bc21 	b.w	80039e0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031a6:	d106      	bne.n	80031b6 <HAL_RCC_OscConfig+0x7a>
 80031a8:	4b86      	ldr	r3, [pc, #536]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a85      	ldr	r2, [pc, #532]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031b2:	6013      	str	r3, [r2, #0]
 80031b4:	e02e      	b.n	8003214 <HAL_RCC_OscConfig+0xd8>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10c      	bne.n	80031d8 <HAL_RCC_OscConfig+0x9c>
 80031be:	4b81      	ldr	r3, [pc, #516]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a80      	ldr	r2, [pc, #512]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	4b7e      	ldr	r3, [pc, #504]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a7d      	ldr	r2, [pc, #500]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	e01d      	b.n	8003214 <HAL_RCC_OscConfig+0xd8>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031e0:	d10c      	bne.n	80031fc <HAL_RCC_OscConfig+0xc0>
 80031e2:	4b78      	ldr	r3, [pc, #480]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a77      	ldr	r2, [pc, #476]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	4b75      	ldr	r3, [pc, #468]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a74      	ldr	r2, [pc, #464]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	e00b      	b.n	8003214 <HAL_RCC_OscConfig+0xd8>
 80031fc:	4b71      	ldr	r3, [pc, #452]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a70      	ldr	r2, [pc, #448]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003202:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003206:	6013      	str	r3, [r2, #0]
 8003208:	4b6e      	ldr	r3, [pc, #440]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a6d      	ldr	r2, [pc, #436]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800320e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003212:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d013      	beq.n	8003244 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321c:	f7fe fd6c 	bl	8001cf8 <HAL_GetTick>
 8003220:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003224:	f7fe fd68 	bl	8001cf8 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b64      	cmp	r3, #100	@ 0x64
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e3d4      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003236:	4b63      	ldr	r3, [pc, #396]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0xe8>
 8003242:	e014      	b.n	800326e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003244:	f7fe fd58 	bl	8001cf8 <HAL_GetTick>
 8003248:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800324a:	e008      	b.n	800325e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800324c:	f7fe fd54 	bl	8001cf8 <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	2b64      	cmp	r3, #100	@ 0x64
 8003258:	d901      	bls.n	800325e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e3c0      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800325e:	4b59      	ldr	r3, [pc, #356]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1f0      	bne.n	800324c <HAL_RCC_OscConfig+0x110>
 800326a:	e000      	b.n	800326e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800326c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b00      	cmp	r3, #0
 8003278:	f000 80ca 	beq.w	8003410 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800327c:	4b51      	ldr	r3, [pc, #324]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003284:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003286:	4b4f      	ldr	r3, [pc, #316]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800328a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d007      	beq.n	80032a2 <HAL_RCC_OscConfig+0x166>
 8003292:	6a3b      	ldr	r3, [r7, #32]
 8003294:	2b18      	cmp	r3, #24
 8003296:	d156      	bne.n	8003346 <HAL_RCC_OscConfig+0x20a>
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d151      	bne.n	8003346 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032a2:	4b48      	ldr	r3, [pc, #288]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d005      	beq.n	80032ba <HAL_RCC_OscConfig+0x17e>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e392      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80032ba:	4b42      	ldr	r3, [pc, #264]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f023 0219 	bic.w	r2, r3, #25
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	493f      	ldr	r1, [pc, #252]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032cc:	f7fe fd14 	bl	8001cf8 <HAL_GetTick>
 80032d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032d4:	f7fe fd10 	bl	8001cf8 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e37c      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032e6:	4b37      	ldr	r3, [pc, #220]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d0f0      	beq.n	80032d4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f2:	f7fe fd31 	bl	8001d58 <HAL_GetREVID>
 80032f6:	4603      	mov	r3, r0
 80032f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d817      	bhi.n	8003330 <HAL_RCC_OscConfig+0x1f4>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	691b      	ldr	r3, [r3, #16]
 8003304:	2b40      	cmp	r3, #64	@ 0x40
 8003306:	d108      	bne.n	800331a <HAL_RCC_OscConfig+0x1de>
 8003308:	4b2e      	ldr	r3, [pc, #184]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003310:	4a2c      	ldr	r2, [pc, #176]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003312:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003316:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003318:	e07a      	b.n	8003410 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800331a:	4b2a      	ldr	r3, [pc, #168]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	031b      	lsls	r3, r3, #12
 8003328:	4926      	ldr	r1, [pc, #152]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800332a:	4313      	orrs	r3, r2
 800332c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800332e:	e06f      	b.n	8003410 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003330:	4b24      	ldr	r3, [pc, #144]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	691b      	ldr	r3, [r3, #16]
 800333c:	061b      	lsls	r3, r3, #24
 800333e:	4921      	ldr	r1, [pc, #132]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003340:	4313      	orrs	r3, r2
 8003342:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003344:	e064      	b.n	8003410 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d047      	beq.n	80033de <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800334e:	4b1d      	ldr	r3, [pc, #116]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f023 0219 	bic.w	r2, r3, #25
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	491a      	ldr	r1, [pc, #104]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800335c:	4313      	orrs	r3, r2
 800335e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003360:	f7fe fcca 	bl	8001cf8 <HAL_GetTick>
 8003364:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003368:	f7fe fcc6 	bl	8001cf8 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e332      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800337a:	4b12      	ldr	r3, [pc, #72]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0304 	and.w	r3, r3, #4
 8003382:	2b00      	cmp	r3, #0
 8003384:	d0f0      	beq.n	8003368 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003386:	f7fe fce7 	bl	8001d58 <HAL_GetREVID>
 800338a:	4603      	mov	r3, r0
 800338c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003390:	4293      	cmp	r3, r2
 8003392:	d819      	bhi.n	80033c8 <HAL_RCC_OscConfig+0x28c>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	2b40      	cmp	r3, #64	@ 0x40
 800339a:	d108      	bne.n	80033ae <HAL_RCC_OscConfig+0x272>
 800339c:	4b09      	ldr	r3, [pc, #36]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80033a4:	4a07      	ldr	r2, [pc, #28]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80033a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033aa:	6053      	str	r3, [r2, #4]
 80033ac:	e030      	b.n	8003410 <HAL_RCC_OscConfig+0x2d4>
 80033ae:	4b05      	ldr	r3, [pc, #20]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	031b      	lsls	r3, r3, #12
 80033bc:	4901      	ldr	r1, [pc, #4]	@ (80033c4 <HAL_RCC_OscConfig+0x288>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	604b      	str	r3, [r1, #4]
 80033c2:	e025      	b.n	8003410 <HAL_RCC_OscConfig+0x2d4>
 80033c4:	58024400 	.word	0x58024400
 80033c8:	4b9a      	ldr	r3, [pc, #616]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	061b      	lsls	r3, r3, #24
 80033d6:	4997      	ldr	r1, [pc, #604]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	604b      	str	r3, [r1, #4]
 80033dc:	e018      	b.n	8003410 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033de:	4b95      	ldr	r3, [pc, #596]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a94      	ldr	r2, [pc, #592]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80033e4:	f023 0301 	bic.w	r3, r3, #1
 80033e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ea:	f7fe fc85 	bl	8001cf8 <HAL_GetTick>
 80033ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033f0:	e008      	b.n	8003404 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033f2:	f7fe fc81 	bl	8001cf8 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e2ed      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003404:	4b8b      	ldr	r3, [pc, #556]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	2b00      	cmp	r3, #0
 800340e:	d1f0      	bne.n	80033f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0310 	and.w	r3, r3, #16
 8003418:	2b00      	cmp	r3, #0
 800341a:	f000 80a9 	beq.w	8003570 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800341e:	4b85      	ldr	r3, [pc, #532]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003426:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003428:	4b82      	ldr	r3, [pc, #520]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 800342a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800342c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	2b08      	cmp	r3, #8
 8003432:	d007      	beq.n	8003444 <HAL_RCC_OscConfig+0x308>
 8003434:	69bb      	ldr	r3, [r7, #24]
 8003436:	2b18      	cmp	r3, #24
 8003438:	d13a      	bne.n	80034b0 <HAL_RCC_OscConfig+0x374>
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f003 0303 	and.w	r3, r3, #3
 8003440:	2b01      	cmp	r3, #1
 8003442:	d135      	bne.n	80034b0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003444:	4b7b      	ldr	r3, [pc, #492]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344c:	2b00      	cmp	r3, #0
 800344e:	d005      	beq.n	800345c <HAL_RCC_OscConfig+0x320>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	2b80      	cmp	r3, #128	@ 0x80
 8003456:	d001      	beq.n	800345c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e2c1      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800345c:	f7fe fc7c 	bl	8001d58 <HAL_GetREVID>
 8003460:	4603      	mov	r3, r0
 8003462:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003466:	4293      	cmp	r3, r2
 8003468:	d817      	bhi.n	800349a <HAL_RCC_OscConfig+0x35e>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	2b20      	cmp	r3, #32
 8003470:	d108      	bne.n	8003484 <HAL_RCC_OscConfig+0x348>
 8003472:	4b70      	ldr	r3, [pc, #448]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800347a:	4a6e      	ldr	r2, [pc, #440]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 800347c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003480:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003482:	e075      	b.n	8003570 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003484:	4b6b      	ldr	r3, [pc, #428]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a1b      	ldr	r3, [r3, #32]
 8003490:	069b      	lsls	r3, r3, #26
 8003492:	4968      	ldr	r1, [pc, #416]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003494:	4313      	orrs	r3, r2
 8003496:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003498:	e06a      	b.n	8003570 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800349a:	4b66      	ldr	r3, [pc, #408]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	061b      	lsls	r3, r3, #24
 80034a8:	4962      	ldr	r1, [pc, #392]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80034aa:	4313      	orrs	r3, r2
 80034ac:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80034ae:	e05f      	b.n	8003570 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	69db      	ldr	r3, [r3, #28]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d042      	beq.n	800353e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80034b8:	4b5e      	ldr	r3, [pc, #376]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a5d      	ldr	r2, [pc, #372]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80034be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c4:	f7fe fc18 	bl	8001cf8 <HAL_GetTick>
 80034c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034ca:	e008      	b.n	80034de <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80034cc:	f7fe fc14 	bl	8001cf8 <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e280      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034de:	4b55      	ldr	r3, [pc, #340]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d0f0      	beq.n	80034cc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034ea:	f7fe fc35 	bl	8001d58 <HAL_GetREVID>
 80034ee:	4603      	mov	r3, r0
 80034f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d817      	bhi.n	8003528 <HAL_RCC_OscConfig+0x3ec>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	2b20      	cmp	r3, #32
 80034fe:	d108      	bne.n	8003512 <HAL_RCC_OscConfig+0x3d6>
 8003500:	4b4c      	ldr	r3, [pc, #304]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003508:	4a4a      	ldr	r2, [pc, #296]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 800350a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800350e:	6053      	str	r3, [r2, #4]
 8003510:	e02e      	b.n	8003570 <HAL_RCC_OscConfig+0x434>
 8003512:	4b48      	ldr	r3, [pc, #288]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	069b      	lsls	r3, r3, #26
 8003520:	4944      	ldr	r1, [pc, #272]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003522:	4313      	orrs	r3, r2
 8003524:	604b      	str	r3, [r1, #4]
 8003526:	e023      	b.n	8003570 <HAL_RCC_OscConfig+0x434>
 8003528:	4b42      	ldr	r3, [pc, #264]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	061b      	lsls	r3, r3, #24
 8003536:	493f      	ldr	r1, [pc, #252]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003538:	4313      	orrs	r3, r2
 800353a:	60cb      	str	r3, [r1, #12]
 800353c:	e018      	b.n	8003570 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800353e:	4b3d      	ldr	r3, [pc, #244]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a3c      	ldr	r2, [pc, #240]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003544:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354a:	f7fe fbd5 	bl	8001cf8 <HAL_GetTick>
 800354e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003550:	e008      	b.n	8003564 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003552:	f7fe fbd1 	bl	8001cf8 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e23d      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003564:	4b33      	ldr	r3, [pc, #204]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800356c:	2b00      	cmp	r3, #0
 800356e:	d1f0      	bne.n	8003552 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0308 	and.w	r3, r3, #8
 8003578:	2b00      	cmp	r3, #0
 800357a:	d036      	beq.n	80035ea <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d019      	beq.n	80035b8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003584:	4b2b      	ldr	r3, [pc, #172]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003586:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003588:	4a2a      	ldr	r2, [pc, #168]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 800358a:	f043 0301 	orr.w	r3, r3, #1
 800358e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003590:	f7fe fbb2 	bl	8001cf8 <HAL_GetTick>
 8003594:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003596:	e008      	b.n	80035aa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003598:	f7fe fbae 	bl	8001cf8 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e21a      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80035aa:	4b22      	ldr	r3, [pc, #136]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80035ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d0f0      	beq.n	8003598 <HAL_RCC_OscConfig+0x45c>
 80035b6:	e018      	b.n	80035ea <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80035ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80035be:	f023 0301 	bic.w	r3, r3, #1
 80035c2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035c4:	f7fe fb98 	bl	8001cf8 <HAL_GetTick>
 80035c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035ca:	e008      	b.n	80035de <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035cc:	f7fe fb94 	bl	8001cf8 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e200      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035de:	4b15      	ldr	r3, [pc, #84]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 80035e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1f0      	bne.n	80035cc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0320 	and.w	r3, r3, #32
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d039      	beq.n	800366a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	699b      	ldr	r3, [r3, #24]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d01c      	beq.n	8003638 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a0c      	ldr	r2, [pc, #48]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003604:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003608:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800360a:	f7fe fb75 	bl	8001cf8 <HAL_GetTick>
 800360e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003610:	e008      	b.n	8003624 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003612:	f7fe fb71 	bl	8001cf8 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b02      	cmp	r3, #2
 800361e:	d901      	bls.n	8003624 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e1dd      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003624:	4b03      	ldr	r3, [pc, #12]	@ (8003634 <HAL_RCC_OscConfig+0x4f8>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d0f0      	beq.n	8003612 <HAL_RCC_OscConfig+0x4d6>
 8003630:	e01b      	b.n	800366a <HAL_RCC_OscConfig+0x52e>
 8003632:	bf00      	nop
 8003634:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003638:	4b9b      	ldr	r3, [pc, #620]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a9a      	ldr	r2, [pc, #616]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800363e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003642:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003644:	f7fe fb58 	bl	8001cf8 <HAL_GetTick>
 8003648:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800364c:	f7fe fb54 	bl	8001cf8 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e1c0      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800365e:	4b92      	ldr	r3, [pc, #584]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f0      	bne.n	800364c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0304 	and.w	r3, r3, #4
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 8081 	beq.w	800377a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003678:	4b8c      	ldr	r3, [pc, #560]	@ (80038ac <HAL_RCC_OscConfig+0x770>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a8b      	ldr	r2, [pc, #556]	@ (80038ac <HAL_RCC_OscConfig+0x770>)
 800367e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003682:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003684:	f7fe fb38 	bl	8001cf8 <HAL_GetTick>
 8003688:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368c:	f7fe fb34 	bl	8001cf8 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b64      	cmp	r3, #100	@ 0x64
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e1a0      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800369e:	4b83      	ldr	r3, [pc, #524]	@ (80038ac <HAL_RCC_OscConfig+0x770>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f0      	beq.n	800368c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d106      	bne.n	80036c0 <HAL_RCC_OscConfig+0x584>
 80036b2:	4b7d      	ldr	r3, [pc, #500]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036b6:	4a7c      	ldr	r2, [pc, #496]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036b8:	f043 0301 	orr.w	r3, r3, #1
 80036bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80036be:	e02d      	b.n	800371c <HAL_RCC_OscConfig+0x5e0>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10c      	bne.n	80036e2 <HAL_RCC_OscConfig+0x5a6>
 80036c8:	4b77      	ldr	r3, [pc, #476]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036cc:	4a76      	ldr	r2, [pc, #472]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036ce:	f023 0301 	bic.w	r3, r3, #1
 80036d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d4:	4b74      	ldr	r3, [pc, #464]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d8:	4a73      	ldr	r2, [pc, #460]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036da:	f023 0304 	bic.w	r3, r3, #4
 80036de:	6713      	str	r3, [r2, #112]	@ 0x70
 80036e0:	e01c      	b.n	800371c <HAL_RCC_OscConfig+0x5e0>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	2b05      	cmp	r3, #5
 80036e8:	d10c      	bne.n	8003704 <HAL_RCC_OscConfig+0x5c8>
 80036ea:	4b6f      	ldr	r3, [pc, #444]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ee:	4a6e      	ldr	r2, [pc, #440]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036f0:	f043 0304 	orr.w	r3, r3, #4
 80036f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036f6:	4b6c      	ldr	r3, [pc, #432]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036fa:	4a6b      	ldr	r2, [pc, #428]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80036fc:	f043 0301 	orr.w	r3, r3, #1
 8003700:	6713      	str	r3, [r2, #112]	@ 0x70
 8003702:	e00b      	b.n	800371c <HAL_RCC_OscConfig+0x5e0>
 8003704:	4b68      	ldr	r3, [pc, #416]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003708:	4a67      	ldr	r2, [pc, #412]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800370a:	f023 0301 	bic.w	r3, r3, #1
 800370e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003710:	4b65      	ldr	r3, [pc, #404]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003714:	4a64      	ldr	r2, [pc, #400]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003716:	f023 0304 	bic.w	r3, r3, #4
 800371a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d015      	beq.n	8003750 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003724:	f7fe fae8 	bl	8001cf8 <HAL_GetTick>
 8003728:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800372a:	e00a      	b.n	8003742 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372c:	f7fe fae4 	bl	8001cf8 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800373a:	4293      	cmp	r3, r2
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e14e      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003742:	4b59      	ldr	r3, [pc, #356]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d0ee      	beq.n	800372c <HAL_RCC_OscConfig+0x5f0>
 800374e:	e014      	b.n	800377a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003750:	f7fe fad2 	bl	8001cf8 <HAL_GetTick>
 8003754:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003756:	e00a      	b.n	800376e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003758:	f7fe face 	bl	8001cf8 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003766:	4293      	cmp	r3, r2
 8003768:	d901      	bls.n	800376e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800376a:	2303      	movs	r3, #3
 800376c:	e138      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800376e:	4b4e      	ldr	r3, [pc, #312]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1ee      	bne.n	8003758 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377e:	2b00      	cmp	r3, #0
 8003780:	f000 812d 	beq.w	80039de <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003784:	4b48      	ldr	r3, [pc, #288]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800378c:	2b18      	cmp	r3, #24
 800378e:	f000 80bd 	beq.w	800390c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003796:	2b02      	cmp	r3, #2
 8003798:	f040 809e 	bne.w	80038d8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800379c:	4b42      	ldr	r3, [pc, #264]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a41      	ldr	r2, [pc, #260]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80037a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a8:	f7fe faa6 	bl	8001cf8 <HAL_GetTick>
 80037ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037b0:	f7fe faa2 	bl	8001cf8 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e10e      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80037c2:	4b39      	ldr	r3, [pc, #228]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f0      	bne.n	80037b0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037ce:	4b36      	ldr	r3, [pc, #216]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80037d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037d2:	4b37      	ldr	r3, [pc, #220]	@ (80038b0 <HAL_RCC_OscConfig+0x774>)
 80037d4:	4013      	ands	r3, r2
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80037de:	0112      	lsls	r2, r2, #4
 80037e0:	430a      	orrs	r2, r1
 80037e2:	4931      	ldr	r1, [pc, #196]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	628b      	str	r3, [r1, #40]	@ 0x28
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ec:	3b01      	subs	r3, #1
 80037ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f6:	3b01      	subs	r3, #1
 80037f8:	025b      	lsls	r3, r3, #9
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	431a      	orrs	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003802:	3b01      	subs	r3, #1
 8003804:	041b      	lsls	r3, r3, #16
 8003806:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800380a:	431a      	orrs	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003810:	3b01      	subs	r3, #1
 8003812:	061b      	lsls	r3, r3, #24
 8003814:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003818:	4923      	ldr	r1, [pc, #140]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800381a:	4313      	orrs	r3, r2
 800381c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800381e:	4b22      	ldr	r3, [pc, #136]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003822:	4a21      	ldr	r2, [pc, #132]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003824:	f023 0301 	bic.w	r3, r3, #1
 8003828:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800382a:	4b1f      	ldr	r3, [pc, #124]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800382c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800382e:	4b21      	ldr	r3, [pc, #132]	@ (80038b4 <HAL_RCC_OscConfig+0x778>)
 8003830:	4013      	ands	r3, r2
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003836:	00d2      	lsls	r2, r2, #3
 8003838:	491b      	ldr	r1, [pc, #108]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800383a:	4313      	orrs	r3, r2
 800383c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800383e:	4b1a      	ldr	r3, [pc, #104]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003842:	f023 020c 	bic.w	r2, r3, #12
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384a:	4917      	ldr	r1, [pc, #92]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800384c:	4313      	orrs	r3, r2
 800384e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003850:	4b15      	ldr	r3, [pc, #84]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003854:	f023 0202 	bic.w	r2, r3, #2
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800385c:	4912      	ldr	r1, [pc, #72]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800385e:	4313      	orrs	r3, r2
 8003860:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003862:	4b11      	ldr	r3, [pc, #68]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003866:	4a10      	ldr	r2, [pc, #64]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003868:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800386c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800386e:	4b0e      	ldr	r3, [pc, #56]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003872:	4a0d      	ldr	r2, [pc, #52]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003874:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003878:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800387a:	4b0b      	ldr	r3, [pc, #44]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800387c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387e:	4a0a      	ldr	r2, [pc, #40]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003880:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003884:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003886:	4b08      	ldr	r3, [pc, #32]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800388a:	4a07      	ldr	r2, [pc, #28]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 800388c:	f043 0301 	orr.w	r3, r3, #1
 8003890:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003892:	4b05      	ldr	r3, [pc, #20]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a04      	ldr	r2, [pc, #16]	@ (80038a8 <HAL_RCC_OscConfig+0x76c>)
 8003898:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800389c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389e:	f7fe fa2b 	bl	8001cf8 <HAL_GetTick>
 80038a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038a4:	e011      	b.n	80038ca <HAL_RCC_OscConfig+0x78e>
 80038a6:	bf00      	nop
 80038a8:	58024400 	.word	0x58024400
 80038ac:	58024800 	.word	0x58024800
 80038b0:	fffffc0c 	.word	0xfffffc0c
 80038b4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b8:	f7fe fa1e 	bl	8001cf8 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e08a      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038ca:	4b47      	ldr	r3, [pc, #284]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d0f0      	beq.n	80038b8 <HAL_RCC_OscConfig+0x77c>
 80038d6:	e082      	b.n	80039de <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d8:	4b43      	ldr	r3, [pc, #268]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a42      	ldr	r2, [pc, #264]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 80038de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e4:	f7fe fa08 	bl	8001cf8 <HAL_GetTick>
 80038e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ec:	f7fe fa04 	bl	8001cf8 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e070      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038fe:	4b3a      	ldr	r3, [pc, #232]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1f0      	bne.n	80038ec <HAL_RCC_OscConfig+0x7b0>
 800390a:	e068      	b.n	80039de <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800390c:	4b36      	ldr	r3, [pc, #216]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 800390e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003910:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003912:	4b35      	ldr	r3, [pc, #212]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 8003914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003916:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391c:	2b01      	cmp	r3, #1
 800391e:	d031      	beq.n	8003984 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f003 0203 	and.w	r2, r3, #3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800392a:	429a      	cmp	r2, r3
 800392c:	d12a      	bne.n	8003984 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	091b      	lsrs	r3, r3, #4
 8003932:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800393a:	429a      	cmp	r2, r3
 800393c:	d122      	bne.n	8003984 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003948:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800394a:	429a      	cmp	r2, r3
 800394c:	d11a      	bne.n	8003984 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	0a5b      	lsrs	r3, r3, #9
 8003952:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800395c:	429a      	cmp	r2, r3
 800395e:	d111      	bne.n	8003984 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	0c1b      	lsrs	r3, r3, #16
 8003964:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800396c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800396e:	429a      	cmp	r2, r3
 8003970:	d108      	bne.n	8003984 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	0e1b      	lsrs	r3, r3, #24
 8003976:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800397e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003980:	429a      	cmp	r2, r3
 8003982:	d001      	beq.n	8003988 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e02b      	b.n	80039e0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003988:	4b17      	ldr	r3, [pc, #92]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 800398a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800398c:	08db      	lsrs	r3, r3, #3
 800398e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003992:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	429a      	cmp	r2, r3
 800399c:	d01f      	beq.n	80039de <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800399e:	4b12      	ldr	r3, [pc, #72]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 80039a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a2:	4a11      	ldr	r2, [pc, #68]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 80039a4:	f023 0301 	bic.w	r3, r3, #1
 80039a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039aa:	f7fe f9a5 	bl	8001cf8 <HAL_GetTick>
 80039ae:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80039b0:	bf00      	nop
 80039b2:	f7fe f9a1 	bl	8001cf8 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d0f9      	beq.n	80039b2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80039be:	4b0a      	ldr	r3, [pc, #40]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 80039c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039c2:	4b0a      	ldr	r3, [pc, #40]	@ (80039ec <HAL_RCC_OscConfig+0x8b0>)
 80039c4:	4013      	ands	r3, r2
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039ca:	00d2      	lsls	r2, r2, #3
 80039cc:	4906      	ldr	r1, [pc, #24]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80039d2:	4b05      	ldr	r3, [pc, #20]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 80039d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039d6:	4a04      	ldr	r2, [pc, #16]	@ (80039e8 <HAL_RCC_OscConfig+0x8ac>)
 80039d8:	f043 0301 	orr.w	r3, r3, #1
 80039dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3730      	adds	r7, #48	@ 0x30
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	58024400 	.word	0x58024400
 80039ec:	ffff0007 	.word	0xffff0007

080039f0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e19c      	b.n	8003d3e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a04:	4b8a      	ldr	r3, [pc, #552]	@ (8003c30 <HAL_RCC_ClockConfig+0x240>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 030f 	and.w	r3, r3, #15
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d910      	bls.n	8003a34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a12:	4b87      	ldr	r3, [pc, #540]	@ (8003c30 <HAL_RCC_ClockConfig+0x240>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f023 020f 	bic.w	r2, r3, #15
 8003a1a:	4985      	ldr	r1, [pc, #532]	@ (8003c30 <HAL_RCC_ClockConfig+0x240>)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a22:	4b83      	ldr	r3, [pc, #524]	@ (8003c30 <HAL_RCC_ClockConfig+0x240>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e184      	b.n	8003d3e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0304 	and.w	r3, r3, #4
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d010      	beq.n	8003a62 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691a      	ldr	r2, [r3, #16]
 8003a44:	4b7b      	ldr	r3, [pc, #492]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d908      	bls.n	8003a62 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a50:	4b78      	ldr	r3, [pc, #480]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	4975      	ldr	r1, [pc, #468]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0308 	and.w	r3, r3, #8
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d010      	beq.n	8003a90 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	695a      	ldr	r2, [r3, #20]
 8003a72:	4b70      	ldr	r3, [pc, #448]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d908      	bls.n	8003a90 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a7e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003a80:	69db      	ldr	r3, [r3, #28]
 8003a82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	496a      	ldr	r1, [pc, #424]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0310 	and.w	r3, r3, #16
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d010      	beq.n	8003abe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	699a      	ldr	r2, [r3, #24]
 8003aa0:	4b64      	ldr	r3, [pc, #400]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d908      	bls.n	8003abe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003aac:	4b61      	ldr	r3, [pc, #388]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003aae:	69db      	ldr	r3, [r3, #28]
 8003ab0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	495e      	ldr	r1, [pc, #376]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0320 	and.w	r3, r3, #32
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d010      	beq.n	8003aec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	69da      	ldr	r2, [r3, #28]
 8003ace:	4b59      	ldr	r3, [pc, #356]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
 8003ad2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d908      	bls.n	8003aec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003ada:	4b56      	ldr	r3, [pc, #344]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69db      	ldr	r3, [r3, #28]
 8003ae6:	4953      	ldr	r1, [pc, #332]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d010      	beq.n	8003b1a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68da      	ldr	r2, [r3, #12]
 8003afc:	4b4d      	ldr	r3, [pc, #308]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	f003 030f 	and.w	r3, r3, #15
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d908      	bls.n	8003b1a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b08:	4b4a      	ldr	r3, [pc, #296]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	f023 020f 	bic.w	r2, r3, #15
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	4947      	ldr	r1, [pc, #284]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d055      	beq.n	8003bd2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003b26:	4b43      	ldr	r3, [pc, #268]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	4940      	ldr	r1, [pc, #256]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d107      	bne.n	8003b50 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b40:	4b3c      	ldr	r3, [pc, #240]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d121      	bne.n	8003b90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e0f6      	b.n	8003d3e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	2b03      	cmp	r3, #3
 8003b56:	d107      	bne.n	8003b68 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b58:	4b36      	ldr	r3, [pc, #216]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d115      	bne.n	8003b90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e0ea      	b.n	8003d3e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d107      	bne.n	8003b80 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003b70:	4b30      	ldr	r3, [pc, #192]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d109      	bne.n	8003b90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e0de      	b.n	8003d3e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b80:	4b2c      	ldr	r3, [pc, #176]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d101      	bne.n	8003b90 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e0d6      	b.n	8003d3e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b90:	4b28      	ldr	r3, [pc, #160]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	f023 0207 	bic.w	r2, r3, #7
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	4925      	ldr	r1, [pc, #148]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ba2:	f7fe f8a9 	bl	8001cf8 <HAL_GetTick>
 8003ba6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ba8:	e00a      	b.n	8003bc0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003baa:	f7fe f8a5 	bl	8001cf8 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e0be      	b.n	8003d3e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003bc2:	691b      	ldr	r3, [r3, #16]
 8003bc4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d1eb      	bne.n	8003baa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d010      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68da      	ldr	r2, [r3, #12]
 8003be2:	4b14      	ldr	r3, [pc, #80]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	f003 030f 	and.w	r3, r3, #15
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d208      	bcs.n	8003c00 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bee:	4b11      	ldr	r3, [pc, #68]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	f023 020f 	bic.w	r2, r3, #15
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	490e      	ldr	r1, [pc, #56]	@ (8003c34 <HAL_RCC_ClockConfig+0x244>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c00:	4b0b      	ldr	r3, [pc, #44]	@ (8003c30 <HAL_RCC_ClockConfig+0x240>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 030f 	and.w	r3, r3, #15
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d214      	bcs.n	8003c38 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c0e:	4b08      	ldr	r3, [pc, #32]	@ (8003c30 <HAL_RCC_ClockConfig+0x240>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f023 020f 	bic.w	r2, r3, #15
 8003c16:	4906      	ldr	r1, [pc, #24]	@ (8003c30 <HAL_RCC_ClockConfig+0x240>)
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c1e:	4b04      	ldr	r3, [pc, #16]	@ (8003c30 <HAL_RCC_ClockConfig+0x240>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 030f 	and.w	r3, r3, #15
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d005      	beq.n	8003c38 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e086      	b.n	8003d3e <HAL_RCC_ClockConfig+0x34e>
 8003c30:	52002000 	.word	0x52002000
 8003c34:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0304 	and.w	r3, r3, #4
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d010      	beq.n	8003c66 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691a      	ldr	r2, [r3, #16]
 8003c48:	4b3f      	ldr	r3, [pc, #252]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d208      	bcs.n	8003c66 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003c54:	4b3c      	ldr	r3, [pc, #240]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	4939      	ldr	r1, [pc, #228]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0308 	and.w	r3, r3, #8
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d010      	beq.n	8003c94 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	695a      	ldr	r2, [r3, #20]
 8003c76:	4b34      	ldr	r3, [pc, #208]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003c78:	69db      	ldr	r3, [r3, #28]
 8003c7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d208      	bcs.n	8003c94 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c82:	4b31      	ldr	r3, [pc, #196]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	492e      	ldr	r1, [pc, #184]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0310 	and.w	r3, r3, #16
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d010      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	699a      	ldr	r2, [r3, #24]
 8003ca4:	4b28      	ldr	r3, [pc, #160]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003ca6:	69db      	ldr	r3, [r3, #28]
 8003ca8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d208      	bcs.n	8003cc2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003cb0:	4b25      	ldr	r3, [pc, #148]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	699b      	ldr	r3, [r3, #24]
 8003cbc:	4922      	ldr	r1, [pc, #136]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0320 	and.w	r3, r3, #32
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d010      	beq.n	8003cf0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	69da      	ldr	r2, [r3, #28]
 8003cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d208      	bcs.n	8003cf0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003cde:	4b1a      	ldr	r3, [pc, #104]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	69db      	ldr	r3, [r3, #28]
 8003cea:	4917      	ldr	r1, [pc, #92]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003cf0:	f000 f834 	bl	8003d5c <HAL_RCC_GetSysClockFreq>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	4b14      	ldr	r3, [pc, #80]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	0a1b      	lsrs	r3, r3, #8
 8003cfc:	f003 030f 	and.w	r3, r3, #15
 8003d00:	4912      	ldr	r1, [pc, #72]	@ (8003d4c <HAL_RCC_ClockConfig+0x35c>)
 8003d02:	5ccb      	ldrb	r3, [r1, r3]
 8003d04:	f003 031f 	and.w	r3, r3, #31
 8003d08:	fa22 f303 	lsr.w	r3, r2, r3
 8003d0c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8003d48 <HAL_RCC_ClockConfig+0x358>)
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	f003 030f 	and.w	r3, r3, #15
 8003d16:	4a0d      	ldr	r2, [pc, #52]	@ (8003d4c <HAL_RCC_ClockConfig+0x35c>)
 8003d18:	5cd3      	ldrb	r3, [r2, r3]
 8003d1a:	f003 031f 	and.w	r3, r3, #31
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	fa22 f303 	lsr.w	r3, r2, r3
 8003d24:	4a0a      	ldr	r2, [pc, #40]	@ (8003d50 <HAL_RCC_ClockConfig+0x360>)
 8003d26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003d28:	4a0a      	ldr	r2, [pc, #40]	@ (8003d54 <HAL_RCC_ClockConfig+0x364>)
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d58 <HAL_RCC_ClockConfig+0x368>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fd ff96 	bl	8001c64 <HAL_InitTick>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3718      	adds	r7, #24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	58024400 	.word	0x58024400
 8003d4c:	08011fc0 	.word	0x08011fc0
 8003d50:	24000004 	.word	0x24000004
 8003d54:	24000000 	.word	0x24000000
 8003d58:	24000008 	.word	0x24000008

08003d5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b089      	sub	sp, #36	@ 0x24
 8003d60:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d62:	4bb3      	ldr	r3, [pc, #716]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d6a:	2b18      	cmp	r3, #24
 8003d6c:	f200 8155 	bhi.w	800401a <HAL_RCC_GetSysClockFreq+0x2be>
 8003d70:	a201      	add	r2, pc, #4	@ (adr r2, 8003d78 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d76:	bf00      	nop
 8003d78:	08003ddd 	.word	0x08003ddd
 8003d7c:	0800401b 	.word	0x0800401b
 8003d80:	0800401b 	.word	0x0800401b
 8003d84:	0800401b 	.word	0x0800401b
 8003d88:	0800401b 	.word	0x0800401b
 8003d8c:	0800401b 	.word	0x0800401b
 8003d90:	0800401b 	.word	0x0800401b
 8003d94:	0800401b 	.word	0x0800401b
 8003d98:	08003e03 	.word	0x08003e03
 8003d9c:	0800401b 	.word	0x0800401b
 8003da0:	0800401b 	.word	0x0800401b
 8003da4:	0800401b 	.word	0x0800401b
 8003da8:	0800401b 	.word	0x0800401b
 8003dac:	0800401b 	.word	0x0800401b
 8003db0:	0800401b 	.word	0x0800401b
 8003db4:	0800401b 	.word	0x0800401b
 8003db8:	08003e09 	.word	0x08003e09
 8003dbc:	0800401b 	.word	0x0800401b
 8003dc0:	0800401b 	.word	0x0800401b
 8003dc4:	0800401b 	.word	0x0800401b
 8003dc8:	0800401b 	.word	0x0800401b
 8003dcc:	0800401b 	.word	0x0800401b
 8003dd0:	0800401b 	.word	0x0800401b
 8003dd4:	0800401b 	.word	0x0800401b
 8003dd8:	08003e0f 	.word	0x08003e0f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ddc:	4b94      	ldr	r3, [pc, #592]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0320 	and.w	r3, r3, #32
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d009      	beq.n	8003dfc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003de8:	4b91      	ldr	r3, [pc, #580]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	08db      	lsrs	r3, r3, #3
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	4a90      	ldr	r2, [pc, #576]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003df4:	fa22 f303 	lsr.w	r3, r2, r3
 8003df8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003dfa:	e111      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003dfc:	4b8d      	ldr	r3, [pc, #564]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003dfe:	61bb      	str	r3, [r7, #24]
      break;
 8003e00:	e10e      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003e02:	4b8d      	ldr	r3, [pc, #564]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003e04:	61bb      	str	r3, [r7, #24]
      break;
 8003e06:	e10b      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003e08:	4b8c      	ldr	r3, [pc, #560]	@ (800403c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003e0a:	61bb      	str	r3, [r7, #24]
      break;
 8003e0c:	e108      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e0e:	4b88      	ldr	r3, [pc, #544]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e12:	f003 0303 	and.w	r3, r3, #3
 8003e16:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003e18:	4b85      	ldr	r3, [pc, #532]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1c:	091b      	lsrs	r3, r3, #4
 8003e1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e22:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003e24:	4b82      	ldr	r3, [pc, #520]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003e2e:	4b80      	ldr	r3, [pc, #512]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e32:	08db      	lsrs	r3, r3, #3
 8003e34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	fb02 f303 	mul.w	r3, r2, r3
 8003e3e:	ee07 3a90 	vmov	s15, r3
 8003e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e46:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80e1 	beq.w	8004014 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	f000 8083 	beq.w	8003f60 <HAL_RCC_GetSysClockFreq+0x204>
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	f200 80a1 	bhi.w	8003fa4 <HAL_RCC_GetSysClockFreq+0x248>
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <HAL_RCC_GetSysClockFreq+0x114>
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d056      	beq.n	8003f1c <HAL_RCC_GetSysClockFreq+0x1c0>
 8003e6e:	e099      	b.n	8003fa4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e70:	4b6f      	ldr	r3, [pc, #444]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0320 	and.w	r3, r3, #32
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d02d      	beq.n	8003ed8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e7c:	4b6c      	ldr	r3, [pc, #432]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	08db      	lsrs	r3, r3, #3
 8003e82:	f003 0303 	and.w	r3, r3, #3
 8003e86:	4a6b      	ldr	r2, [pc, #428]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e88:	fa22 f303 	lsr.w	r3, r2, r3
 8003e8c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	ee07 3a90 	vmov	s15, r3
 8003e94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	ee07 3a90 	vmov	s15, r3
 8003e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ea2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ea6:	4b62      	ldr	r3, [pc, #392]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eae:	ee07 3a90 	vmov	s15, r3
 8003eb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003eba:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004040 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ebe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ec2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ec6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003eca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ece:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ed2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003ed6:	e087      	b.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	ee07 3a90 	vmov	s15, r3
 8003ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ee2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004044 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003ee6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003eea:	4b51      	ldr	r3, [pc, #324]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ef2:	ee07 3a90 	vmov	s15, r3
 8003ef6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003efa:	ed97 6a02 	vldr	s12, [r7, #8]
 8003efe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004040 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f1a:	e065      	b.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	ee07 3a90 	vmov	s15, r3
 8003f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f26:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004048 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003f2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f2e:	4b40      	ldr	r3, [pc, #256]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f36:	ee07 3a90 	vmov	s15, r3
 8003f3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f42:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004040 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f5e:	e043      	b.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	ee07 3a90 	vmov	s15, r3
 8003f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f6a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800404c <HAL_RCC_GetSysClockFreq+0x2f0>
 8003f6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f72:	4b2f      	ldr	r3, [pc, #188]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f7a:	ee07 3a90 	vmov	s15, r3
 8003f7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f82:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f86:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004040 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fa2:	e021      	b.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	ee07 3a90 	vmov	s15, r3
 8003faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004048 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fbe:	ee07 3a90 	vmov	s15, r3
 8003fc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fca:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004040 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fe6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003fe8:	4b11      	ldr	r3, [pc, #68]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fec:	0a5b      	lsrs	r3, r3, #9
 8003fee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	ee07 3a90 	vmov	s15, r3
 8003ffc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004000:	edd7 6a07 	vldr	s13, [r7, #28]
 8004004:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004008:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800400c:	ee17 3a90 	vmov	r3, s15
 8004010:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004012:	e005      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004014:	2300      	movs	r3, #0
 8004016:	61bb      	str	r3, [r7, #24]
      break;
 8004018:	e002      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800401a:	4b07      	ldr	r3, [pc, #28]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800401c:	61bb      	str	r3, [r7, #24]
      break;
 800401e:	bf00      	nop
  }

  return sysclockfreq;
 8004020:	69bb      	ldr	r3, [r7, #24]
}
 8004022:	4618      	mov	r0, r3
 8004024:	3724      	adds	r7, #36	@ 0x24
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	58024400 	.word	0x58024400
 8004034:	03d09000 	.word	0x03d09000
 8004038:	003d0900 	.word	0x003d0900
 800403c:	018cba80 	.word	0x018cba80
 8004040:	46000000 	.word	0x46000000
 8004044:	4c742400 	.word	0x4c742400
 8004048:	4a742400 	.word	0x4a742400
 800404c:	4bc65d40 	.word	0x4bc65d40

08004050 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004056:	f7ff fe81 	bl	8003d5c <HAL_RCC_GetSysClockFreq>
 800405a:	4602      	mov	r2, r0
 800405c:	4b10      	ldr	r3, [pc, #64]	@ (80040a0 <HAL_RCC_GetHCLKFreq+0x50>)
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	0a1b      	lsrs	r3, r3, #8
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	490f      	ldr	r1, [pc, #60]	@ (80040a4 <HAL_RCC_GetHCLKFreq+0x54>)
 8004068:	5ccb      	ldrb	r3, [r1, r3]
 800406a:	f003 031f 	and.w	r3, r3, #31
 800406e:	fa22 f303 	lsr.w	r3, r2, r3
 8004072:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004074:	4b0a      	ldr	r3, [pc, #40]	@ (80040a0 <HAL_RCC_GetHCLKFreq+0x50>)
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	f003 030f 	and.w	r3, r3, #15
 800407c:	4a09      	ldr	r2, [pc, #36]	@ (80040a4 <HAL_RCC_GetHCLKFreq+0x54>)
 800407e:	5cd3      	ldrb	r3, [r2, r3]
 8004080:	f003 031f 	and.w	r3, r3, #31
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	fa22 f303 	lsr.w	r3, r2, r3
 800408a:	4a07      	ldr	r2, [pc, #28]	@ (80040a8 <HAL_RCC_GetHCLKFreq+0x58>)
 800408c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800408e:	4a07      	ldr	r2, [pc, #28]	@ (80040ac <HAL_RCC_GetHCLKFreq+0x5c>)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004094:	4b04      	ldr	r3, [pc, #16]	@ (80040a8 <HAL_RCC_GetHCLKFreq+0x58>)
 8004096:	681b      	ldr	r3, [r3, #0]
}
 8004098:	4618      	mov	r0, r3
 800409a:	3708      	adds	r7, #8
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	58024400 	.word	0x58024400
 80040a4:	08011fc0 	.word	0x08011fc0
 80040a8:	24000004 	.word	0x24000004
 80040ac:	24000000 	.word	0x24000000

080040b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80040b4:	f7ff ffcc 	bl	8004050 <HAL_RCC_GetHCLKFreq>
 80040b8:	4602      	mov	r2, r0
 80040ba:	4b06      	ldr	r3, [pc, #24]	@ (80040d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	091b      	lsrs	r3, r3, #4
 80040c0:	f003 0307 	and.w	r3, r3, #7
 80040c4:	4904      	ldr	r1, [pc, #16]	@ (80040d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80040c6:	5ccb      	ldrb	r3, [r1, r3]
 80040c8:	f003 031f 	and.w	r3, r3, #31
 80040cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	58024400 	.word	0x58024400
 80040d8:	08011fc0 	.word	0x08011fc0

080040dc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040e0:	b0ca      	sub	sp, #296	@ 0x128
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80040e8:	2300      	movs	r3, #0
 80040ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80040ee:	2300      	movs	r3, #0
 80040f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80040f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004100:	2500      	movs	r5, #0
 8004102:	ea54 0305 	orrs.w	r3, r4, r5
 8004106:	d049      	beq.n	800419c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800410e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004112:	d02f      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004114:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004118:	d828      	bhi.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800411a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800411e:	d01a      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004120:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004124:	d822      	bhi.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800412a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800412e:	d007      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004130:	e01c      	b.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004132:	4bb8      	ldr	r3, [pc, #736]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004136:	4ab7      	ldr	r2, [pc, #732]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004138:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800413c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800413e:	e01a      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004144:	3308      	adds	r3, #8
 8004146:	2102      	movs	r1, #2
 8004148:	4618      	mov	r0, r3
 800414a:	f002 fb61 	bl	8006810 <RCCEx_PLL2_Config>
 800414e:	4603      	mov	r3, r0
 8004150:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004154:	e00f      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004156:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415a:	3328      	adds	r3, #40	@ 0x28
 800415c:	2102      	movs	r1, #2
 800415e:	4618      	mov	r0, r3
 8004160:	f002 fc08 	bl	8006974 <RCCEx_PLL3_Config>
 8004164:	4603      	mov	r3, r0
 8004166:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800416a:	e004      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004172:	e000      	b.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004174:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004176:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800417a:	2b00      	cmp	r3, #0
 800417c:	d10a      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800417e:	4ba5      	ldr	r3, [pc, #660]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004180:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004182:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800418c:	4aa1      	ldr	r2, [pc, #644]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800418e:	430b      	orrs	r3, r1
 8004190:	6513      	str	r3, [r2, #80]	@ 0x50
 8004192:	e003      	b.n	800419c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800419c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80041a8:	f04f 0900 	mov.w	r9, #0
 80041ac:	ea58 0309 	orrs.w	r3, r8, r9
 80041b0:	d047      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80041b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b8:	2b04      	cmp	r3, #4
 80041ba:	d82a      	bhi.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80041bc:	a201      	add	r2, pc, #4	@ (adr r2, 80041c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80041be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041c2:	bf00      	nop
 80041c4:	080041d9 	.word	0x080041d9
 80041c8:	080041e7 	.word	0x080041e7
 80041cc:	080041fd 	.word	0x080041fd
 80041d0:	0800421b 	.word	0x0800421b
 80041d4:	0800421b 	.word	0x0800421b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041d8:	4b8e      	ldr	r3, [pc, #568]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041dc:	4a8d      	ldr	r2, [pc, #564]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041e4:	e01a      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ea:	3308      	adds	r3, #8
 80041ec:	2100      	movs	r1, #0
 80041ee:	4618      	mov	r0, r3
 80041f0:	f002 fb0e 	bl	8006810 <RCCEx_PLL2_Config>
 80041f4:	4603      	mov	r3, r0
 80041f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80041fa:	e00f      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80041fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004200:	3328      	adds	r3, #40	@ 0x28
 8004202:	2100      	movs	r1, #0
 8004204:	4618      	mov	r0, r3
 8004206:	f002 fbb5 	bl	8006974 <RCCEx_PLL3_Config>
 800420a:	4603      	mov	r3, r0
 800420c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004210:	e004      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004218:	e000      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800421a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800421c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10a      	bne.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004224:	4b7b      	ldr	r3, [pc, #492]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004226:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004228:	f023 0107 	bic.w	r1, r3, #7
 800422c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004232:	4a78      	ldr	r2, [pc, #480]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004234:	430b      	orrs	r3, r1
 8004236:	6513      	str	r3, [r2, #80]	@ 0x50
 8004238:	e003      	b.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800423a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800423e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800424a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800424e:	f04f 0b00 	mov.w	fp, #0
 8004252:	ea5a 030b 	orrs.w	r3, sl, fp
 8004256:	d04c      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004262:	d030      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004264:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004268:	d829      	bhi.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800426a:	2bc0      	cmp	r3, #192	@ 0xc0
 800426c:	d02d      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800426e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004270:	d825      	bhi.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004272:	2b80      	cmp	r3, #128	@ 0x80
 8004274:	d018      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004276:	2b80      	cmp	r3, #128	@ 0x80
 8004278:	d821      	bhi.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800427a:	2b00      	cmp	r3, #0
 800427c:	d002      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800427e:	2b40      	cmp	r3, #64	@ 0x40
 8004280:	d007      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004282:	e01c      	b.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004284:	4b63      	ldr	r3, [pc, #396]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004288:	4a62      	ldr	r2, [pc, #392]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800428a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800428e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004290:	e01c      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004296:	3308      	adds	r3, #8
 8004298:	2100      	movs	r1, #0
 800429a:	4618      	mov	r0, r3
 800429c:	f002 fab8 	bl	8006810 <RCCEx_PLL2_Config>
 80042a0:	4603      	mov	r3, r0
 80042a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80042a6:	e011      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80042a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ac:	3328      	adds	r3, #40	@ 0x28
 80042ae:	2100      	movs	r1, #0
 80042b0:	4618      	mov	r0, r3
 80042b2:	f002 fb5f 	bl	8006974 <RCCEx_PLL3_Config>
 80042b6:	4603      	mov	r3, r0
 80042b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80042bc:	e006      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042c4:	e002      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80042c6:	bf00      	nop
 80042c8:	e000      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80042ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10a      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80042d4:	4b4f      	ldr	r3, [pc, #316]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80042dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e2:	4a4c      	ldr	r2, [pc, #304]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042e4:	430b      	orrs	r3, r1
 80042e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80042e8:	e003      	b.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80042f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042fa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80042fe:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004302:	2300      	movs	r3, #0
 8004304:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004308:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800430c:	460b      	mov	r3, r1
 800430e:	4313      	orrs	r3, r2
 8004310:	d053      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004316:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800431a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800431e:	d035      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004320:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004324:	d82e      	bhi.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004326:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800432a:	d031      	beq.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800432c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004330:	d828      	bhi.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004332:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004336:	d01a      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004338:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800433c:	d822      	bhi.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004342:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004346:	d007      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004348:	e01c      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800434a:	4b32      	ldr	r3, [pc, #200]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800434c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434e:	4a31      	ldr	r2, [pc, #196]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004354:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004356:	e01c      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435c:	3308      	adds	r3, #8
 800435e:	2100      	movs	r1, #0
 8004360:	4618      	mov	r0, r3
 8004362:	f002 fa55 	bl	8006810 <RCCEx_PLL2_Config>
 8004366:	4603      	mov	r3, r0
 8004368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800436c:	e011      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800436e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004372:	3328      	adds	r3, #40	@ 0x28
 8004374:	2100      	movs	r1, #0
 8004376:	4618      	mov	r0, r3
 8004378:	f002 fafc 	bl	8006974 <RCCEx_PLL3_Config>
 800437c:	4603      	mov	r3, r0
 800437e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004382:	e006      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800438a:	e002      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800438c:	bf00      	nop
 800438e:	e000      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004390:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10b      	bne.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800439a:	4b1e      	ldr	r3, [pc, #120]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800439c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800439e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80043a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80043aa:	4a1a      	ldr	r2, [pc, #104]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043ac:	430b      	orrs	r3, r1
 80043ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80043b0:	e003      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80043ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80043c6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80043ca:	2300      	movs	r3, #0
 80043cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80043d0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80043d4:	460b      	mov	r3, r1
 80043d6:	4313      	orrs	r3, r2
 80043d8:	d056      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80043da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80043e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043e6:	d038      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80043e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043ec:	d831      	bhi.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80043ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80043f2:	d034      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80043f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80043f8:	d82b      	bhi.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80043fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80043fe:	d01d      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004400:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004404:	d825      	bhi.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004406:	2b00      	cmp	r3, #0
 8004408:	d006      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800440a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800440e:	d00a      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004410:	e01f      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004412:	bf00      	nop
 8004414:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004418:	4ba2      	ldr	r3, [pc, #648]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800441a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441c:	4aa1      	ldr	r2, [pc, #644]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800441e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004422:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004424:	e01c      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442a:	3308      	adds	r3, #8
 800442c:	2100      	movs	r1, #0
 800442e:	4618      	mov	r0, r3
 8004430:	f002 f9ee 	bl	8006810 <RCCEx_PLL2_Config>
 8004434:	4603      	mov	r3, r0
 8004436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800443a:	e011      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800443c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004440:	3328      	adds	r3, #40	@ 0x28
 8004442:	2100      	movs	r1, #0
 8004444:	4618      	mov	r0, r3
 8004446:	f002 fa95 	bl	8006974 <RCCEx_PLL3_Config>
 800444a:	4603      	mov	r3, r0
 800444c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004450:	e006      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004458:	e002      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800445a:	bf00      	nop
 800445c:	e000      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800445e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004460:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004464:	2b00      	cmp	r3, #0
 8004466:	d10b      	bne.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004468:	4b8e      	ldr	r3, [pc, #568]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800446a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800446c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004474:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004478:	4a8a      	ldr	r2, [pc, #552]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800447a:	430b      	orrs	r3, r1
 800447c:	6593      	str	r3, [r2, #88]	@ 0x58
 800447e:	e003      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004480:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004484:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800448c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004490:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004494:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004498:	2300      	movs	r3, #0
 800449a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800449e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80044a2:	460b      	mov	r3, r1
 80044a4:	4313      	orrs	r3, r2
 80044a6:	d03a      	beq.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80044a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ae:	2b30      	cmp	r3, #48	@ 0x30
 80044b0:	d01f      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80044b2:	2b30      	cmp	r3, #48	@ 0x30
 80044b4:	d819      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80044b6:	2b20      	cmp	r3, #32
 80044b8:	d00c      	beq.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80044ba:	2b20      	cmp	r3, #32
 80044bc:	d815      	bhi.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d019      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80044c2:	2b10      	cmp	r3, #16
 80044c4:	d111      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044c6:	4b77      	ldr	r3, [pc, #476]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ca:	4a76      	ldr	r2, [pc, #472]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80044d2:	e011      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d8:	3308      	adds	r3, #8
 80044da:	2102      	movs	r1, #2
 80044dc:	4618      	mov	r0, r3
 80044de:	f002 f997 	bl	8006810 <RCCEx_PLL2_Config>
 80044e2:	4603      	mov	r3, r0
 80044e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80044e8:	e006      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044f0:	e002      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80044f2:	bf00      	nop
 80044f4:	e000      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80044f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10a      	bne.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004500:	4b68      	ldr	r3, [pc, #416]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004504:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450e:	4a65      	ldr	r2, [pc, #404]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004510:	430b      	orrs	r3, r1
 8004512:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004514:	e003      	b.n	800451e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800451a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800451e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004526:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800452a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800452e:	2300      	movs	r3, #0
 8004530:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004534:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004538:	460b      	mov	r3, r1
 800453a:	4313      	orrs	r3, r2
 800453c:	d051      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800453e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004544:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004548:	d035      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800454a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800454e:	d82e      	bhi.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004550:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004554:	d031      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004556:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800455a:	d828      	bhi.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800455c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004560:	d01a      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004562:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004566:	d822      	bhi.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004568:	2b00      	cmp	r3, #0
 800456a:	d003      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800456c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004570:	d007      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004572:	e01c      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004574:	4b4b      	ldr	r3, [pc, #300]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004578:	4a4a      	ldr	r2, [pc, #296]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800457a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800457e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004580:	e01c      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004586:	3308      	adds	r3, #8
 8004588:	2100      	movs	r1, #0
 800458a:	4618      	mov	r0, r3
 800458c:	f002 f940 	bl	8006810 <RCCEx_PLL2_Config>
 8004590:	4603      	mov	r3, r0
 8004592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004596:	e011      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459c:	3328      	adds	r3, #40	@ 0x28
 800459e:	2100      	movs	r1, #0
 80045a0:	4618      	mov	r0, r3
 80045a2:	f002 f9e7 	bl	8006974 <RCCEx_PLL3_Config>
 80045a6:	4603      	mov	r3, r0
 80045a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80045ac:	e006      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045b4:	e002      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80045b6:	bf00      	nop
 80045b8:	e000      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80045ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10a      	bne.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80045c4:	4b37      	ldr	r3, [pc, #220]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80045cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d2:	4a34      	ldr	r2, [pc, #208]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045d4:	430b      	orrs	r3, r1
 80045d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80045d8:	e003      	b.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80045e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80045ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045f2:	2300      	movs	r3, #0
 80045f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80045f8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80045fc:	460b      	mov	r3, r1
 80045fe:	4313      	orrs	r3, r2
 8004600:	d056      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004606:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004608:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800460c:	d033      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800460e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004612:	d82c      	bhi.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004614:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004618:	d02f      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800461a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800461e:	d826      	bhi.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004620:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004624:	d02b      	beq.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004626:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800462a:	d820      	bhi.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800462c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004630:	d012      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004632:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004636:	d81a      	bhi.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004638:	2b00      	cmp	r3, #0
 800463a:	d022      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800463c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004640:	d115      	bne.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004646:	3308      	adds	r3, #8
 8004648:	2101      	movs	r1, #1
 800464a:	4618      	mov	r0, r3
 800464c:	f002 f8e0 	bl	8006810 <RCCEx_PLL2_Config>
 8004650:	4603      	mov	r3, r0
 8004652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004656:	e015      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465c:	3328      	adds	r3, #40	@ 0x28
 800465e:	2101      	movs	r1, #1
 8004660:	4618      	mov	r0, r3
 8004662:	f002 f987 	bl	8006974 <RCCEx_PLL3_Config>
 8004666:	4603      	mov	r3, r0
 8004668:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800466c:	e00a      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004674:	e006      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004676:	bf00      	nop
 8004678:	e004      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800467a:	bf00      	nop
 800467c:	e002      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800467e:	bf00      	nop
 8004680:	e000      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004682:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10d      	bne.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800468c:	4b05      	ldr	r3, [pc, #20]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800468e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004690:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004698:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800469a:	4a02      	ldr	r2, [pc, #8]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800469c:	430b      	orrs	r3, r1
 800469e:	6513      	str	r3, [r2, #80]	@ 0x50
 80046a0:	e006      	b.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80046a2:	bf00      	nop
 80046a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80046b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80046bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80046c0:	2300      	movs	r3, #0
 80046c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80046c6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4313      	orrs	r3, r2
 80046ce:	d055      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80046d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80046d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046dc:	d033      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80046de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046e2:	d82c      	bhi.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80046e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046e8:	d02f      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80046ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ee:	d826      	bhi.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80046f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80046f4:	d02b      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80046f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80046fa:	d820      	bhi.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80046fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004700:	d012      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004702:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004706:	d81a      	bhi.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004708:	2b00      	cmp	r3, #0
 800470a:	d022      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800470c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004710:	d115      	bne.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004716:	3308      	adds	r3, #8
 8004718:	2101      	movs	r1, #1
 800471a:	4618      	mov	r0, r3
 800471c:	f002 f878 	bl	8006810 <RCCEx_PLL2_Config>
 8004720:	4603      	mov	r3, r0
 8004722:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004726:	e015      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472c:	3328      	adds	r3, #40	@ 0x28
 800472e:	2101      	movs	r1, #1
 8004730:	4618      	mov	r0, r3
 8004732:	f002 f91f 	bl	8006974 <RCCEx_PLL3_Config>
 8004736:	4603      	mov	r3, r0
 8004738:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800473c:	e00a      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004744:	e006      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004746:	bf00      	nop
 8004748:	e004      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800474a:	bf00      	nop
 800474c:	e002      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800474e:	bf00      	nop
 8004750:	e000      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004752:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004754:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10b      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800475c:	4ba3      	ldr	r3, [pc, #652]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800475e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004760:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004768:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800476c:	4a9f      	ldr	r2, [pc, #636]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800476e:	430b      	orrs	r3, r1
 8004770:	6593      	str	r3, [r2, #88]	@ 0x58
 8004772:	e003      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004774:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004778:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800477c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004784:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004788:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800478c:	2300      	movs	r3, #0
 800478e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004792:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004796:	460b      	mov	r3, r1
 8004798:	4313      	orrs	r3, r2
 800479a:	d037      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800479c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047a6:	d00e      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80047a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047ac:	d816      	bhi.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x700>
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d018      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80047b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047b6:	d111      	bne.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047b8:	4b8c      	ldr	r3, [pc, #560]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047bc:	4a8b      	ldr	r2, [pc, #556]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80047c4:	e00f      	b.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ca:	3308      	adds	r3, #8
 80047cc:	2101      	movs	r1, #1
 80047ce:	4618      	mov	r0, r3
 80047d0:	f002 f81e 	bl	8006810 <RCCEx_PLL2_Config>
 80047d4:	4603      	mov	r3, r0
 80047d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80047da:	e004      	b.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047e2:	e000      	b.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80047e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10a      	bne.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80047ee:	4b7f      	ldr	r3, [pc, #508]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047f2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80047f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047fc:	4a7b      	ldr	r2, [pc, #492]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80047fe:	430b      	orrs	r3, r1
 8004800:	6513      	str	r3, [r2, #80]	@ 0x50
 8004802:	e003      	b.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004804:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004808:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800480c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004814:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004818:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800481c:	2300      	movs	r3, #0
 800481e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004822:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004826:	460b      	mov	r3, r1
 8004828:	4313      	orrs	r3, r2
 800482a:	d039      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800482c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004830:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004832:	2b03      	cmp	r3, #3
 8004834:	d81c      	bhi.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004836:	a201      	add	r2, pc, #4	@ (adr r2, 800483c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483c:	08004879 	.word	0x08004879
 8004840:	0800484d 	.word	0x0800484d
 8004844:	0800485b 	.word	0x0800485b
 8004848:	08004879 	.word	0x08004879
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800484c:	4b67      	ldr	r3, [pc, #412]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800484e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004850:	4a66      	ldr	r2, [pc, #408]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004852:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004856:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004858:	e00f      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800485a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485e:	3308      	adds	r3, #8
 8004860:	2102      	movs	r1, #2
 8004862:	4618      	mov	r0, r3
 8004864:	f001 ffd4 	bl	8006810 <RCCEx_PLL2_Config>
 8004868:	4603      	mov	r3, r0
 800486a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800486e:	e004      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004876:	e000      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800487a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800487e:	2b00      	cmp	r3, #0
 8004880:	d10a      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004882:	4b5a      	ldr	r3, [pc, #360]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004886:	f023 0103 	bic.w	r1, r3, #3
 800488a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004890:	4a56      	ldr	r2, [pc, #344]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004892:	430b      	orrs	r3, r1
 8004894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004896:	e003      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800489c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80048ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048b0:	2300      	movs	r3, #0
 80048b2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80048b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80048ba:	460b      	mov	r3, r1
 80048bc:	4313      	orrs	r3, r2
 80048be:	f000 809f 	beq.w	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048c2:	4b4b      	ldr	r3, [pc, #300]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a4a      	ldr	r2, [pc, #296]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80048c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048ce:	f7fd fa13 	bl	8001cf8 <HAL_GetTick>
 80048d2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048d6:	e00b      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048d8:	f7fd fa0e 	bl	8001cf8 <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	2b64      	cmp	r3, #100	@ 0x64
 80048e6:	d903      	bls.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048ee:	e005      	b.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048f0:	4b3f      	ldr	r3, [pc, #252]	@ (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d0ed      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80048fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004900:	2b00      	cmp	r3, #0
 8004902:	d179      	bne.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004904:	4b39      	ldr	r3, [pc, #228]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004906:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004910:	4053      	eors	r3, r2
 8004912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004916:	2b00      	cmp	r3, #0
 8004918:	d015      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800491a:	4b34      	ldr	r3, [pc, #208]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800491c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800491e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004922:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004926:	4b31      	ldr	r3, [pc, #196]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800492a:	4a30      	ldr	r2, [pc, #192]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800492c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004930:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004932:	4b2e      	ldr	r3, [pc, #184]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004936:	4a2d      	ldr	r2, [pc, #180]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004938:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800493c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800493e:	4a2b      	ldr	r2, [pc, #172]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004940:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004944:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800494e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004952:	d118      	bne.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004954:	f7fd f9d0 	bl	8001cf8 <HAL_GetTick>
 8004958:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800495c:	e00d      	b.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495e:	f7fd f9cb 	bl	8001cf8 <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004968:	1ad2      	subs	r2, r2, r3
 800496a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800496e:	429a      	cmp	r2, r3
 8004970:	d903      	bls.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004978:	e005      	b.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800497a:	4b1c      	ldr	r3, [pc, #112]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800497c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0eb      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004986:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800498a:	2b00      	cmp	r3, #0
 800498c:	d129      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800498e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004992:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004996:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800499a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800499e:	d10e      	bne.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80049a0:	4b12      	ldr	r3, [pc, #72]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80049a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049b0:	091a      	lsrs	r2, r3, #4
 80049b2:	4b10      	ldr	r3, [pc, #64]	@ (80049f4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80049b4:	4013      	ands	r3, r2
 80049b6:	4a0d      	ldr	r2, [pc, #52]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049b8:	430b      	orrs	r3, r1
 80049ba:	6113      	str	r3, [r2, #16]
 80049bc:	e005      	b.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80049be:	4b0b      	ldr	r3, [pc, #44]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	4a0a      	ldr	r2, [pc, #40]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80049c8:	6113      	str	r3, [r2, #16]
 80049ca:	4b08      	ldr	r3, [pc, #32]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049cc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80049ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049da:	4a04      	ldr	r2, [pc, #16]	@ (80049ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049dc:	430b      	orrs	r3, r1
 80049de:	6713      	str	r3, [r2, #112]	@ 0x70
 80049e0:	e00e      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80049ea:	e009      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80049ec:	58024400 	.word	0x58024400
 80049f0:	58024800 	.word	0x58024800
 80049f4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a08:	f002 0301 	and.w	r3, r2, #1
 8004a0c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a10:	2300      	movs	r3, #0
 8004a12:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004a16:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	f000 8089 	beq.w	8004b34 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a28:	2b28      	cmp	r3, #40	@ 0x28
 8004a2a:	d86b      	bhi.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004a2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a34 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a32:	bf00      	nop
 8004a34:	08004b0d 	.word	0x08004b0d
 8004a38:	08004b05 	.word	0x08004b05
 8004a3c:	08004b05 	.word	0x08004b05
 8004a40:	08004b05 	.word	0x08004b05
 8004a44:	08004b05 	.word	0x08004b05
 8004a48:	08004b05 	.word	0x08004b05
 8004a4c:	08004b05 	.word	0x08004b05
 8004a50:	08004b05 	.word	0x08004b05
 8004a54:	08004ad9 	.word	0x08004ad9
 8004a58:	08004b05 	.word	0x08004b05
 8004a5c:	08004b05 	.word	0x08004b05
 8004a60:	08004b05 	.word	0x08004b05
 8004a64:	08004b05 	.word	0x08004b05
 8004a68:	08004b05 	.word	0x08004b05
 8004a6c:	08004b05 	.word	0x08004b05
 8004a70:	08004b05 	.word	0x08004b05
 8004a74:	08004aef 	.word	0x08004aef
 8004a78:	08004b05 	.word	0x08004b05
 8004a7c:	08004b05 	.word	0x08004b05
 8004a80:	08004b05 	.word	0x08004b05
 8004a84:	08004b05 	.word	0x08004b05
 8004a88:	08004b05 	.word	0x08004b05
 8004a8c:	08004b05 	.word	0x08004b05
 8004a90:	08004b05 	.word	0x08004b05
 8004a94:	08004b0d 	.word	0x08004b0d
 8004a98:	08004b05 	.word	0x08004b05
 8004a9c:	08004b05 	.word	0x08004b05
 8004aa0:	08004b05 	.word	0x08004b05
 8004aa4:	08004b05 	.word	0x08004b05
 8004aa8:	08004b05 	.word	0x08004b05
 8004aac:	08004b05 	.word	0x08004b05
 8004ab0:	08004b05 	.word	0x08004b05
 8004ab4:	08004b0d 	.word	0x08004b0d
 8004ab8:	08004b05 	.word	0x08004b05
 8004abc:	08004b05 	.word	0x08004b05
 8004ac0:	08004b05 	.word	0x08004b05
 8004ac4:	08004b05 	.word	0x08004b05
 8004ac8:	08004b05 	.word	0x08004b05
 8004acc:	08004b05 	.word	0x08004b05
 8004ad0:	08004b05 	.word	0x08004b05
 8004ad4:	08004b0d 	.word	0x08004b0d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004adc:	3308      	adds	r3, #8
 8004ade:	2101      	movs	r1, #1
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f001 fe95 	bl	8006810 <RCCEx_PLL2_Config>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004aec:	e00f      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af2:	3328      	adds	r3, #40	@ 0x28
 8004af4:	2101      	movs	r1, #1
 8004af6:	4618      	mov	r0, r3
 8004af8:	f001 ff3c 	bl	8006974 <RCCEx_PLL3_Config>
 8004afc:	4603      	mov	r3, r0
 8004afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004b02:	e004      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b0a:	e000      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004b0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d10a      	bne.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004b16:	4bbf      	ldr	r3, [pc, #764]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b1a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b24:	4abb      	ldr	r2, [pc, #748]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004b26:	430b      	orrs	r3, r1
 8004b28:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b2a:	e003      	b.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3c:	f002 0302 	and.w	r3, r2, #2
 8004b40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b44:	2300      	movs	r3, #0
 8004b46:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004b4a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4313      	orrs	r3, r2
 8004b52:	d041      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b5a:	2b05      	cmp	r3, #5
 8004b5c:	d824      	bhi.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b64 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b64:	08004bb1 	.word	0x08004bb1
 8004b68:	08004b7d 	.word	0x08004b7d
 8004b6c:	08004b93 	.word	0x08004b93
 8004b70:	08004bb1 	.word	0x08004bb1
 8004b74:	08004bb1 	.word	0x08004bb1
 8004b78:	08004bb1 	.word	0x08004bb1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b80:	3308      	adds	r3, #8
 8004b82:	2101      	movs	r1, #1
 8004b84:	4618      	mov	r0, r3
 8004b86:	f001 fe43 	bl	8006810 <RCCEx_PLL2_Config>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004b90:	e00f      	b.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b96:	3328      	adds	r3, #40	@ 0x28
 8004b98:	2101      	movs	r1, #1
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f001 feea 	bl	8006974 <RCCEx_PLL3_Config>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004ba6:	e004      	b.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bae:	e000      	b.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004bb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d10a      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004bba:	4b96      	ldr	r3, [pc, #600]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bbe:	f023 0107 	bic.w	r1, r3, #7
 8004bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bc8:	4a92      	ldr	r2, [pc, #584]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bca:	430b      	orrs	r3, r1
 8004bcc:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bce:	e003      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be0:	f002 0304 	and.w	r3, r2, #4
 8004be4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004be8:	2300      	movs	r3, #0
 8004bea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	d044      	beq.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c00:	2b05      	cmp	r3, #5
 8004c02:	d825      	bhi.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004c04:	a201      	add	r2, pc, #4	@ (adr r2, 8004c0c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c0a:	bf00      	nop
 8004c0c:	08004c59 	.word	0x08004c59
 8004c10:	08004c25 	.word	0x08004c25
 8004c14:	08004c3b 	.word	0x08004c3b
 8004c18:	08004c59 	.word	0x08004c59
 8004c1c:	08004c59 	.word	0x08004c59
 8004c20:	08004c59 	.word	0x08004c59
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c28:	3308      	adds	r3, #8
 8004c2a:	2101      	movs	r1, #1
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f001 fdef 	bl	8006810 <RCCEx_PLL2_Config>
 8004c32:	4603      	mov	r3, r0
 8004c34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004c38:	e00f      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c3e:	3328      	adds	r3, #40	@ 0x28
 8004c40:	2101      	movs	r1, #1
 8004c42:	4618      	mov	r0, r3
 8004c44:	f001 fe96 	bl	8006974 <RCCEx_PLL3_Config>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004c4e:	e004      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c56:	e000      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004c58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10b      	bne.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c62:	4b6c      	ldr	r3, [pc, #432]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c66:	f023 0107 	bic.w	r1, r3, #7
 8004c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c72:	4a68      	ldr	r2, [pc, #416]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c74:	430b      	orrs	r3, r1
 8004c76:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c78:	e003      	b.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c8a:	f002 0320 	and.w	r3, r2, #32
 8004c8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c92:	2300      	movs	r3, #0
 8004c94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	d055      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004caa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004cae:	d033      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004cb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004cb4:	d82c      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cba:	d02f      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cc0:	d826      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004cc2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004cc6:	d02b      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004cc8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004ccc:	d820      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004cce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cd2:	d012      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004cd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cd8:	d81a      	bhi.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d022      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004cde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ce2:	d115      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce8:	3308      	adds	r3, #8
 8004cea:	2100      	movs	r1, #0
 8004cec:	4618      	mov	r0, r3
 8004cee:	f001 fd8f 	bl	8006810 <RCCEx_PLL2_Config>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004cf8:	e015      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfe:	3328      	adds	r3, #40	@ 0x28
 8004d00:	2102      	movs	r1, #2
 8004d02:	4618      	mov	r0, r3
 8004d04:	f001 fe36 	bl	8006974 <RCCEx_PLL3_Config>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004d0e:	e00a      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d16:	e006      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d18:	bf00      	nop
 8004d1a:	e004      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d1c:	bf00      	nop
 8004d1e:	e002      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d20:	bf00      	nop
 8004d22:	e000      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004d24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10b      	bne.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d2e:	4b39      	ldr	r3, [pc, #228]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d32:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d3e:	4a35      	ldr	r2, [pc, #212]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d40:	430b      	orrs	r3, r1
 8004d42:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d44:	e003      	b.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d56:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004d5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d5e:	2300      	movs	r3, #0
 8004d60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004d64:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	d058      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d76:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004d7a:	d033      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004d7c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004d80:	d82c      	bhi.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d86:	d02f      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004d88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d8c:	d826      	bhi.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d92:	d02b      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004d94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d98:	d820      	bhi.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004d9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d9e:	d012      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004da0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004da4:	d81a      	bhi.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d022      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dae:	d115      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004db4:	3308      	adds	r3, #8
 8004db6:	2100      	movs	r1, #0
 8004db8:	4618      	mov	r0, r3
 8004dba:	f001 fd29 	bl	8006810 <RCCEx_PLL2_Config>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004dc4:	e015      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dca:	3328      	adds	r3, #40	@ 0x28
 8004dcc:	2102      	movs	r1, #2
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f001 fdd0 	bl	8006974 <RCCEx_PLL3_Config>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004dda:	e00a      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004de2:	e006      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004de4:	bf00      	nop
 8004de6:	e004      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004de8:	bf00      	nop
 8004dea:	e002      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004dec:	bf00      	nop
 8004dee:	e000      	b.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004df0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004df2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10e      	bne.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004dfa:	4b06      	ldr	r3, [pc, #24]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dfe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e0a:	4a02      	ldr	r2, [pc, #8]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e0c:	430b      	orrs	r3, r1
 8004e0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e10:	e006      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004e12:	bf00      	nop
 8004e14:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e28:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004e2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004e30:	2300      	movs	r3, #0
 8004e32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004e36:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004e3a:	460b      	mov	r3, r1
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	d055      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004e48:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004e4c:	d033      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004e4e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004e52:	d82c      	bhi.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004e54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e58:	d02f      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004e5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e5e:	d826      	bhi.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004e60:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004e64:	d02b      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004e66:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004e6a:	d820      	bhi.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004e6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e70:	d012      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004e72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e76:	d81a      	bhi.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d022      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004e7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e80:	d115      	bne.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e86:	3308      	adds	r3, #8
 8004e88:	2100      	movs	r1, #0
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f001 fcc0 	bl	8006810 <RCCEx_PLL2_Config>
 8004e90:	4603      	mov	r3, r0
 8004e92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004e96:	e015      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9c:	3328      	adds	r3, #40	@ 0x28
 8004e9e:	2102      	movs	r1, #2
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f001 fd67 	bl	8006974 <RCCEx_PLL3_Config>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004eac:	e00a      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004eb4:	e006      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004eb6:	bf00      	nop
 8004eb8:	e004      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004eba:	bf00      	nop
 8004ebc:	e002      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004ebe:	bf00      	nop
 8004ec0:	e000      	b.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004ec2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ec4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10b      	bne.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004ecc:	4ba1      	ldr	r3, [pc, #644]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004edc:	4a9d      	ldr	r2, [pc, #628]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ede:	430b      	orrs	r3, r1
 8004ee0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ee2:	e003      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ee4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ee8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef4:	f002 0308 	and.w	r3, r2, #8
 8004ef8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004efc:	2300      	movs	r3, #0
 8004efe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004f02:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004f06:	460b      	mov	r3, r1
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	d01e      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f18:	d10c      	bne.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1e:	3328      	adds	r3, #40	@ 0x28
 8004f20:	2102      	movs	r1, #2
 8004f22:	4618      	mov	r0, r3
 8004f24:	f001 fd26 	bl	8006974 <RCCEx_PLL3_Config>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d002      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004f34:	4b87      	ldr	r3, [pc, #540]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f38:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f44:	4a83      	ldr	r2, [pc, #524]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f46:	430b      	orrs	r3, r1
 8004f48:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f52:	f002 0310 	and.w	r3, r2, #16
 8004f56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004f60:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004f64:	460b      	mov	r3, r1
 8004f66:	4313      	orrs	r3, r2
 8004f68:	d01e      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f76:	d10c      	bne.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7c:	3328      	adds	r3, #40	@ 0x28
 8004f7e:	2102      	movs	r1, #2
 8004f80:	4618      	mov	r0, r3
 8004f82:	f001 fcf7 	bl	8006974 <RCCEx_PLL3_Config>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d002      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004f92:	4b70      	ldr	r3, [pc, #448]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f96:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fa2:	4a6c      	ldr	r2, [pc, #432]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fa4:	430b      	orrs	r3, r1
 8004fa6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004fb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004fb8:	2300      	movs	r3, #0
 8004fba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004fbe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	d03e      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fcc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004fd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fd4:	d022      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004fd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fda:	d81b      	bhi.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d003      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe4:	d00b      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004fe6:	e015      	b.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fec:	3308      	adds	r3, #8
 8004fee:	2100      	movs	r1, #0
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f001 fc0d 	bl	8006810 <RCCEx_PLL2_Config>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004ffc:	e00f      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005002:	3328      	adds	r3, #40	@ 0x28
 8005004:	2102      	movs	r1, #2
 8005006:	4618      	mov	r0, r3
 8005008:	f001 fcb4 	bl	8006974 <RCCEx_PLL3_Config>
 800500c:	4603      	mov	r3, r0
 800500e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005012:	e004      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800501a:	e000      	b.n	800501e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800501c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800501e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10b      	bne.n	800503e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005026:	4b4b      	ldr	r3, [pc, #300]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800502e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005032:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005036:	4a47      	ldr	r2, [pc, #284]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005038:	430b      	orrs	r3, r1
 800503a:	6593      	str	r3, [r2, #88]	@ 0x58
 800503c:	e003      	b.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800503e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005042:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005052:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005054:	2300      	movs	r3, #0
 8005056:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005058:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800505c:	460b      	mov	r3, r1
 800505e:	4313      	orrs	r3, r2
 8005060:	d03b      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800506a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800506e:	d01f      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005070:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005074:	d818      	bhi.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005076:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800507a:	d003      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800507c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005080:	d007      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005082:	e011      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005084:	4b33      	ldr	r3, [pc, #204]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005088:	4a32      	ldr	r2, [pc, #200]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800508a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800508e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005090:	e00f      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005096:	3328      	adds	r3, #40	@ 0x28
 8005098:	2101      	movs	r1, #1
 800509a:	4618      	mov	r0, r3
 800509c:	f001 fc6a 	bl	8006974 <RCCEx_PLL3_Config>
 80050a0:	4603      	mov	r3, r0
 80050a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80050a6:	e004      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050ae:	e000      	b.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80050b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10b      	bne.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050ba:	4b26      	ldr	r3, [pc, #152]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050be:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80050c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ca:	4a22      	ldr	r2, [pc, #136]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050cc:	430b      	orrs	r3, r1
 80050ce:	6553      	str	r3, [r2, #84]	@ 0x54
 80050d0:	e003      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80050da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80050e6:	673b      	str	r3, [r7, #112]	@ 0x70
 80050e8:	2300      	movs	r3, #0
 80050ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80050ec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80050f0:	460b      	mov	r3, r1
 80050f2:	4313      	orrs	r3, r2
 80050f4:	d034      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80050f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005104:	d007      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005106:	e011      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005108:	4b12      	ldr	r3, [pc, #72]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800510a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510c:	4a11      	ldr	r2, [pc, #68]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800510e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005112:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005114:	e00e      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511a:	3308      	adds	r3, #8
 800511c:	2102      	movs	r1, #2
 800511e:	4618      	mov	r0, r3
 8005120:	f001 fb76 	bl	8006810 <RCCEx_PLL2_Config>
 8005124:	4603      	mov	r3, r0
 8005126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800512a:	e003      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005132:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005134:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005138:	2b00      	cmp	r3, #0
 800513a:	d10d      	bne.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800513c:	4b05      	ldr	r3, [pc, #20]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800513e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005140:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800514a:	4a02      	ldr	r2, [pc, #8]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800514c:	430b      	orrs	r3, r1
 800514e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005150:	e006      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005152:	bf00      	nop
 8005154:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005158:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800515c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005160:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005168:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800516c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800516e:	2300      	movs	r3, #0
 8005170:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005172:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005176:	460b      	mov	r3, r1
 8005178:	4313      	orrs	r3, r2
 800517a:	d00c      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800517c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005180:	3328      	adds	r3, #40	@ 0x28
 8005182:	2102      	movs	r1, #2
 8005184:	4618      	mov	r0, r3
 8005186:	f001 fbf5 	bl	8006974 <RCCEx_PLL3_Config>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d002      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80051a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80051a4:	2300      	movs	r3, #0
 80051a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80051a8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80051ac:	460b      	mov	r3, r1
 80051ae:	4313      	orrs	r3, r2
 80051b0:	d038      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80051b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051be:	d018      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80051c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051c4:	d811      	bhi.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80051c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051ca:	d014      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80051cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051d0:	d80b      	bhi.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d011      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80051d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051da:	d106      	bne.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051dc:	4bc3      	ldr	r3, [pc, #780]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e0:	4ac2      	ldr	r2, [pc, #776]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80051e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80051e8:	e008      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051f0:	e004      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80051f2:	bf00      	nop
 80051f4:	e002      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80051f6:	bf00      	nop
 80051f8:	e000      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80051fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005200:	2b00      	cmp	r3, #0
 8005202:	d10b      	bne.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005204:	4bb9      	ldr	r3, [pc, #740]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005208:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800520c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005214:	4ab5      	ldr	r2, [pc, #724]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005216:	430b      	orrs	r3, r1
 8005218:	6553      	str	r3, [r2, #84]	@ 0x54
 800521a:	e003      	b.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800521c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005220:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005230:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005232:	2300      	movs	r3, #0
 8005234:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005236:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800523a:	460b      	mov	r3, r1
 800523c:	4313      	orrs	r3, r2
 800523e:	d009      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005240:	4baa      	ldr	r3, [pc, #680]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005244:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800524e:	4aa7      	ldr	r2, [pc, #668]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005250:	430b      	orrs	r3, r1
 8005252:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005260:	653b      	str	r3, [r7, #80]	@ 0x50
 8005262:	2300      	movs	r3, #0
 8005264:	657b      	str	r3, [r7, #84]	@ 0x54
 8005266:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800526a:	460b      	mov	r3, r1
 800526c:	4313      	orrs	r3, r2
 800526e:	d00a      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005270:	4b9e      	ldr	r3, [pc, #632]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005280:	4a9a      	ldr	r2, [pc, #616]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005282:	430b      	orrs	r3, r1
 8005284:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005292:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005294:	2300      	movs	r3, #0
 8005296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005298:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800529c:	460b      	mov	r3, r1
 800529e:	4313      	orrs	r3, r2
 80052a0:	d009      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80052a2:	4b92      	ldr	r3, [pc, #584]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052a6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80052aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052b0:	4a8e      	ldr	r2, [pc, #568]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052b2:	430b      	orrs	r3, r1
 80052b4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80052b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052be:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80052c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80052c4:	2300      	movs	r3, #0
 80052c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80052c8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80052cc:	460b      	mov	r3, r1
 80052ce:	4313      	orrs	r3, r2
 80052d0:	d00e      	beq.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80052d2:	4b86      	ldr	r3, [pc, #536]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	4a85      	ldr	r2, [pc, #532]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80052dc:	6113      	str	r3, [r2, #16]
 80052de:	4b83      	ldr	r3, [pc, #524]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052e0:	6919      	ldr	r1, [r3, #16]
 80052e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052e6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80052ea:	4a80      	ldr	r2, [pc, #512]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052ec:	430b      	orrs	r3, r1
 80052ee:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80052f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80052fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052fe:	2300      	movs	r3, #0
 8005300:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005302:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005306:	460b      	mov	r3, r1
 8005308:	4313      	orrs	r3, r2
 800530a:	d009      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800530c:	4b77      	ldr	r3, [pc, #476]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800530e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005310:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800531a:	4a74      	ldr	r2, [pc, #464]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800531c:	430b      	orrs	r3, r1
 800531e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005328:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800532c:	633b      	str	r3, [r7, #48]	@ 0x30
 800532e:	2300      	movs	r3, #0
 8005330:	637b      	str	r3, [r7, #52]	@ 0x34
 8005332:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005336:	460b      	mov	r3, r1
 8005338:	4313      	orrs	r3, r2
 800533a:	d00a      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800533c:	4b6b      	ldr	r3, [pc, #428]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800533e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005340:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005348:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800534c:	4a67      	ldr	r2, [pc, #412]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800534e:	430b      	orrs	r3, r1
 8005350:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535a:	2100      	movs	r1, #0
 800535c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005364:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005368:	460b      	mov	r3, r1
 800536a:	4313      	orrs	r3, r2
 800536c:	d011      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800536e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005372:	3308      	adds	r3, #8
 8005374:	2100      	movs	r1, #0
 8005376:	4618      	mov	r0, r3
 8005378:	f001 fa4a 	bl	8006810 <RCCEx_PLL2_Config>
 800537c:	4603      	mov	r3, r0
 800537e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800538a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800538e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539a:	2100      	movs	r1, #0
 800539c:	6239      	str	r1, [r7, #32]
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80053a4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80053a8:	460b      	mov	r3, r1
 80053aa:	4313      	orrs	r3, r2
 80053ac:	d011      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b2:	3308      	adds	r3, #8
 80053b4:	2101      	movs	r1, #1
 80053b6:	4618      	mov	r0, r3
 80053b8:	f001 fa2a 	bl	8006810 <RCCEx_PLL2_Config>
 80053bc:	4603      	mov	r3, r0
 80053be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80053c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80053d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053da:	2100      	movs	r1, #0
 80053dc:	61b9      	str	r1, [r7, #24]
 80053de:	f003 0304 	and.w	r3, r3, #4
 80053e2:	61fb      	str	r3, [r7, #28]
 80053e4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80053e8:	460b      	mov	r3, r1
 80053ea:	4313      	orrs	r3, r2
 80053ec:	d011      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80053ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f2:	3308      	adds	r3, #8
 80053f4:	2102      	movs	r1, #2
 80053f6:	4618      	mov	r0, r3
 80053f8:	f001 fa0a 	bl	8006810 <RCCEx_PLL2_Config>
 80053fc:	4603      	mov	r3, r0
 80053fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800540a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800540e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541a:	2100      	movs	r1, #0
 800541c:	6139      	str	r1, [r7, #16]
 800541e:	f003 0308 	and.w	r3, r3, #8
 8005422:	617b      	str	r3, [r7, #20]
 8005424:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005428:	460b      	mov	r3, r1
 800542a:	4313      	orrs	r3, r2
 800542c:	d011      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800542e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005432:	3328      	adds	r3, #40	@ 0x28
 8005434:	2100      	movs	r1, #0
 8005436:	4618      	mov	r0, r3
 8005438:	f001 fa9c 	bl	8006974 <RCCEx_PLL3_Config>
 800543c:	4603      	mov	r3, r0
 800543e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005442:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005446:	2b00      	cmp	r3, #0
 8005448:	d003      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800544a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800544e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545a:	2100      	movs	r1, #0
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	f003 0310 	and.w	r3, r3, #16
 8005462:	60fb      	str	r3, [r7, #12]
 8005464:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005468:	460b      	mov	r3, r1
 800546a:	4313      	orrs	r3, r2
 800546c:	d011      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800546e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005472:	3328      	adds	r3, #40	@ 0x28
 8005474:	2101      	movs	r1, #1
 8005476:	4618      	mov	r0, r3
 8005478:	f001 fa7c 	bl	8006974 <RCCEx_PLL3_Config>
 800547c:	4603      	mov	r3, r0
 800547e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005482:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800548a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800548e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549a:	2100      	movs	r1, #0
 800549c:	6039      	str	r1, [r7, #0]
 800549e:	f003 0320 	and.w	r3, r3, #32
 80054a2:	607b      	str	r3, [r7, #4]
 80054a4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80054a8:	460b      	mov	r3, r1
 80054aa:	4313      	orrs	r3, r2
 80054ac:	d011      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80054ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b2:	3328      	adds	r3, #40	@ 0x28
 80054b4:	2102      	movs	r1, #2
 80054b6:	4618      	mov	r0, r3
 80054b8:	f001 fa5c 	bl	8006974 <RCCEx_PLL3_Config>
 80054bc:	4603      	mov	r3, r0
 80054be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80054c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d003      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80054d2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d101      	bne.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80054da:	2300      	movs	r3, #0
 80054dc:	e000      	b.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80054e6:	46bd      	mov	sp, r7
 80054e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054ec:	58024400 	.word	0x58024400

080054f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b090      	sub	sp, #64	@ 0x40
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80054fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054fe:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005502:	430b      	orrs	r3, r1
 8005504:	f040 8094 	bne.w	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005508:	4b9e      	ldr	r3, [pc, #632]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800550a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800550c:	f003 0307 	and.w	r3, r3, #7
 8005510:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005514:	2b04      	cmp	r3, #4
 8005516:	f200 8087 	bhi.w	8005628 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800551a:	a201      	add	r2, pc, #4	@ (adr r2, 8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800551c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005520:	08005535 	.word	0x08005535
 8005524:	0800555d 	.word	0x0800555d
 8005528:	08005585 	.word	0x08005585
 800552c:	08005621 	.word	0x08005621
 8005530:	080055ad 	.word	0x080055ad
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005534:	4b93      	ldr	r3, [pc, #588]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800553c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005540:	d108      	bne.n	8005554 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005542:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005546:	4618      	mov	r0, r3
 8005548:	f001 f810 	bl	800656c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800554c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800554e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005550:	f000 bd45 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005554:	2300      	movs	r3, #0
 8005556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005558:	f000 bd41 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800555c:	4b89      	ldr	r3, [pc, #548]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005564:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005568:	d108      	bne.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800556a:	f107 0318 	add.w	r3, r7, #24
 800556e:	4618      	mov	r0, r3
 8005570:	f000 fd54 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005578:	f000 bd31 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800557c:	2300      	movs	r3, #0
 800557e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005580:	f000 bd2d 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005584:	4b7f      	ldr	r3, [pc, #508]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800558c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005590:	d108      	bne.n	80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005592:	f107 030c 	add.w	r3, r7, #12
 8005596:	4618      	mov	r0, r3
 8005598:	f000 fe94 	bl	80062c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80055a0:	f000 bd1d 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80055a4:	2300      	movs	r3, #0
 80055a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055a8:	f000 bd19 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80055ac:	4b75      	ldr	r3, [pc, #468]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80055b4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80055b6:	4b73      	ldr	r3, [pc, #460]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0304 	and.w	r3, r3, #4
 80055be:	2b04      	cmp	r3, #4
 80055c0:	d10c      	bne.n	80055dc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80055c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d109      	bne.n	80055dc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80055c8:	4b6e      	ldr	r3, [pc, #440]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	08db      	lsrs	r3, r3, #3
 80055ce:	f003 0303 	and.w	r3, r3, #3
 80055d2:	4a6d      	ldr	r2, [pc, #436]	@ (8005788 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80055d4:	fa22 f303 	lsr.w	r3, r2, r3
 80055d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055da:	e01f      	b.n	800561c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80055dc:	4b69      	ldr	r3, [pc, #420]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055e8:	d106      	bne.n	80055f8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80055ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055f0:	d102      	bne.n	80055f8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80055f2:	4b66      	ldr	r3, [pc, #408]	@ (800578c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80055f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055f6:	e011      	b.n	800561c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80055f8:	4b62      	ldr	r3, [pc, #392]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005600:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005604:	d106      	bne.n	8005614 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005608:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800560c:	d102      	bne.n	8005614 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800560e:	4b60      	ldr	r3, [pc, #384]	@ (8005790 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005610:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005612:	e003      	b.n	800561c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005614:	2300      	movs	r3, #0
 8005616:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005618:	f000 bce1 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800561c:	f000 bcdf 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005620:	4b5c      	ldr	r3, [pc, #368]	@ (8005794 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005624:	f000 bcdb 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005628:	2300      	movs	r3, #0
 800562a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800562c:	f000 bcd7 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8005630:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005634:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8005638:	430b      	orrs	r3, r1
 800563a:	f040 80ad 	bne.w	8005798 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800563e:	4b51      	ldr	r3, [pc, #324]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005642:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005646:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800564e:	d056      	beq.n	80056fe <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8005650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005652:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005656:	f200 8090 	bhi.w	800577a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800565a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565c:	2bc0      	cmp	r3, #192	@ 0xc0
 800565e:	f000 8088 	beq.w	8005772 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8005662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005664:	2bc0      	cmp	r3, #192	@ 0xc0
 8005666:	f200 8088 	bhi.w	800577a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800566a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566c:	2b80      	cmp	r3, #128	@ 0x80
 800566e:	d032      	beq.n	80056d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005672:	2b80      	cmp	r3, #128	@ 0x80
 8005674:	f200 8081 	bhi.w	800577a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800567e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005680:	2b40      	cmp	r3, #64	@ 0x40
 8005682:	d014      	beq.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8005684:	e079      	b.n	800577a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005686:	4b3f      	ldr	r3, [pc, #252]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800568e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005692:	d108      	bne.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005694:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005698:	4618      	mov	r0, r3
 800569a:	f000 ff67 	bl	800656c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800569e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056a2:	f000 bc9c 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056a6:	2300      	movs	r3, #0
 80056a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056aa:	f000 bc98 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80056ae:	4b35      	ldr	r3, [pc, #212]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056ba:	d108      	bne.n	80056ce <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056bc:	f107 0318 	add.w	r3, r7, #24
 80056c0:	4618      	mov	r0, r3
 80056c2:	f000 fcab 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80056c6:	69bb      	ldr	r3, [r7, #24]
 80056c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056ca:	f000 bc88 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056ce:	2300      	movs	r3, #0
 80056d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056d2:	f000 bc84 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80056d6:	4b2b      	ldr	r3, [pc, #172]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056e2:	d108      	bne.n	80056f6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056e4:	f107 030c 	add.w	r3, r7, #12
 80056e8:	4618      	mov	r0, r3
 80056ea:	f000 fdeb 	bl	80062c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056f2:	f000 bc74 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80056f6:	2300      	movs	r3, #0
 80056f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056fa:	f000 bc70 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80056fe:	4b21      	ldr	r3, [pc, #132]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005702:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005706:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005708:	4b1e      	ldr	r3, [pc, #120]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0304 	and.w	r3, r3, #4
 8005710:	2b04      	cmp	r3, #4
 8005712:	d10c      	bne.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8005714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005716:	2b00      	cmp	r3, #0
 8005718:	d109      	bne.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800571a:	4b1a      	ldr	r3, [pc, #104]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	08db      	lsrs	r3, r3, #3
 8005720:	f003 0303 	and.w	r3, r3, #3
 8005724:	4a18      	ldr	r2, [pc, #96]	@ (8005788 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005726:	fa22 f303 	lsr.w	r3, r2, r3
 800572a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800572c:	e01f      	b.n	800576e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800572e:	4b15      	ldr	r3, [pc, #84]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800573a:	d106      	bne.n	800574a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800573c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800573e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005742:	d102      	bne.n	800574a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005744:	4b11      	ldr	r3, [pc, #68]	@ (800578c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005746:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005748:	e011      	b.n	800576e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800574a:	4b0e      	ldr	r3, [pc, #56]	@ (8005784 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005752:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005756:	d106      	bne.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8005758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800575a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800575e:	d102      	bne.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005760:	4b0b      	ldr	r3, [pc, #44]	@ (8005790 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8005762:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005764:	e003      	b.n	800576e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005766:	2300      	movs	r3, #0
 8005768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800576a:	f000 bc38 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800576e:	f000 bc36 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005772:	4b08      	ldr	r3, [pc, #32]	@ (8005794 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8005774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005776:	f000 bc32 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800577a:	2300      	movs	r3, #0
 800577c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800577e:	f000 bc2e 	b.w	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005782:	bf00      	nop
 8005784:	58024400 	.word	0x58024400
 8005788:	03d09000 	.word	0x03d09000
 800578c:	003d0900 	.word	0x003d0900
 8005790:	018cba80 	.word	0x018cba80
 8005794:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005798:	e9d7 2300 	ldrd	r2, r3, [r7]
 800579c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80057a0:	430b      	orrs	r3, r1
 80057a2:	f040 809c 	bne.w	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80057a6:	4b9e      	ldr	r3, [pc, #632]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80057a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057aa:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80057ae:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80057b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80057b6:	d054      	beq.n	8005862 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80057b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80057be:	f200 808b 	bhi.w	80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80057c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80057c8:	f000 8083 	beq.w	80058d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80057cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80057d2:	f200 8081 	bhi.w	80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80057d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057dc:	d02f      	beq.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80057de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057e4:	d878      	bhi.n	80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80057e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d004      	beq.n	80057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80057ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057f2:	d012      	beq.n	800581a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80057f4:	e070      	b.n	80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80057f6:	4b8a      	ldr	r3, [pc, #552]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005802:	d107      	bne.n	8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005804:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005808:	4618      	mov	r0, r3
 800580a:	f000 feaf 	bl	800656c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800580e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005812:	e3e4      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005814:	2300      	movs	r3, #0
 8005816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005818:	e3e1      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800581a:	4b81      	ldr	r3, [pc, #516]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005822:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005826:	d107      	bne.n	8005838 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005828:	f107 0318 	add.w	r3, r7, #24
 800582c:	4618      	mov	r0, r3
 800582e:	f000 fbf5 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005836:	e3d2      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005838:	2300      	movs	r3, #0
 800583a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800583c:	e3cf      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800583e:	4b78      	ldr	r3, [pc, #480]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005846:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800584a:	d107      	bne.n	800585c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800584c:	f107 030c 	add.w	r3, r7, #12
 8005850:	4618      	mov	r0, r3
 8005852:	f000 fd37 	bl	80062c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800585a:	e3c0      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800585c:	2300      	movs	r3, #0
 800585e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005860:	e3bd      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005862:	4b6f      	ldr	r3, [pc, #444]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005866:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800586a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800586c:	4b6c      	ldr	r3, [pc, #432]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0304 	and.w	r3, r3, #4
 8005874:	2b04      	cmp	r3, #4
 8005876:	d10c      	bne.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8005878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800587a:	2b00      	cmp	r3, #0
 800587c:	d109      	bne.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800587e:	4b68      	ldr	r3, [pc, #416]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	08db      	lsrs	r3, r3, #3
 8005884:	f003 0303 	and.w	r3, r3, #3
 8005888:	4a66      	ldr	r2, [pc, #408]	@ (8005a24 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800588a:	fa22 f303 	lsr.w	r3, r2, r3
 800588e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005890:	e01e      	b.n	80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005892:	4b63      	ldr	r3, [pc, #396]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800589a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800589e:	d106      	bne.n	80058ae <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80058a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058a6:	d102      	bne.n	80058ae <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80058a8:	4b5f      	ldr	r3, [pc, #380]	@ (8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80058aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058ac:	e010      	b.n	80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80058ae:	4b5c      	ldr	r3, [pc, #368]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058ba:	d106      	bne.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80058bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058c2:	d102      	bne.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80058c4:	4b59      	ldr	r3, [pc, #356]	@ (8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80058c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80058c8:	e002      	b.n	80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80058ca:	2300      	movs	r3, #0
 80058cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80058ce:	e386      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80058d0:	e385      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80058d2:	4b57      	ldr	r3, [pc, #348]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80058d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058d6:	e382      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80058d8:	2300      	movs	r3, #0
 80058da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058dc:	e37f      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80058de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058e2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80058e6:	430b      	orrs	r3, r1
 80058e8:	f040 80a7 	bne.w	8005a3a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80058ec:	4b4c      	ldr	r3, [pc, #304]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058f0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80058f4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80058f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058fc:	d055      	beq.n	80059aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80058fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005900:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005904:	f200 8096 	bhi.w	8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8005908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800590a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800590e:	f000 8084 	beq.w	8005a1a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8005912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005914:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005918:	f200 808c 	bhi.w	8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800591c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005922:	d030      	beq.n	8005986 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8005924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005926:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800592a:	f200 8083 	bhi.w	8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800592e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005930:	2b00      	cmp	r3, #0
 8005932:	d004      	beq.n	800593e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8005934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005936:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800593a:	d012      	beq.n	8005962 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800593c:	e07a      	b.n	8005a34 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800593e:	4b38      	ldr	r3, [pc, #224]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005946:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800594a:	d107      	bne.n	800595c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800594c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005950:	4618      	mov	r0, r3
 8005952:	f000 fe0b 	bl	800656c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005958:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800595a:	e340      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800595c:	2300      	movs	r3, #0
 800595e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005960:	e33d      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005962:	4b2f      	ldr	r3, [pc, #188]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800596a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800596e:	d107      	bne.n	8005980 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005970:	f107 0318 	add.w	r3, r7, #24
 8005974:	4618      	mov	r0, r3
 8005976:	f000 fb51 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800597e:	e32e      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005980:	2300      	movs	r3, #0
 8005982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005984:	e32b      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005986:	4b26      	ldr	r3, [pc, #152]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800598e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005992:	d107      	bne.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005994:	f107 030c 	add.w	r3, r7, #12
 8005998:	4618      	mov	r0, r3
 800599a:	f000 fc93 	bl	80062c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80059a2:	e31c      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80059a4:	2300      	movs	r3, #0
 80059a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059a8:	e319      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80059aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80059b2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80059b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0304 	and.w	r3, r3, #4
 80059bc:	2b04      	cmp	r3, #4
 80059be:	d10c      	bne.n	80059da <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80059c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d109      	bne.n	80059da <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80059c6:	4b16      	ldr	r3, [pc, #88]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	08db      	lsrs	r3, r3, #3
 80059cc:	f003 0303 	and.w	r3, r3, #3
 80059d0:	4a14      	ldr	r2, [pc, #80]	@ (8005a24 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80059d2:	fa22 f303 	lsr.w	r3, r2, r3
 80059d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059d8:	e01e      	b.n	8005a18 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80059da:	4b11      	ldr	r3, [pc, #68]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059e6:	d106      	bne.n	80059f6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80059e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059ee:	d102      	bne.n	80059f6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80059f0:	4b0d      	ldr	r3, [pc, #52]	@ (8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80059f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059f4:	e010      	b.n	8005a18 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80059f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a02:	d106      	bne.n	8005a12 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8005a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a0a:	d102      	bne.n	8005a12 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005a0c:	4b07      	ldr	r3, [pc, #28]	@ (8005a2c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a10:	e002      	b.n	8005a18 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005a12:	2300      	movs	r3, #0
 8005a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005a16:	e2e2      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005a18:	e2e1      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005a1a:	4b05      	ldr	r3, [pc, #20]	@ (8005a30 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a1e:	e2de      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005a20:	58024400 	.word	0x58024400
 8005a24:	03d09000 	.word	0x03d09000
 8005a28:	003d0900 	.word	0x003d0900
 8005a2c:	018cba80 	.word	0x018cba80
 8005a30:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8005a34:	2300      	movs	r3, #0
 8005a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a38:	e2d1      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005a3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a3e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005a42:	430b      	orrs	r3, r1
 8005a44:	f040 809c 	bne.w	8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005a48:	4b93      	ldr	r3, [pc, #588]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a4c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005a50:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a58:	d054      	beq.n	8005b04 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a60:	f200 808b 	bhi.w	8005b7a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a66:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a6a:	f000 8083 	beq.w	8005b74 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8005a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a70:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005a74:	f200 8081 	bhi.w	8005b7a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a7e:	d02f      	beq.n	8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8005a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a86:	d878      	bhi.n	8005b7a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d004      	beq.n	8005a98 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a94:	d012      	beq.n	8005abc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8005a96:	e070      	b.n	8005b7a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005a98:	4b7f      	ldr	r3, [pc, #508]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aa0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005aa4:	d107      	bne.n	8005ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005aa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 fd5e 	bl	800656c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ab4:	e293      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005aba:	e290      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005abc:	4b76      	ldr	r3, [pc, #472]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ac4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ac8:	d107      	bne.n	8005ada <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005aca:	f107 0318 	add.w	r3, r7, #24
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 faa4 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ad8:	e281      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ada:	2300      	movs	r3, #0
 8005adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ade:	e27e      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ae0:	4b6d      	ldr	r3, [pc, #436]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ae8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005aec:	d107      	bne.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005aee:	f107 030c 	add.w	r3, r7, #12
 8005af2:	4618      	mov	r0, r3
 8005af4:	f000 fbe6 	bl	80062c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005afc:	e26f      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005afe:	2300      	movs	r3, #0
 8005b00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b02:	e26c      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005b04:	4b64      	ldr	r3, [pc, #400]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005b0c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005b0e:	4b62      	ldr	r3, [pc, #392]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0304 	and.w	r3, r3, #4
 8005b16:	2b04      	cmp	r3, #4
 8005b18:	d10c      	bne.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8005b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d109      	bne.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b20:	4b5d      	ldr	r3, [pc, #372]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	08db      	lsrs	r3, r3, #3
 8005b26:	f003 0303 	and.w	r3, r3, #3
 8005b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005b2c:	fa22 f303 	lsr.w	r3, r2, r3
 8005b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b32:	e01e      	b.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005b34:	4b58      	ldr	r3, [pc, #352]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b40:	d106      	bne.n	8005b50 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b48:	d102      	bne.n	8005b50 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005b4a:	4b55      	ldr	r3, [pc, #340]	@ (8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b4e:	e010      	b.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005b50:	4b51      	ldr	r3, [pc, #324]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005b5c:	d106      	bne.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8005b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b64:	d102      	bne.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005b66:	4b4f      	ldr	r3, [pc, #316]	@ (8005ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b6a:	e002      	b.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005b70:	e235      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005b72:	e234      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005b74:	4b4c      	ldr	r3, [pc, #304]	@ (8005ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8005b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b78:	e231      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b7e:	e22e      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005b80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b84:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	f040 808f 	bne.w	8005cac <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005b8e:	4b42      	ldr	r3, [pc, #264]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b92:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005b96:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8005b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b9e:	d06b      	beq.n	8005c78 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8005ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ba6:	d874      	bhi.n	8005c92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005baa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bae:	d056      	beq.n	8005c5e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8005bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005bb6:	d86c      	bhi.n	8005c92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bbe:	d03b      	beq.n	8005c38 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8005bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005bc6:	d864      	bhi.n	8005c92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bce:	d021      	beq.n	8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005bd6:	d85c      	bhi.n	8005c92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005bd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d004      	beq.n	8005be8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8005bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005be4:	d004      	beq.n	8005bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8005be6:	e054      	b.n	8005c92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8005be8:	f7fe fa62 	bl	80040b0 <HAL_RCC_GetPCLK1Freq>
 8005bec:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005bee:	e1f6      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005bf0:	4b29      	ldr	r3, [pc, #164]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bf8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005bfc:	d107      	bne.n	8005c0e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005bfe:	f107 0318 	add.w	r3, r7, #24
 8005c02:	4618      	mov	r0, r3
 8005c04:	f000 fa0a 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c0c:	e1e7      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c12:	e1e4      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005c14:	4b20      	ldr	r3, [pc, #128]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c20:	d107      	bne.n	8005c32 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c22:	f107 030c 	add.w	r3, r7, #12
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 fb4c 	bl	80062c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c30:	e1d5      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c32:	2300      	movs	r3, #0
 8005c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c36:	e1d2      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005c38:	4b17      	ldr	r3, [pc, #92]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0304 	and.w	r3, r3, #4
 8005c40:	2b04      	cmp	r3, #4
 8005c42:	d109      	bne.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c44:	4b14      	ldr	r3, [pc, #80]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	08db      	lsrs	r3, r3, #3
 8005c4a:	f003 0303 	and.w	r3, r3, #3
 8005c4e:	4a13      	ldr	r2, [pc, #76]	@ (8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005c50:	fa22 f303 	lsr.w	r3, r2, r3
 8005c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c56:	e1c2      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c5c:	e1bf      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c6a:	d102      	bne.n	8005c72 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8005c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c70:	e1b5      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c72:	2300      	movs	r3, #0
 8005c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c76:	e1b2      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005c78:	4b07      	ldr	r3, [pc, #28]	@ (8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c84:	d102      	bne.n	8005c8c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8005c86:	4b07      	ldr	r3, [pc, #28]	@ (8005ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005c8a:	e1a8      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c90:	e1a5      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005c92:	2300      	movs	r3, #0
 8005c94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c96:	e1a2      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005c98:	58024400 	.word	0x58024400
 8005c9c:	03d09000 	.word	0x03d09000
 8005ca0:	003d0900 	.word	0x003d0900
 8005ca4:	018cba80 	.word	0x018cba80
 8005ca8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005cac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cb0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005cb4:	430b      	orrs	r3, r1
 8005cb6:	d173      	bne.n	8005da0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005cb8:	4b9c      	ldr	r3, [pc, #624]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005cc0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005cc8:	d02f      	beq.n	8005d2a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8005cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ccc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005cd0:	d863      	bhi.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8005cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d004      	beq.n	8005ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8005cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cde:	d012      	beq.n	8005d06 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8005ce0:	e05b      	b.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ce2:	4b92      	ldr	r3, [pc, #584]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cee:	d107      	bne.n	8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005cf0:	f107 0318 	add.w	r3, r7, #24
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f000 f991 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cfe:	e16e      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d00:	2300      	movs	r3, #0
 8005d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d04:	e16b      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005d06:	4b89      	ldr	r3, [pc, #548]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d12:	d107      	bne.n	8005d24 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d14:	f107 030c 	add.w	r3, r7, #12
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f000 fad3 	bl	80062c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d22:	e15c      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d24:	2300      	movs	r3, #0
 8005d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d28:	e159      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005d2a:	4b80      	ldr	r3, [pc, #512]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d2e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005d32:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005d34:	4b7d      	ldr	r3, [pc, #500]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 0304 	and.w	r3, r3, #4
 8005d3c:	2b04      	cmp	r3, #4
 8005d3e:	d10c      	bne.n	8005d5a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8005d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d109      	bne.n	8005d5a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d46:	4b79      	ldr	r3, [pc, #484]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	08db      	lsrs	r3, r3, #3
 8005d4c:	f003 0303 	and.w	r3, r3, #3
 8005d50:	4a77      	ldr	r2, [pc, #476]	@ (8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005d52:	fa22 f303 	lsr.w	r3, r2, r3
 8005d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d58:	e01e      	b.n	8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005d5a:	4b74      	ldr	r3, [pc, #464]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d66:	d106      	bne.n	8005d76 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8005d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d6e:	d102      	bne.n	8005d76 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005d70:	4b70      	ldr	r3, [pc, #448]	@ (8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d74:	e010      	b.n	8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005d76:	4b6d      	ldr	r3, [pc, #436]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d82:	d106      	bne.n	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8005d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d8a:	d102      	bne.n	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005d8c:	4b6a      	ldr	r3, [pc, #424]	@ (8005f38 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d90:	e002      	b.n	8005d98 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005d92:	2300      	movs	r3, #0
 8005d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005d96:	e122      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005d98:	e121      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d9e:	e11e      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005da4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005da8:	430b      	orrs	r3, r1
 8005daa:	d133      	bne.n	8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005dac:	4b5f      	ldr	r3, [pc, #380]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005db4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d004      	beq.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dc2:	d012      	beq.n	8005dea <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8005dc4:	e023      	b.n	8005e0e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005dc6:	4b59      	ldr	r3, [pc, #356]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005dd2:	d107      	bne.n	8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005dd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f000 fbc7 	bl	800656c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005de2:	e0fc      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005de4:	2300      	movs	r3, #0
 8005de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005de8:	e0f9      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005dea:	4b50      	ldr	r3, [pc, #320]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005df2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005df6:	d107      	bne.n	8005e08 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005df8:	f107 0318 	add.w	r3, r7, #24
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 f90d 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005e02:	6a3b      	ldr	r3, [r7, #32]
 8005e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e06:	e0ea      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e0c:	e0e7      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e12:	e0e4      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005e14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e18:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005e1c:	430b      	orrs	r3, r1
 8005e1e:	f040 808d 	bne.w	8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005e22:	4b42      	ldr	r3, [pc, #264]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e26:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8005e2a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e32:	d06b      	beq.n	8005f0c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8005e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e3a:	d874      	bhi.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e42:	d056      	beq.n	8005ef2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8005e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e4a:	d86c      	bhi.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e52:	d03b      	beq.n	8005ecc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8005e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e56:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e5a:	d864      	bhi.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e62:	d021      	beq.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e6a:	d85c      	bhi.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d004      	beq.n	8005e7c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8005e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e78:	d004      	beq.n	8005e84 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8005e7a:	e054      	b.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005e7c:	f000 f8b8 	bl	8005ff0 <HAL_RCCEx_GetD3PCLK1Freq>
 8005e80:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e82:	e0ac      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e84:	4b29      	ldr	r3, [pc, #164]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e90:	d107      	bne.n	8005ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e92:	f107 0318 	add.w	r3, r7, #24
 8005e96:	4618      	mov	r0, r3
 8005e98:	f000 f8c0 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ea0:	e09d      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ea6:	e09a      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005ea8:	4b20      	ldr	r3, [pc, #128]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005eb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005eb4:	d107      	bne.n	8005ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005eb6:	f107 030c 	add.w	r3, r7, #12
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f000 fa02 	bl	80062c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ec4:	e08b      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eca:	e088      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005ecc:	4b17      	ldr	r3, [pc, #92]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b04      	cmp	r3, #4
 8005ed6:	d109      	bne.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ed8:	4b14      	ldr	r3, [pc, #80]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	08db      	lsrs	r3, r3, #3
 8005ede:	f003 0303 	and.w	r3, r3, #3
 8005ee2:	4a13      	ldr	r2, [pc, #76]	@ (8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005eea:	e078      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005eec:	2300      	movs	r3, #0
 8005eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ef0:	e075      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005efa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005efe:	d102      	bne.n	8005f06 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8005f00:	4b0c      	ldr	r3, [pc, #48]	@ (8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f04:	e06b      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f06:	2300      	movs	r3, #0
 8005f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f0a:	e068      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005f0c:	4b07      	ldr	r3, [pc, #28]	@ (8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f18:	d102      	bne.n	8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8005f1a:	4b07      	ldr	r3, [pc, #28]	@ (8005f38 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f1e:	e05e      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f20:	2300      	movs	r3, #0
 8005f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f24:	e05b      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8005f26:	2300      	movs	r3, #0
 8005f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f2a:	e058      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005f2c:	58024400 	.word	0x58024400
 8005f30:	03d09000 	.word	0x03d09000
 8005f34:	003d0900 	.word	0x003d0900
 8005f38:	018cba80 	.word	0x018cba80
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005f3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f40:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8005f44:	430b      	orrs	r3, r1
 8005f46:	d148      	bne.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005f48:	4b27      	ldr	r3, [pc, #156]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f50:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f58:	d02a      	beq.n	8005fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8005f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f60:	d838      	bhi.n	8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8005f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d004      	beq.n	8005f72 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8005f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f6e:	d00d      	beq.n	8005f8c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8005f70:	e030      	b.n	8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005f72:	4b1d      	ldr	r3, [pc, #116]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f7e:	d102      	bne.n	8005f86 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8005f80:	4b1a      	ldr	r3, [pc, #104]	@ (8005fec <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8005f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f84:	e02b      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f86:	2300      	movs	r3, #0
 8005f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f8a:	e028      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005f8c:	4b16      	ldr	r3, [pc, #88]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f98:	d107      	bne.n	8005faa <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f000 fae4 	bl	800656c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fa8:	e019      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005faa:	2300      	movs	r3, #0
 8005fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fae:	e016      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fbc:	d107      	bne.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005fbe:	f107 0318 	add.w	r3, r7, #24
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 f82a 	bl	800601c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fcc:	e007      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fd2:	e004      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fd8:	e001      	b.n	8005fde <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8005fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3740      	adds	r7, #64	@ 0x40
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	58024400 	.word	0x58024400
 8005fec:	018cba80 	.word	0x018cba80

08005ff0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005ff4:	f7fe f82c 	bl	8004050 <HAL_RCC_GetHCLKFreq>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	4b06      	ldr	r3, [pc, #24]	@ (8006014 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	091b      	lsrs	r3, r3, #4
 8006000:	f003 0307 	and.w	r3, r3, #7
 8006004:	4904      	ldr	r1, [pc, #16]	@ (8006018 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006006:	5ccb      	ldrb	r3, [r1, r3]
 8006008:	f003 031f 	and.w	r3, r3, #31
 800600c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006010:	4618      	mov	r0, r3
 8006012:	bd80      	pop	{r7, pc}
 8006014:	58024400 	.word	0x58024400
 8006018:	08011fc0 	.word	0x08011fc0

0800601c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800601c:	b480      	push	{r7}
 800601e:	b089      	sub	sp, #36	@ 0x24
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006024:	4ba1      	ldr	r3, [pc, #644]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006028:	f003 0303 	and.w	r3, r3, #3
 800602c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800602e:	4b9f      	ldr	r3, [pc, #636]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006032:	0b1b      	lsrs	r3, r3, #12
 8006034:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006038:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800603a:	4b9c      	ldr	r3, [pc, #624]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800603c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800603e:	091b      	lsrs	r3, r3, #4
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006046:	4b99      	ldr	r3, [pc, #612]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006048:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800604a:	08db      	lsrs	r3, r3, #3
 800604c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006050:	693a      	ldr	r2, [r7, #16]
 8006052:	fb02 f303 	mul.w	r3, r2, r3
 8006056:	ee07 3a90 	vmov	s15, r3
 800605a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800605e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	2b00      	cmp	r3, #0
 8006066:	f000 8111 	beq.w	800628c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	2b02      	cmp	r3, #2
 800606e:	f000 8083 	beq.w	8006178 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	2b02      	cmp	r3, #2
 8006076:	f200 80a1 	bhi.w	80061bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d003      	beq.n	8006088 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	2b01      	cmp	r3, #1
 8006084:	d056      	beq.n	8006134 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006086:	e099      	b.n	80061bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006088:	4b88      	ldr	r3, [pc, #544]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f003 0320 	and.w	r3, r3, #32
 8006090:	2b00      	cmp	r3, #0
 8006092:	d02d      	beq.n	80060f0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006094:	4b85      	ldr	r3, [pc, #532]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	08db      	lsrs	r3, r3, #3
 800609a:	f003 0303 	and.w	r3, r3, #3
 800609e:	4a84      	ldr	r2, [pc, #528]	@ (80062b0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80060a0:	fa22 f303 	lsr.w	r3, r2, r3
 80060a4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	ee07 3a90 	vmov	s15, r3
 80060ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	ee07 3a90 	vmov	s15, r3
 80060b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060be:	4b7b      	ldr	r3, [pc, #492]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060c6:	ee07 3a90 	vmov	s15, r3
 80060ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80060d2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80062b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80060d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80060ee:	e087      	b.n	8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	ee07 3a90 	vmov	s15, r3
 80060f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060fa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80062b8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80060fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006102:	4b6a      	ldr	r3, [pc, #424]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800610a:	ee07 3a90 	vmov	s15, r3
 800610e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006112:	ed97 6a03 	vldr	s12, [r7, #12]
 8006116:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80062b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800611a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800611e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006122:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800612a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800612e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006132:	e065      	b.n	8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	ee07 3a90 	vmov	s15, r3
 800613a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800613e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80062bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006146:	4b59      	ldr	r3, [pc, #356]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006148:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800614a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800614e:	ee07 3a90 	vmov	s15, r3
 8006152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006156:	ed97 6a03 	vldr	s12, [r7, #12]
 800615a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80062b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800615e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006166:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800616a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800616e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006172:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006176:	e043      	b.n	8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	ee07 3a90 	vmov	s15, r3
 800617e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006182:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80062c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006186:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800618a:	4b48      	ldr	r3, [pc, #288]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800618c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800618e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006192:	ee07 3a90 	vmov	s15, r3
 8006196:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800619a:	ed97 6a03 	vldr	s12, [r7, #12]
 800619e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80062b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061ba:	e021      	b.n	8006200 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	ee07 3a90 	vmov	s15, r3
 80061c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80062bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80061ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061ce:	4b37      	ldr	r3, [pc, #220]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061d6:	ee07 3a90 	vmov	s15, r3
 80061da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061de:	ed97 6a03 	vldr	s12, [r7, #12]
 80061e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80062b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061fe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006200:	4b2a      	ldr	r3, [pc, #168]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006204:	0a5b      	lsrs	r3, r3, #9
 8006206:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800620a:	ee07 3a90 	vmov	s15, r3
 800620e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006212:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006216:	ee37 7a87 	vadd.f32	s14, s15, s14
 800621a:	edd7 6a07 	vldr	s13, [r7, #28]
 800621e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006222:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006226:	ee17 2a90 	vmov	r2, s15
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800622e:	4b1f      	ldr	r3, [pc, #124]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006232:	0c1b      	lsrs	r3, r3, #16
 8006234:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006238:	ee07 3a90 	vmov	s15, r3
 800623c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006240:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006244:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006248:	edd7 6a07 	vldr	s13, [r7, #28]
 800624c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006250:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006254:	ee17 2a90 	vmov	r2, s15
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800625c:	4b13      	ldr	r3, [pc, #76]	@ (80062ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800625e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006260:	0e1b      	lsrs	r3, r3, #24
 8006262:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006266:	ee07 3a90 	vmov	s15, r3
 800626a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800626e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006272:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006276:	edd7 6a07 	vldr	s13, [r7, #28]
 800627a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800627e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006282:	ee17 2a90 	vmov	r2, s15
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800628a:	e008      	b.n	800629e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	609a      	str	r2, [r3, #8]
}
 800629e:	bf00      	nop
 80062a0:	3724      	adds	r7, #36	@ 0x24
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	58024400 	.word	0x58024400
 80062b0:	03d09000 	.word	0x03d09000
 80062b4:	46000000 	.word	0x46000000
 80062b8:	4c742400 	.word	0x4c742400
 80062bc:	4a742400 	.word	0x4a742400
 80062c0:	4bc65d40 	.word	0x4bc65d40

080062c4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b089      	sub	sp, #36	@ 0x24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80062cc:	4ba1      	ldr	r3, [pc, #644]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d0:	f003 0303 	and.w	r3, r3, #3
 80062d4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80062d6:	4b9f      	ldr	r3, [pc, #636]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062da:	0d1b      	lsrs	r3, r3, #20
 80062dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062e0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80062e2:	4b9c      	ldr	r3, [pc, #624]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e6:	0a1b      	lsrs	r3, r3, #8
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80062ee:	4b99      	ldr	r3, [pc, #612]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062f2:	08db      	lsrs	r3, r3, #3
 80062f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80062f8:	693a      	ldr	r2, [r7, #16]
 80062fa:	fb02 f303 	mul.w	r3, r2, r3
 80062fe:	ee07 3a90 	vmov	s15, r3
 8006302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006306:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 8111 	beq.w	8006534 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	2b02      	cmp	r3, #2
 8006316:	f000 8083 	beq.w	8006420 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	2b02      	cmp	r3, #2
 800631e:	f200 80a1 	bhi.w	8006464 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d003      	beq.n	8006330 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d056      	beq.n	80063dc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800632e:	e099      	b.n	8006464 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006330:	4b88      	ldr	r3, [pc, #544]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0320 	and.w	r3, r3, #32
 8006338:	2b00      	cmp	r3, #0
 800633a:	d02d      	beq.n	8006398 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800633c:	4b85      	ldr	r3, [pc, #532]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	08db      	lsrs	r3, r3, #3
 8006342:	f003 0303 	and.w	r3, r3, #3
 8006346:	4a84      	ldr	r2, [pc, #528]	@ (8006558 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006348:	fa22 f303 	lsr.w	r3, r2, r3
 800634c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	ee07 3a90 	vmov	s15, r3
 8006354:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	ee07 3a90 	vmov	s15, r3
 800635e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006366:	4b7b      	ldr	r3, [pc, #492]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800636e:	ee07 3a90 	vmov	s15, r3
 8006372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006376:	ed97 6a03 	vldr	s12, [r7, #12]
 800637a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800655c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800637e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800638a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800638e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006392:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006396:	e087      	b.n	80064a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	ee07 3a90 	vmov	s15, r3
 800639e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006560 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80063a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063aa:	4b6a      	ldr	r3, [pc, #424]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063b2:	ee07 3a90 	vmov	s15, r3
 80063b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80063be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800655c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80063c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063da:	e065      	b.n	80064a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	ee07 3a90 	vmov	s15, r3
 80063e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006564 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80063ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063ee:	4b59      	ldr	r3, [pc, #356]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063f6:	ee07 3a90 	vmov	s15, r3
 80063fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006402:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800655c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800640a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800640e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800641a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800641e:	e043      	b.n	80064a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	ee07 3a90 	vmov	s15, r3
 8006426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800642a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006568 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800642e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006432:	4b48      	ldr	r3, [pc, #288]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800643a:	ee07 3a90 	vmov	s15, r3
 800643e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006442:	ed97 6a03 	vldr	s12, [r7, #12]
 8006446:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800655c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800644a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800644e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800645a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800645e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006462:	e021      	b.n	80064a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	ee07 3a90 	vmov	s15, r3
 800646a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800646e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006564 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006476:	4b37      	ldr	r3, [pc, #220]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800647a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800647e:	ee07 3a90 	vmov	s15, r3
 8006482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006486:	ed97 6a03 	vldr	s12, [r7, #12]
 800648a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800655c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800648e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006496:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800649a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800649e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064a6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80064a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ac:	0a5b      	lsrs	r3, r3, #9
 80064ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064b2:	ee07 3a90 	vmov	s15, r3
 80064b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80064c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064ce:	ee17 2a90 	vmov	r2, s15
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80064d6:	4b1f      	ldr	r3, [pc, #124]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064da:	0c1b      	lsrs	r3, r3, #16
 80064dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80064e0:	ee07 3a90 	vmov	s15, r3
 80064e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80064ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80064f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064fc:	ee17 2a90 	vmov	r2, s15
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006504:	4b13      	ldr	r3, [pc, #76]	@ (8006554 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006508:	0e1b      	lsrs	r3, r3, #24
 800650a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006516:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800651a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800651e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006522:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006526:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800652a:	ee17 2a90 	vmov	r2, s15
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006532:	e008      	b.n	8006546 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	609a      	str	r2, [r3, #8]
}
 8006546:	bf00      	nop
 8006548:	3724      	adds	r7, #36	@ 0x24
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	58024400 	.word	0x58024400
 8006558:	03d09000 	.word	0x03d09000
 800655c:	46000000 	.word	0x46000000
 8006560:	4c742400 	.word	0x4c742400
 8006564:	4a742400 	.word	0x4a742400
 8006568:	4bc65d40 	.word	0x4bc65d40

0800656c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800656c:	b480      	push	{r7}
 800656e:	b089      	sub	sp, #36	@ 0x24
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006574:	4ba0      	ldr	r3, [pc, #640]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006578:	f003 0303 	and.w	r3, r3, #3
 800657c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800657e:	4b9e      	ldr	r3, [pc, #632]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006582:	091b      	lsrs	r3, r3, #4
 8006584:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006588:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800658a:	4b9b      	ldr	r3, [pc, #620]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800658c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800658e:	f003 0301 	and.w	r3, r3, #1
 8006592:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006594:	4b98      	ldr	r3, [pc, #608]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006598:	08db      	lsrs	r3, r3, #3
 800659a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800659e:	693a      	ldr	r2, [r7, #16]
 80065a0:	fb02 f303 	mul.w	r3, r2, r3
 80065a4:	ee07 3a90 	vmov	s15, r3
 80065a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ac:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f000 8111 	beq.w	80067da <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80065b8:	69bb      	ldr	r3, [r7, #24]
 80065ba:	2b02      	cmp	r3, #2
 80065bc:	f000 8083 	beq.w	80066c6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	2b02      	cmp	r3, #2
 80065c4:	f200 80a1 	bhi.w	800670a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d003      	beq.n	80065d6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d056      	beq.n	8006682 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80065d4:	e099      	b.n	800670a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065d6:	4b88      	ldr	r3, [pc, #544]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0320 	and.w	r3, r3, #32
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d02d      	beq.n	800663e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80065e2:	4b85      	ldr	r3, [pc, #532]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	08db      	lsrs	r3, r3, #3
 80065e8:	f003 0303 	and.w	r3, r3, #3
 80065ec:	4a83      	ldr	r2, [pc, #524]	@ (80067fc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80065ee:	fa22 f303 	lsr.w	r3, r2, r3
 80065f2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	ee07 3a90 	vmov	s15, r3
 80065fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	ee07 3a90 	vmov	s15, r3
 8006604:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006608:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800660c:	4b7a      	ldr	r3, [pc, #488]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800660e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006614:	ee07 3a90 	vmov	s15, r3
 8006618:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800661c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006620:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8006800 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006624:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006628:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800662c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006630:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006638:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800663c:	e087      	b.n	800674e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	ee07 3a90 	vmov	s15, r3
 8006644:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006648:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8006804 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800664c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006650:	4b69      	ldr	r3, [pc, #420]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006658:	ee07 3a90 	vmov	s15, r3
 800665c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006660:	ed97 6a03 	vldr	s12, [r7, #12]
 8006664:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8006800 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006668:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800666c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006670:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006674:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800667c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006680:	e065      	b.n	800674e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	ee07 3a90 	vmov	s15, r3
 8006688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800668c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8006808 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006690:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006694:	4b58      	ldr	r3, [pc, #352]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800669c:	ee07 3a90 	vmov	s15, r3
 80066a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066a4:	ed97 6a03 	vldr	s12, [r7, #12]
 80066a8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8006800 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80066ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80066c4:	e043      	b.n	800674e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	ee07 3a90 	vmov	s15, r3
 80066cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066d0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800680c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80066d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066d8:	4b47      	ldr	r3, [pc, #284]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066e0:	ee07 3a90 	vmov	s15, r3
 80066e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066e8:	ed97 6a03 	vldr	s12, [r7, #12]
 80066ec:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006800 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80066f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006704:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006708:	e021      	b.n	800674e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	ee07 3a90 	vmov	s15, r3
 8006710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006714:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006804 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006718:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800671c:	4b36      	ldr	r3, [pc, #216]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800671e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006720:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006724:	ee07 3a90 	vmov	s15, r3
 8006728:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800672c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006730:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006800 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006734:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006738:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800673c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006740:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006744:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006748:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800674c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800674e:	4b2a      	ldr	r3, [pc, #168]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006752:	0a5b      	lsrs	r3, r3, #9
 8006754:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006758:	ee07 3a90 	vmov	s15, r3
 800675c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006760:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006764:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006768:	edd7 6a07 	vldr	s13, [r7, #28]
 800676c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006770:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006774:	ee17 2a90 	vmov	r2, s15
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800677c:	4b1e      	ldr	r3, [pc, #120]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800677e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006780:	0c1b      	lsrs	r3, r3, #16
 8006782:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006786:	ee07 3a90 	vmov	s15, r3
 800678a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800678e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006792:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006796:	edd7 6a07 	vldr	s13, [r7, #28]
 800679a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800679e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067a2:	ee17 2a90 	vmov	r2, s15
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80067aa:	4b13      	ldr	r3, [pc, #76]	@ (80067f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067ae:	0e1b      	lsrs	r3, r3, #24
 80067b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067b4:	ee07 3a90 	vmov	s15, r3
 80067b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80067c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80067c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80067c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067d0:	ee17 2a90 	vmov	r2, s15
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80067d8:	e008      	b.n	80067ec <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	609a      	str	r2, [r3, #8]
}
 80067ec:	bf00      	nop
 80067ee:	3724      	adds	r7, #36	@ 0x24
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr
 80067f8:	58024400 	.word	0x58024400
 80067fc:	03d09000 	.word	0x03d09000
 8006800:	46000000 	.word	0x46000000
 8006804:	4c742400 	.word	0x4c742400
 8006808:	4a742400 	.word	0x4a742400
 800680c:	4bc65d40 	.word	0x4bc65d40

08006810 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800681a:	2300      	movs	r3, #0
 800681c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800681e:	4b53      	ldr	r3, [pc, #332]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006822:	f003 0303 	and.w	r3, r3, #3
 8006826:	2b03      	cmp	r3, #3
 8006828:	d101      	bne.n	800682e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e099      	b.n	8006962 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800682e:	4b4f      	ldr	r3, [pc, #316]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a4e      	ldr	r2, [pc, #312]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006834:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006838:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800683a:	f7fb fa5d 	bl	8001cf8 <HAL_GetTick>
 800683e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006840:	e008      	b.n	8006854 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006842:	f7fb fa59 	bl	8001cf8 <HAL_GetTick>
 8006846:	4602      	mov	r2, r0
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	2b02      	cmp	r3, #2
 800684e:	d901      	bls.n	8006854 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006850:	2303      	movs	r3, #3
 8006852:	e086      	b.n	8006962 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006854:	4b45      	ldr	r3, [pc, #276]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1f0      	bne.n	8006842 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006860:	4b42      	ldr	r3, [pc, #264]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006864:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	031b      	lsls	r3, r3, #12
 800686e:	493f      	ldr	r1, [pc, #252]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006870:	4313      	orrs	r3, r2
 8006872:	628b      	str	r3, [r1, #40]	@ 0x28
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	3b01      	subs	r3, #1
 800687a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	3b01      	subs	r3, #1
 8006884:	025b      	lsls	r3, r3, #9
 8006886:	b29b      	uxth	r3, r3
 8006888:	431a      	orrs	r2, r3
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	3b01      	subs	r3, #1
 8006890:	041b      	lsls	r3, r3, #16
 8006892:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006896:	431a      	orrs	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	3b01      	subs	r3, #1
 800689e:	061b      	lsls	r3, r3, #24
 80068a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80068a4:	4931      	ldr	r1, [pc, #196]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80068aa:	4b30      	ldr	r3, [pc, #192]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	492d      	ldr	r1, [pc, #180]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068b8:	4313      	orrs	r3, r2
 80068ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80068bc:	4b2b      	ldr	r3, [pc, #172]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068c0:	f023 0220 	bic.w	r2, r3, #32
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	699b      	ldr	r3, [r3, #24]
 80068c8:	4928      	ldr	r1, [pc, #160]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80068ce:	4b27      	ldr	r3, [pc, #156]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d2:	4a26      	ldr	r2, [pc, #152]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068d4:	f023 0310 	bic.w	r3, r3, #16
 80068d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80068da:	4b24      	ldr	r3, [pc, #144]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068de:	4b24      	ldr	r3, [pc, #144]	@ (8006970 <RCCEx_PLL2_Config+0x160>)
 80068e0:	4013      	ands	r3, r2
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	69d2      	ldr	r2, [r2, #28]
 80068e6:	00d2      	lsls	r2, r2, #3
 80068e8:	4920      	ldr	r1, [pc, #128]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80068ee:	4b1f      	ldr	r3, [pc, #124]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f2:	4a1e      	ldr	r2, [pc, #120]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 80068f4:	f043 0310 	orr.w	r3, r3, #16
 80068f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d106      	bne.n	800690e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006900:	4b1a      	ldr	r3, [pc, #104]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006904:	4a19      	ldr	r2, [pc, #100]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006906:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800690a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800690c:	e00f      	b.n	800692e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	2b01      	cmp	r3, #1
 8006912:	d106      	bne.n	8006922 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006914:	4b15      	ldr	r3, [pc, #84]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006918:	4a14      	ldr	r2, [pc, #80]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 800691a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800691e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006920:	e005      	b.n	800692e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006922:	4b12      	ldr	r3, [pc, #72]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006926:	4a11      	ldr	r2, [pc, #68]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006928:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800692c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800692e:	4b0f      	ldr	r3, [pc, #60]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a0e      	ldr	r2, [pc, #56]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006934:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006938:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800693a:	f7fb f9dd 	bl	8001cf8 <HAL_GetTick>
 800693e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006940:	e008      	b.n	8006954 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006942:	f7fb f9d9 	bl	8001cf8 <HAL_GetTick>
 8006946:	4602      	mov	r2, r0
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	1ad3      	subs	r3, r2, r3
 800694c:	2b02      	cmp	r3, #2
 800694e:	d901      	bls.n	8006954 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e006      	b.n	8006962 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006954:	4b05      	ldr	r3, [pc, #20]	@ (800696c <RCCEx_PLL2_Config+0x15c>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800695c:	2b00      	cmp	r3, #0
 800695e:	d0f0      	beq.n	8006942 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006960:	7bfb      	ldrb	r3, [r7, #15]
}
 8006962:	4618      	mov	r0, r3
 8006964:	3710      	adds	r7, #16
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	58024400 	.word	0x58024400
 8006970:	ffff0007 	.word	0xffff0007

08006974 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800697e:	2300      	movs	r3, #0
 8006980:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006982:	4b53      	ldr	r3, [pc, #332]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006986:	f003 0303 	and.w	r3, r3, #3
 800698a:	2b03      	cmp	r3, #3
 800698c:	d101      	bne.n	8006992 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e099      	b.n	8006ac6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006992:	4b4f      	ldr	r3, [pc, #316]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a4e      	ldr	r2, [pc, #312]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006998:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800699c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800699e:	f7fb f9ab 	bl	8001cf8 <HAL_GetTick>
 80069a2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80069a4:	e008      	b.n	80069b8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80069a6:	f7fb f9a7 	bl	8001cf8 <HAL_GetTick>
 80069aa:	4602      	mov	r2, r0
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	1ad3      	subs	r3, r2, r3
 80069b0:	2b02      	cmp	r3, #2
 80069b2:	d901      	bls.n	80069b8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80069b4:	2303      	movs	r3, #3
 80069b6:	e086      	b.n	8006ac6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80069b8:	4b45      	ldr	r3, [pc, #276]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d1f0      	bne.n	80069a6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80069c4:	4b42      	ldr	r3, [pc, #264]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 80069c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	051b      	lsls	r3, r3, #20
 80069d2:	493f      	ldr	r1, [pc, #252]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 80069d4:	4313      	orrs	r3, r2
 80069d6:	628b      	str	r3, [r1, #40]	@ 0x28
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	3b01      	subs	r3, #1
 80069de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	3b01      	subs	r3, #1
 80069e8:	025b      	lsls	r3, r3, #9
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	431a      	orrs	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	3b01      	subs	r3, #1
 80069f4:	041b      	lsls	r3, r3, #16
 80069f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80069fa:	431a      	orrs	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	3b01      	subs	r3, #1
 8006a02:	061b      	lsls	r3, r3, #24
 8006a04:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a08:	4931      	ldr	r1, [pc, #196]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006a0e:	4b30      	ldr	r3, [pc, #192]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a12:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	695b      	ldr	r3, [r3, #20]
 8006a1a:	492d      	ldr	r1, [pc, #180]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006a20:	4b2b      	ldr	r3, [pc, #172]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a24:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	4928      	ldr	r1, [pc, #160]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006a32:	4b27      	ldr	r3, [pc, #156]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a36:	4a26      	ldr	r2, [pc, #152]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006a3e:	4b24      	ldr	r3, [pc, #144]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a42:	4b24      	ldr	r3, [pc, #144]	@ (8006ad4 <RCCEx_PLL3_Config+0x160>)
 8006a44:	4013      	ands	r3, r2
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	69d2      	ldr	r2, [r2, #28]
 8006a4a:	00d2      	lsls	r2, r2, #3
 8006a4c:	4920      	ldr	r1, [pc, #128]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006a52:	4b1f      	ldr	r3, [pc, #124]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a56:	4a1e      	ldr	r2, [pc, #120]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d106      	bne.n	8006a72 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006a64:	4b1a      	ldr	r3, [pc, #104]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a68:	4a19      	ldr	r2, [pc, #100]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a6a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006a6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a70:	e00f      	b.n	8006a92 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d106      	bne.n	8006a86 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006a78:	4b15      	ldr	r3, [pc, #84]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a7c:	4a14      	ldr	r2, [pc, #80]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a7e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a84:	e005      	b.n	8006a92 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006a86:	4b12      	ldr	r3, [pc, #72]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8a:	4a11      	ldr	r2, [pc, #68]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a8c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a90:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006a92:	4b0f      	ldr	r3, [pc, #60]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a0e      	ldr	r2, [pc, #56]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006a98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a9e:	f7fb f92b 	bl	8001cf8 <HAL_GetTick>
 8006aa2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006aa4:	e008      	b.n	8006ab8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006aa6:	f7fb f927 	bl	8001cf8 <HAL_GetTick>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	1ad3      	subs	r3, r2, r3
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	d901      	bls.n	8006ab8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e006      	b.n	8006ac6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006ab8:	4b05      	ldr	r3, [pc, #20]	@ (8006ad0 <RCCEx_PLL3_Config+0x15c>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d0f0      	beq.n	8006aa6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
 8006ace:	bf00      	nop
 8006ad0:	58024400 	.word	0x58024400
 8006ad4:	ffff0007 	.word	0xffff0007

08006ad8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b08a      	sub	sp, #40	@ 0x28
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d101      	bne.n	8006aea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e075      	b.n	8006bd6 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d105      	bne.n	8006b02 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f7fa fa97 	bl	8001030 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2204      	movs	r2, #4
 8006b06:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 f868 	bl	8006be0 <HAL_SD_InitCard>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d001      	beq.n	8006b1a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	e05d      	b.n	8006bd6 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8006b1a:	f107 0308 	add.w	r3, r7, #8
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 fdaf 	bl	8007684 <HAL_SD_GetCardStatus>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d001      	beq.n	8006b30 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e052      	b.n	8006bd6 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8006b30:	7e3b      	ldrb	r3, [r7, #24]
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8006b36:	7e7b      	ldrb	r3, [r7, #25]
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d10a      	bne.n	8006b5a <HAL_SD_Init+0x82>
 8006b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d102      	bne.n	8006b50 <HAL_SD_Init+0x78>
 8006b4a:	6a3b      	ldr	r3, [r7, #32]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d004      	beq.n	8006b5a <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b56:	659a      	str	r2, [r3, #88]	@ 0x58
 8006b58:	e00b      	b.n	8006b72 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d104      	bne.n	8006b6c <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006b68:	659a      	str	r2, [r3, #88]	@ 0x58
 8006b6a:	e002      	b.n	8006b72 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	4619      	mov	r1, r3
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 fe6d 	bl	8007858 <HAL_SD_ConfigWideBusOperation>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d001      	beq.n	8006b88 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e026      	b.n	8006bd6 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8006b88:	f7fb f8b6 	bl	8001cf8 <HAL_GetTick>
 8006b8c:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8006b8e:	e011      	b.n	8006bb4 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8006b90:	f7fb f8b2 	bl	8001cf8 <HAL_GetTick>
 8006b94:	4602      	mov	r2, r0
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b9e:	d109      	bne.n	8006bb4 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006ba6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	e010      	b.n	8006bd6 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f000 ff61 	bl	8007a7c <HAL_SD_GetCardState>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b04      	cmp	r3, #4
 8006bbe:	d1e7      	bne.n	8006b90 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3728      	adds	r7, #40	@ 0x28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
	...

08006be0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006be0:	b590      	push	{r4, r7, lr}
 8006be2:	b08d      	sub	sp, #52	@ 0x34
 8006be4:	af02      	add	r7, sp, #8
 8006be6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006be8:	2300      	movs	r3, #0
 8006bea:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006bec:	2300      	movs	r3, #0
 8006bee:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8006bf8:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006bfc:	f04f 0100 	mov.w	r1, #0
 8006c00:	f7fe fc76 	bl	80054f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8006c04:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8006c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d109      	bne.n	8006c20 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8006c1a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e070      	b.n	8006d02 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8006c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c22:	0a1b      	lsrs	r3, r3, #8
 8006c24:	4a39      	ldr	r2, [pc, #228]	@ (8006d0c <HAL_SD_InitCard+0x12c>)
 8006c26:	fba2 2303 	umull	r2, r3, r2, r3
 8006c2a:	091b      	lsrs	r3, r3, #4
 8006c2c:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681c      	ldr	r4, [r3, #0]
 8006c32:	466a      	mov	r2, sp
 8006c34:	f107 0318 	add.w	r3, r7, #24
 8006c38:	e893 0003 	ldmia.w	r3, {r0, r1}
 8006c3c:	e882 0003 	stmia.w	r2, {r0, r1}
 8006c40:	f107 030c 	add.w	r3, r7, #12
 8006c44:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c46:	4620      	mov	r0, r4
 8006c48:	f002 f91a 	bl	8008e80 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4618      	mov	r0, r3
 8006c52:	f002 f95d 	bl	8008f10 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d005      	beq.n	8006c68 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	005b      	lsls	r3, r3, #1
 8006c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c66:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8006c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d007      	beq.n	8006c7e <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8006c6e:	4a28      	ldr	r2, [pc, #160]	@ (8006d10 <HAL_SD_InitCard+0x130>)
 8006c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c76:	3301      	adds	r3, #1
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7fb f849 	bl	8001d10 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 ffea 	bl	8007c58 <SD_PowerON>
 8006c84:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006c86:	6a3b      	ldr	r3, [r7, #32]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00b      	beq.n	8006ca4 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c98:	6a3b      	ldr	r3, [r7, #32]
 8006c9a:	431a      	orrs	r2, r3
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e02e      	b.n	8006d02 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 ff09 	bl	8007abc <SD_InitCard>
 8006caa:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006cac:	6a3b      	ldr	r3, [r7, #32]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00b      	beq.n	8006cca <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cbe:	6a3b      	ldr	r3, [r7, #32]
 8006cc0:	431a      	orrs	r2, r3
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e01b      	b.n	8006d02 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f002 f9b2 	bl	800903c <SDMMC_CmdBlockLength>
 8006cd8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8006cda:	6a3b      	ldr	r3, [r7, #32]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00f      	beq.n	8006d00 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8006d14 <HAL_SD_InitCard+0x134>)
 8006ce6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cec:	6a3b      	ldr	r3, [r7, #32]
 8006cee:	431a      	orrs	r2, r3
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e000      	b.n	8006d02 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8006d00:	2300      	movs	r3, #0
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	372c      	adds	r7, #44	@ 0x2c
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd90      	pop	{r4, r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	014f8b59 	.word	0x014f8b59
 8006d10:	00012110 	.word	0x00012110
 8006d14:	1fe00fff 	.word	0x1fe00fff

08006d18 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b08c      	sub	sp, #48	@ 0x30
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	607a      	str	r2, [r7, #4]
 8006d24:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d107      	bne.n	8006d40 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d34:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e08d      	b.n	8006e5c <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	f040 8086 	bne.w	8006e5a <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006d54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	441a      	add	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d907      	bls.n	8006d72 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d66:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e074      	b.n	8006e5c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2203      	movs	r2, #3
 8006d76:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	68ba      	ldr	r2, [r7, #8]
 8006d86:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	025a      	lsls	r2, r3, #9
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d002      	beq.n	8006d9e <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 8006d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d9a:	025b      	lsls	r3, r3, #9
 8006d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8006da2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	025b      	lsls	r3, r3, #9
 8006da8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006daa:	2390      	movs	r3, #144	@ 0x90
 8006dac:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006dae:	2302      	movs	r3, #2
 8006db0:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006db2:	2300      	movs	r3, #0
 8006db4:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8006db6:	2300      	movs	r3, #0
 8006db8:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f107 0210 	add.w	r2, r7, #16
 8006dc2:	4611      	mov	r1, r2
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f002 f90d 	bl	8008fe4 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68da      	ldr	r2, [r3, #12]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dd8:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	2201      	movs	r2, #1
 8006de8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	2b01      	cmp	r3, #1
 8006dee:	d90a      	bls.n	8006e06 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2282      	movs	r2, #130	@ 0x82
 8006df4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f002 f963 	bl	80090c8 <SDMMC_CmdReadMultiBlock>
 8006e02:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006e04:	e009      	b.n	8006e1a <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2281      	movs	r2, #129	@ 0x81
 8006e0a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e12:	4618      	mov	r0, r3
 8006e14:	f002 f935 	bl	8009082 <SDMMC_CmdReadSingleBlock>
 8006e18:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8006e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d012      	beq.n	8006e46 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a0f      	ldr	r2, [pc, #60]	@ (8006e64 <HAL_SD_ReadBlocks_DMA+0x14c>)
 8006e26:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2e:	431a      	orrs	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e00a      	b.n	8006e5c <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8006e54:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006e56:	2300      	movs	r3, #0
 8006e58:	e000      	b.n	8006e5c <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8006e5a:	2302      	movs	r3, #2
  }
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3730      	adds	r7, #48	@ 0x30
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	1fe00fff 	.word	0x1fe00fff

08006e68 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b08c      	sub	sp, #48	@ 0x30
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
 8006e74:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d107      	bne.n	8006e90 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e84:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e08d      	b.n	8006fac <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	f040 8086 	bne.w	8006faa <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	441a      	add	r2, r3
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d907      	bls.n	8006ec2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eb6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e074      	b.n	8006fac <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2203      	movs	r2, #3
 8006ec6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	68ba      	ldr	r2, [r7, #8]
 8006ed6:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	025a      	lsls	r2, r3, #9
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d002      	beq.n	8006eee <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= BLOCKSIZE;
 8006ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eea:	025b      	lsls	r3, r3, #9
 8006eec:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006eee:	f04f 33ff 	mov.w	r3, #4294967295
 8006ef2:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	025b      	lsls	r3, r3, #9
 8006ef8:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006efa:	2390      	movs	r3, #144	@ 0x90
 8006efc:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8006efe:	2300      	movs	r3, #0
 8006f00:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006f02:	2300      	movs	r3, #0
 8006f04:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8006f06:	2300      	movs	r3, #0
 8006f08:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f107 0210 	add.w	r2, r7, #16
 8006f12:	4611      	mov	r1, r2
 8006f14:	4618      	mov	r0, r3
 8006f16:	f002 f865 	bl	8008fe4 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	68da      	ldr	r2, [r3, #12]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f28:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68ba      	ldr	r2, [r7, #8]
 8006f30:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2201      	movs	r2, #1
 8006f38:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d90a      	bls.n	8006f56 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	22a0      	movs	r2, #160	@ 0xa0
 8006f44:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f002 f901 	bl	8009154 <SDMMC_CmdWriteMultiBlock>
 8006f52:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006f54:	e009      	b.n	8006f6a <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2290      	movs	r2, #144	@ 0x90
 8006f5a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f62:	4618      	mov	r0, r3
 8006f64:	f002 f8d3 	bl	800910e <SDMMC_CmdWriteSingleBlock>
 8006f68:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8006f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d012      	beq.n	8006f96 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a0f      	ldr	r2, [pc, #60]	@ (8006fb4 <HAL_SD_WriteBlocks_DMA+0x14c>)
 8006f76:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f7e:	431a      	orrs	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	e00a      	b.n	8006fac <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 8006fa4:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	e000      	b.n	8006fac <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8006faa:	2302      	movs	r3, #2
  }
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3730      	adds	r7, #48	@ 0x30
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	1fe00fff 	.word	0x1fe00fff

08006fb8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b084      	sub	sp, #16
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc4:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d008      	beq.n	8006fe6 <HAL_SD_IRQHandler+0x2e>
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f003 0308 	and.w	r3, r3, #8
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d003      	beq.n	8006fe6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f001 f926 	bl	8008230 <SD_Read_IT>
 8006fe4:	e19a      	b.n	800731c <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	f000 80ac 	beq.w	800714e <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006ffe:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	4b59      	ldr	r3, [pc, #356]	@ (8007170 <HAL_SD_IRQHandler+0x1b8>)
 800700c:	400b      	ands	r3, r1
 800700e:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800701e:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	68da      	ldr	r2, [r3, #12]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800702e:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f003 0308 	and.w	r3, r3, #8
 8007036:	2b00      	cmp	r3, #0
 8007038:	d038      	beq.n	80070ac <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f003 0302 	and.w	r3, r3, #2
 8007040:	2b00      	cmp	r3, #0
 8007042:	d104      	bne.n	800704e <HAL_SD_IRQHandler+0x96>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f003 0320 	and.w	r3, r3, #32
 800704a:	2b00      	cmp	r3, #0
 800704c:	d011      	beq.n	8007072 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4618      	mov	r0, r3
 8007054:	f002 f8a2 	bl	800919c <SDMMC_CmdStopTransfer>
 8007058:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d008      	beq.n	8007072 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	431a      	orrs	r2, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f95b 	bl	8007328 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a3f      	ldr	r2, [pc, #252]	@ (8007174 <HAL_SD_IRQHandler+0x1bc>)
 8007078:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b00      	cmp	r3, #0
 8007090:	d104      	bne.n	800709c <HAL_SD_IRQHandler+0xe4>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b00      	cmp	r3, #0
 800709a:	d003      	beq.n	80070a4 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f002 fd4d 	bl	8009b3c <HAL_SD_RxCpltCallback>
 80070a2:	e13b      	b.n	800731c <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f002 fd3f 	bl	8009b28 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80070aa:	e137      	b.n	800731c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f000 8132 	beq.w	800731c <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2200      	movs	r2, #0
 80070be:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2200      	movs	r2, #0
 80070c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2200      	movs	r2, #0
 80070ce:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f003 0302 	and.w	r3, r3, #2
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d104      	bne.n	80070e4 <HAL_SD_IRQHandler+0x12c>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f003 0320 	and.w	r3, r3, #32
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d011      	beq.n	8007108 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4618      	mov	r0, r3
 80070ea:	f002 f857 	bl	800919c <SDMMC_CmdStopTransfer>
 80070ee:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d008      	beq.n	8007108 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	431a      	orrs	r2, r3
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f000 f910 	bl	8007328 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f003 0310 	and.w	r3, r3, #16
 800711c:	2b00      	cmp	r3, #0
 800711e:	d104      	bne.n	800712a <HAL_SD_IRQHandler+0x172>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f003 0320 	and.w	r3, r3, #32
 8007126:	2b00      	cmp	r3, #0
 8007128:	d002      	beq.n	8007130 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f002 fcfc 	bl	8009b28 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f003 0301 	and.w	r3, r3, #1
 8007136:	2b00      	cmp	r3, #0
 8007138:	d105      	bne.n	8007146 <HAL_SD_IRQHandler+0x18e>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f003 0302 	and.w	r3, r3, #2
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 80eb 	beq.w	800731c <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f002 fcf8 	bl	8009b3c <HAL_SD_RxCpltCallback>
}
 800714c:	e0e6      	b.n	800731c <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007154:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007158:	2b00      	cmp	r3, #0
 800715a:	d00d      	beq.n	8007178 <HAL_SD_IRQHandler+0x1c0>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f003 0308 	and.w	r3, r3, #8
 8007162:	2b00      	cmp	r3, #0
 8007164:	d008      	beq.n	8007178 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f001 f8a8 	bl	80082bc <SD_Write_IT>
 800716c:	e0d6      	b.n	800731c <HAL_SD_IRQHandler+0x364>
 800716e:	bf00      	nop
 8007170:	ffff3ec5 	.word	0xffff3ec5
 8007174:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800717e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8007182:	2b00      	cmp	r3, #0
 8007184:	f000 809d 	beq.w	80072c2 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800718e:	f003 0302 	and.w	r3, r3, #2
 8007192:	2b00      	cmp	r3, #0
 8007194:	d005      	beq.n	80071a2 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800719a:	f043 0202 	orr.w	r2, r3, #2
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071a8:	f003 0308 	and.w	r3, r3, #8
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d005      	beq.n	80071bc <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071b4:	f043 0208 	orr.w	r2, r3, #8
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071c2:	f003 0320 	and.w	r3, r3, #32
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d005      	beq.n	80071d6 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071ce:	f043 0220 	orr.w	r2, r3, #32
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071dc:	f003 0310 	and.w	r3, r3, #16
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d005      	beq.n	80071f0 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071e8:	f043 0210 	orr.w	r2, r3, #16
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a4b      	ldr	r2, [pc, #300]	@ (8007324 <HAL_SD_IRQHandler+0x36c>)
 80071f6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8007206:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68da      	ldr	r2, [r3, #12]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007216:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007226:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	68da      	ldr	r2, [r3, #12]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007236:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4618      	mov	r0, r3
 800723e:	f001 ffad 	bl	800919c <SDMMC_CmdStopTransfer>
 8007242:	4602      	mov	r2, r0
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007248:	431a      	orrs	r2, r3
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68da      	ldr	r2, [r3, #12]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800725c:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007266:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f003 0308 	and.w	r3, r3, #8
 800726e:	2b00      	cmp	r3, #0
 8007270:	d00a      	beq.n	8007288 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 f851 	bl	8007328 <HAL_SD_ErrorCallback>
}
 8007286:	e049      	b.n	800731c <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800728e:	2b00      	cmp	r3, #0
 8007290:	d044      	beq.n	800731c <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007296:	2b00      	cmp	r3, #0
 8007298:	d040      	beq.n	800731c <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80072a8:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2200      	movs	r2, #0
 80072b0:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2201      	movs	r2, #1
 80072b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 f834 	bl	8007328 <HAL_SD_ErrorCallback>
}
 80072c0:	e02c      	b.n	800731c <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d025      	beq.n	800731c <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072d8:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072e0:	f003 0304 	and.w	r3, r3, #4
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d10c      	bne.n	8007302 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f003 0320 	and.w	r3, r3, #32
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d003      	beq.n	80072fa <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f001 f84a 	bl	800838c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 80072f8:	e010      	b.n	800731c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f001 f832 	bl	8008364 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8007300:	e00c      	b.n	800731c <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f003 0320 	and.w	r3, r3, #32
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f001 f833 	bl	8008378 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8007312:	e003      	b.n	800731c <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f001 f81b 	bl	8008350 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800731a:	e7ff      	b.n	800731c <HAL_SD_IRQHandler+0x364>
 800731c:	bf00      	nop
 800731e:	3710      	adds	r7, #16
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}
 8007324:	18000f3a 	.word	0x18000f3a

08007328 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800734a:	0f9b      	lsrs	r3, r3, #30
 800734c:	b2da      	uxtb	r2, r3
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007356:	0e9b      	lsrs	r3, r3, #26
 8007358:	b2db      	uxtb	r3, r3
 800735a:	f003 030f 	and.w	r3, r3, #15
 800735e:	b2da      	uxtb	r2, r3
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007368:	0e1b      	lsrs	r3, r3, #24
 800736a:	b2db      	uxtb	r3, r3
 800736c:	f003 0303 	and.w	r3, r3, #3
 8007370:	b2da      	uxtb	r2, r3
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800737a:	0c1b      	lsrs	r3, r3, #16
 800737c:	b2da      	uxtb	r2, r3
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007386:	0a1b      	lsrs	r3, r3, #8
 8007388:	b2da      	uxtb	r2, r3
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007392:	b2da      	uxtb	r2, r3
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800739c:	0d1b      	lsrs	r3, r3, #20
 800739e:	b29a      	uxth	r2, r3
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073a8:	0c1b      	lsrs	r3, r3, #16
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	f003 030f 	and.w	r3, r3, #15
 80073b0:	b2da      	uxtb	r2, r3
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ba:	0bdb      	lsrs	r3, r3, #15
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	b2da      	uxtb	r2, r3
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073cc:	0b9b      	lsrs	r3, r3, #14
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	f003 0301 	and.w	r3, r3, #1
 80073d4:	b2da      	uxtb	r2, r3
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073de:	0b5b      	lsrs	r3, r3, #13
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	f003 0301 	and.w	r3, r3, #1
 80073e6:	b2da      	uxtb	r2, r3
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073f0:	0b1b      	lsrs	r3, r3, #12
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	f003 0301 	and.w	r3, r3, #1
 80073f8:	b2da      	uxtb	r2, r3
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	2200      	movs	r2, #0
 8007402:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007408:	2b00      	cmp	r3, #0
 800740a:	d163      	bne.n	80074d4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007410:	009a      	lsls	r2, r3, #2
 8007412:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007416:	4013      	ands	r3, r2
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800741c:	0f92      	lsrs	r2, r2, #30
 800741e:	431a      	orrs	r2, r3
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007428:	0edb      	lsrs	r3, r3, #27
 800742a:	b2db      	uxtb	r3, r3
 800742c:	f003 0307 	and.w	r3, r3, #7
 8007430:	b2da      	uxtb	r2, r3
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800743a:	0e1b      	lsrs	r3, r3, #24
 800743c:	b2db      	uxtb	r3, r3
 800743e:	f003 0307 	and.w	r3, r3, #7
 8007442:	b2da      	uxtb	r2, r3
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800744c:	0d5b      	lsrs	r3, r3, #21
 800744e:	b2db      	uxtb	r3, r3
 8007450:	f003 0307 	and.w	r3, r3, #7
 8007454:	b2da      	uxtb	r2, r3
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800745e:	0c9b      	lsrs	r3, r3, #18
 8007460:	b2db      	uxtb	r3, r3
 8007462:	f003 0307 	and.w	r3, r3, #7
 8007466:	b2da      	uxtb	r2, r3
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007470:	0bdb      	lsrs	r3, r3, #15
 8007472:	b2db      	uxtb	r3, r3
 8007474:	f003 0307 	and.w	r3, r3, #7
 8007478:	b2da      	uxtb	r2, r3
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	1c5a      	adds	r2, r3, #1
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	7e1b      	ldrb	r3, [r3, #24]
 800748c:	b2db      	uxtb	r3, r3
 800748e:	f003 0307 	and.w	r3, r3, #7
 8007492:	3302      	adds	r3, #2
 8007494:	2201      	movs	r2, #1
 8007496:	fa02 f303 	lsl.w	r3, r2, r3
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800749e:	fb03 f202 	mul.w	r2, r3, r2
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	7a1b      	ldrb	r3, [r3, #8]
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	f003 030f 	and.w	r3, r3, #15
 80074b0:	2201      	movs	r2, #1
 80074b2:	409a      	lsls	r2, r3
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80074c0:	0a52      	lsrs	r2, r2, #9
 80074c2:	fb03 f202 	mul.w	r2, r3, r2
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80074d0:	655a      	str	r2, [r3, #84]	@ 0x54
 80074d2:	e031      	b.n	8007538 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d11d      	bne.n	8007518 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074e0:	041b      	lsls	r3, r3, #16
 80074e2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074ea:	0c1b      	lsrs	r3, r3, #16
 80074ec:	431a      	orrs	r2, r3
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	3301      	adds	r3, #1
 80074f8:	029a      	lsls	r2, r3, #10
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800750c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	655a      	str	r2, [r3, #84]	@ 0x54
 8007516:	e00f      	b.n	8007538 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a58      	ldr	r2, [pc, #352]	@ (8007680 <HAL_SD_GetCardCSD+0x344>)
 800751e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007524:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e09d      	b.n	8007674 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800753c:	0b9b      	lsrs	r3, r3, #14
 800753e:	b2db      	uxtb	r3, r3
 8007540:	f003 0301 	and.w	r3, r3, #1
 8007544:	b2da      	uxtb	r2, r3
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800754e:	09db      	lsrs	r3, r3, #7
 8007550:	b2db      	uxtb	r3, r3
 8007552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007556:	b2da      	uxtb	r2, r3
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007560:	b2db      	uxtb	r3, r3
 8007562:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007566:	b2da      	uxtb	r2, r3
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007570:	0fdb      	lsrs	r3, r3, #31
 8007572:	b2da      	uxtb	r2, r3
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800757c:	0f5b      	lsrs	r3, r3, #29
 800757e:	b2db      	uxtb	r3, r3
 8007580:	f003 0303 	and.w	r3, r3, #3
 8007584:	b2da      	uxtb	r2, r3
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800758e:	0e9b      	lsrs	r3, r3, #26
 8007590:	b2db      	uxtb	r3, r3
 8007592:	f003 0307 	and.w	r3, r3, #7
 8007596:	b2da      	uxtb	r2, r3
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075a0:	0d9b      	lsrs	r3, r3, #22
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	f003 030f 	and.w	r3, r3, #15
 80075a8:	b2da      	uxtb	r2, r3
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075b2:	0d5b      	lsrs	r3, r3, #21
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	b2da      	uxtb	r2, r3
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075ce:	0c1b      	lsrs	r3, r3, #16
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	f003 0301 	and.w	r3, r3, #1
 80075d6:	b2da      	uxtb	r2, r3
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075e2:	0bdb      	lsrs	r3, r3, #15
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	f003 0301 	and.w	r3, r3, #1
 80075ea:	b2da      	uxtb	r2, r3
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80075f6:	0b9b      	lsrs	r3, r3, #14
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	f003 0301 	and.w	r3, r3, #1
 80075fe:	b2da      	uxtb	r2, r3
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800760a:	0b5b      	lsrs	r3, r3, #13
 800760c:	b2db      	uxtb	r3, r3
 800760e:	f003 0301 	and.w	r3, r3, #1
 8007612:	b2da      	uxtb	r2, r3
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800761e:	0b1b      	lsrs	r3, r3, #12
 8007620:	b2db      	uxtb	r3, r3
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	b2da      	uxtb	r2, r3
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007632:	0a9b      	lsrs	r3, r3, #10
 8007634:	b2db      	uxtb	r3, r3
 8007636:	f003 0303 	and.w	r3, r3, #3
 800763a:	b2da      	uxtb	r2, r3
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007646:	0a1b      	lsrs	r3, r3, #8
 8007648:	b2db      	uxtb	r3, r3
 800764a:	f003 0303 	and.w	r3, r3, #3
 800764e:	b2da      	uxtb	r2, r3
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800765a:	085b      	lsrs	r3, r3, #1
 800765c:	b2db      	uxtb	r3, r3
 800765e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007662:	b2da      	uxtb	r2, r3
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	2201      	movs	r2, #1
 800766e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8007672:	2300      	movs	r3, #0
}
 8007674:	4618      	mov	r0, r3
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr
 8007680:	1fe00fff 	.word	0x1fe00fff

08007684 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b094      	sub	sp, #80	@ 0x50
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800768e:	2300      	movs	r3, #0
 8007690:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800769a:	b2db      	uxtb	r3, r3
 800769c:	2b03      	cmp	r3, #3
 800769e:	d101      	bne.n	80076a4 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e0a7      	b.n	80077f4 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 80076a4:	f107 0308 	add.w	r3, r7, #8
 80076a8:	4619      	mov	r1, r3
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 fb62 	bl	8007d74 <SD_SendSDStatus>
 80076b0:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80076b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d011      	beq.n	80076dc <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a4f      	ldr	r2, [pc, #316]	@ (80077fc <HAL_SD_GetCardStatus+0x178>)
 80076be:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076c6:	431a      	orrs	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80076da:	e070      	b.n	80077be <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	099b      	lsrs	r3, r3, #6
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	f003 0303 	and.w	r3, r3, #3
 80076e6:	b2da      	uxtb	r2, r3
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	095b      	lsrs	r3, r3, #5
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	f003 0301 	and.w	r3, r3, #1
 80076f6:	b2da      	uxtb	r2, r3
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	0a1b      	lsrs	r3, r3, #8
 8007700:	b29b      	uxth	r3, r3
 8007702:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007706:	b29a      	uxth	r2, r3
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	0e1b      	lsrs	r3, r3, #24
 800770c:	b29b      	uxth	r3, r3
 800770e:	4313      	orrs	r3, r2
 8007710:	b29a      	uxth	r2, r3
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	061a      	lsls	r2, r3, #24
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	021b      	lsls	r3, r3, #8
 800771e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007722:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	0a1b      	lsrs	r3, r3, #8
 8007728:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800772c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	0e1b      	lsrs	r3, r3, #24
 8007732:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	b2da      	uxtb	r2, r3
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	0a1b      	lsrs	r3, r3, #8
 8007744:	b2da      	uxtb	r2, r3
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	0d1b      	lsrs	r3, r3, #20
 800774e:	b2db      	uxtb	r3, r3
 8007750:	f003 030f 	and.w	r3, r3, #15
 8007754:	b2da      	uxtb	r2, r3
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	0c1b      	lsrs	r3, r3, #16
 800775e:	b29b      	uxth	r3, r3
 8007760:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007764:	b29a      	uxth	r2, r3
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	b29b      	uxth	r3, r3
 800776a:	b2db      	uxtb	r3, r3
 800776c:	b29b      	uxth	r3, r3
 800776e:	4313      	orrs	r3, r2
 8007770:	b29a      	uxth	r2, r3
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	0a9b      	lsrs	r3, r3, #10
 800777a:	b2db      	uxtb	r3, r3
 800777c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007780:	b2da      	uxtb	r2, r3
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	0a1b      	lsrs	r3, r3, #8
 800778a:	b2db      	uxtb	r3, r3
 800778c:	f003 0303 	and.w	r3, r3, #3
 8007790:	b2da      	uxtb	r2, r3
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	091b      	lsrs	r3, r3, #4
 800779a:	b2db      	uxtb	r3, r3
 800779c:	f003 030f 	and.w	r3, r3, #15
 80077a0:	b2da      	uxtb	r2, r3
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	f003 030f 	and.w	r3, r3, #15
 80077ae:	b2da      	uxtb	r2, r3
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80077b4:	69bb      	ldr	r3, [r7, #24]
 80077b6:	0e1b      	lsrs	r3, r3, #24
 80077b8:	b2da      	uxtb	r2, r3
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80077c6:	4618      	mov	r0, r3
 80077c8:	f001 fc38 	bl	800903c <SDMMC_CmdBlockLength>
 80077cc:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 80077ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00d      	beq.n	80077f0 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a08      	ldr	r2, [pc, #32]	@ (80077fc <HAL_SD_GetCardStatus+0x178>)
 80077da:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077e0:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2201      	movs	r2, #1
 80077e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 80077f0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3750      	adds	r7, #80	@ 0x50
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	1fe00fff 	.word	0x1fe00fff

08007800 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007858:	b590      	push	{r4, r7, lr}
 800785a:	b08d      	sub	sp, #52	@ 0x34
 800785c:	af02      	add	r7, sp, #8
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8007862:	2300      	movs	r3, #0
 8007864:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2203      	movs	r2, #3
 800786c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007874:	2b03      	cmp	r3, #3
 8007876:	d02e      	beq.n	80078d6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800787e:	d106      	bne.n	800788e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007884:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	635a      	str	r2, [r3, #52]	@ 0x34
 800788c:	e029      	b.n	80078e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007894:	d10a      	bne.n	80078ac <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 fb64 	bl	8007f64 <SD_WideBus_Enable>
 800789c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078a2:	6a3b      	ldr	r3, [r7, #32]
 80078a4:	431a      	orrs	r2, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80078aa:	e01a      	b.n	80078e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10a      	bne.n	80078c8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f000 fba1 	bl	8007ffa <SD_WideBus_Disable>
 80078b8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078be:	6a3b      	ldr	r3, [r7, #32]
 80078c0:	431a      	orrs	r2, r3
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80078c6:	e00c      	b.n	80078e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078cc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80078d4:	e005      	b.n	80078e2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078da:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d007      	beq.n	80078fa <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a5f      	ldr	r2, [pc, #380]	@ (8007a6c <HAL_SD_ConfigWideBusOperation+0x214>)
 80078f0:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80078f8:	e096      	b.n	8007a28 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80078fa:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80078fe:	f04f 0100 	mov.w	r1, #0
 8007902:	f7fd fdf5 	bl	80054f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8007906:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	2b00      	cmp	r3, #0
 800790c:	f000 8083 	beq.w	8007a16 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	691b      	ldr	r3, [r3, #16]
 8007924:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	695a      	ldr	r2, [r3, #20]
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	4950      	ldr	r1, [pc, #320]	@ (8007a70 <HAL_SD_ConfigWideBusOperation+0x218>)
 800792e:	fba1 1303 	umull	r1, r3, r1, r3
 8007932:	0e1b      	lsrs	r3, r3, #24
 8007934:	429a      	cmp	r2, r3
 8007936:	d303      	bcc.n	8007940 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	695b      	ldr	r3, [r3, #20]
 800793c:	61bb      	str	r3, [r7, #24]
 800793e:	e05a      	b.n	80079f6 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007948:	d103      	bne.n	8007952 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	695b      	ldr	r3, [r3, #20]
 800794e:	61bb      	str	r3, [r7, #24]
 8007950:	e051      	b.n	80079f6 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007956:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800795a:	d126      	bne.n	80079aa <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	695b      	ldr	r3, [r3, #20]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10e      	bne.n	8007982 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	4a43      	ldr	r2, [pc, #268]	@ (8007a74 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d906      	bls.n	800797a <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800796c:	69fb      	ldr	r3, [r7, #28]
 800796e:	4a40      	ldr	r2, [pc, #256]	@ (8007a70 <HAL_SD_ConfigWideBusOperation+0x218>)
 8007970:	fba2 2303 	umull	r2, r3, r2, r3
 8007974:	0e5b      	lsrs	r3, r3, #25
 8007976:	61bb      	str	r3, [r7, #24]
 8007978:	e03d      	b.n	80079f6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	695b      	ldr	r3, [r3, #20]
 800797e:	61bb      	str	r3, [r7, #24]
 8007980:	e039      	b.n	80079f6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	695b      	ldr	r3, [r3, #20]
 8007986:	005b      	lsls	r3, r3, #1
 8007988:	69fa      	ldr	r2, [r7, #28]
 800798a:	fbb2 f3f3 	udiv	r3, r2, r3
 800798e:	4a39      	ldr	r2, [pc, #228]	@ (8007a74 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d906      	bls.n	80079a2 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8007994:	69fb      	ldr	r3, [r7, #28]
 8007996:	4a36      	ldr	r2, [pc, #216]	@ (8007a70 <HAL_SD_ConfigWideBusOperation+0x218>)
 8007998:	fba2 2303 	umull	r2, r3, r2, r3
 800799c:	0e5b      	lsrs	r3, r3, #25
 800799e:	61bb      	str	r3, [r7, #24]
 80079a0:	e029      	b.n	80079f6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	695b      	ldr	r3, [r3, #20]
 80079a6:	61bb      	str	r3, [r7, #24]
 80079a8:	e025      	b.n	80079f6 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	695b      	ldr	r3, [r3, #20]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d10e      	bne.n	80079d0 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	4a30      	ldr	r2, [pc, #192]	@ (8007a78 <HAL_SD_ConfigWideBusOperation+0x220>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d906      	bls.n	80079c8 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	4a2c      	ldr	r2, [pc, #176]	@ (8007a70 <HAL_SD_ConfigWideBusOperation+0x218>)
 80079be:	fba2 2303 	umull	r2, r3, r2, r3
 80079c2:	0e1b      	lsrs	r3, r3, #24
 80079c4:	61bb      	str	r3, [r7, #24]
 80079c6:	e016      	b.n	80079f6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	695b      	ldr	r3, [r3, #20]
 80079cc:	61bb      	str	r3, [r7, #24]
 80079ce:	e012      	b.n	80079f6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	695b      	ldr	r3, [r3, #20]
 80079d4:	005b      	lsls	r3, r3, #1
 80079d6:	69fa      	ldr	r2, [r7, #28]
 80079d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80079dc:	4a26      	ldr	r2, [pc, #152]	@ (8007a78 <HAL_SD_ConfigWideBusOperation+0x220>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d906      	bls.n	80079f0 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80079e2:	69fb      	ldr	r3, [r7, #28]
 80079e4:	4a22      	ldr	r2, [pc, #136]	@ (8007a70 <HAL_SD_ConfigWideBusOperation+0x218>)
 80079e6:	fba2 2303 	umull	r2, r3, r2, r3
 80079ea:	0e1b      	lsrs	r3, r3, #24
 80079ec:	61bb      	str	r3, [r7, #24]
 80079ee:	e002      	b.n	80079f6 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	695b      	ldr	r3, [r3, #20]
 80079f4:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681c      	ldr	r4, [r3, #0]
 80079fa:	466a      	mov	r2, sp
 80079fc:	f107 0314 	add.w	r3, r7, #20
 8007a00:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007a04:	e882 0003 	stmia.w	r2, {r0, r1}
 8007a08:	f107 0308 	add.w	r3, r7, #8
 8007a0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f001 fa36 	bl	8008e80 <SDMMC_Init>
 8007a14:	e008      	b.n	8007a28 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a1a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007a30:	4618      	mov	r0, r3
 8007a32:	f001 fb03 	bl	800903c <SDMMC_CmdBlockLength>
 8007a36:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007a38:	6a3b      	ldr	r3, [r7, #32]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00c      	beq.n	8007a58 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a0a      	ldr	r2, [pc, #40]	@ (8007a6c <HAL_SD_ConfigWideBusOperation+0x214>)
 8007a44:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a4a:	6a3b      	ldr	r3, [r7, #32]
 8007a4c:	431a      	orrs	r2, r3
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8007a60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	372c      	adds	r7, #44	@ 0x2c
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd90      	pop	{r4, r7, pc}
 8007a6c:	1fe00fff 	.word	0x1fe00fff
 8007a70:	55e63b89 	.word	0x55e63b89
 8007a74:	02faf080 	.word	0x02faf080
 8007a78:	017d7840 	.word	0x017d7840

08007a7c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b086      	sub	sp, #24
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007a84:	2300      	movs	r3, #0
 8007a86:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007a88:	f107 030c 	add.w	r3, r7, #12
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 fa40 	bl	8007f14 <SD_SendStatus>
 8007a94:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d005      	beq.n	8007aa8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	0a5b      	lsrs	r3, r3, #9
 8007aac:	f003 030f 	and.w	r3, r3, #15
 8007ab0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007ab2:	693b      	ldr	r3, [r7, #16]
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3718      	adds	r7, #24
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}

08007abc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b090      	sub	sp, #64	@ 0x40
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8007ac8:	f7fa f916 	bl	8001cf8 <HAL_GetTick>
 8007acc:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f001 fa2d 	bl	8008f32 <SDMMC_GetPowerState>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d102      	bne.n	8007ae4 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007ade:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007ae2:	e0b5      	b.n	8007c50 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ae8:	2b03      	cmp	r3, #3
 8007aea:	d02e      	beq.n	8007b4a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4618      	mov	r0, r3
 8007af2:	f001 fc78 	bl	80093e6 <SDMMC_CmdSendCID>
 8007af6:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8007af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d001      	beq.n	8007b02 <SD_InitCard+0x46>
    {
      return errorstate;
 8007afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b00:	e0a6      	b.n	8007c50 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	2100      	movs	r1, #0
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f001 fa58 	bl	8008fbe <SDMMC_GetResponse>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2104      	movs	r1, #4
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f001 fa4f 	bl	8008fbe <SDMMC_GetResponse>
 8007b20:	4602      	mov	r2, r0
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	2108      	movs	r1, #8
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f001 fa46 	bl	8008fbe <SDMMC_GetResponse>
 8007b32:	4602      	mov	r2, r0
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	210c      	movs	r1, #12
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f001 fa3d 	bl	8008fbe <SDMMC_GetResponse>
 8007b44:	4602      	mov	r2, r0
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b4e:	2b03      	cmp	r3, #3
 8007b50:	d01d      	beq.n	8007b8e <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8007b52:	e019      	b.n	8007b88 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f107 020a 	add.w	r2, r7, #10
 8007b5c:	4611      	mov	r1, r2
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f001 fc80 	bl	8009464 <SDMMC_CmdSetRelAdd>
 8007b64:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8007b66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d001      	beq.n	8007b70 <SD_InitCard+0xb4>
      {
        return errorstate;
 8007b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b6e:	e06f      	b.n	8007c50 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8007b70:	f7fa f8c2 	bl	8001cf8 <HAL_GetTick>
 8007b74:	4602      	mov	r2, r0
 8007b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b78:	1ad3      	subs	r3, r2, r3
 8007b7a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d902      	bls.n	8007b88 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8007b82:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007b86:	e063      	b.n	8007c50 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8007b88:	897b      	ldrh	r3, [r7, #10]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d0e2      	beq.n	8007b54 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b92:	2b03      	cmp	r3, #3
 8007b94:	d036      	beq.n	8007c04 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007b96:	897b      	ldrh	r3, [r7, #10]
 8007b98:	461a      	mov	r2, r3
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ba6:	041b      	lsls	r3, r3, #16
 8007ba8:	4619      	mov	r1, r3
 8007baa:	4610      	mov	r0, r2
 8007bac:	f001 fc3a 	bl	8009424 <SDMMC_CmdSendCSD>
 8007bb0:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8007bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d001      	beq.n	8007bbc <SD_InitCard+0x100>
    {
      return errorstate;
 8007bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bba:	e049      	b.n	8007c50 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2100      	movs	r1, #0
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f001 f9fb 	bl	8008fbe <SDMMC_GetResponse>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2104      	movs	r1, #4
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f001 f9f2 	bl	8008fbe <SDMMC_GetResponse>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	2108      	movs	r1, #8
 8007be6:	4618      	mov	r0, r3
 8007be8:	f001 f9e9 	bl	8008fbe <SDMMC_GetResponse>
 8007bec:	4602      	mov	r2, r0
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	210c      	movs	r1, #12
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f001 f9e0 	bl	8008fbe <SDMMC_GetResponse>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2104      	movs	r1, #4
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f001 f9d7 	bl	8008fbe <SDMMC_GetResponse>
 8007c10:	4603      	mov	r3, r0
 8007c12:	0d1a      	lsrs	r2, r3, #20
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007c18:	f107 030c 	add.w	r3, r7, #12
 8007c1c:	4619      	mov	r1, r3
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f7ff fb8c 	bl	800733c <HAL_SD_GetCardCSD>
 8007c24:	4603      	mov	r3, r0
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d002      	beq.n	8007c30 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007c2a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007c2e:	e00f      	b.n	8007c50 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681a      	ldr	r2, [r3, #0]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c38:	041b      	lsls	r3, r3, #16
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	f001 fae9 	bl	8009214 <SDMMC_CmdSelDesel>
 8007c42:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8007c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d001      	beq.n	8007c4e <SD_InitCard+0x192>
  {
    return errorstate;
 8007c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c4c:	e000      	b.n	8007c50 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3740      	adds	r7, #64	@ 0x40
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b086      	sub	sp, #24
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8007c64:	2300      	movs	r3, #0
 8007c66:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4618      	mov	r0, r3
 8007c72:	f001 faf2 	bl	800925a <SDMMC_CmdGoIdleState>
 8007c76:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d001      	beq.n	8007c82 <SD_PowerON+0x2a>
  {
    return errorstate;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	e072      	b.n	8007d68 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4618      	mov	r0, r3
 8007c88:	f001 fb05 	bl	8009296 <SDMMC_CmdOperCond>
 8007c8c:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c94:	d10d      	bne.n	8007cb2 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f001 fada 	bl	800925a <SDMMC_CmdGoIdleState>
 8007ca6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d004      	beq.n	8007cb8 <SD_PowerON+0x60>
    {
      return errorstate;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	e05a      	b.n	8007d68 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d137      	bne.n	8007d30 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2100      	movs	r1, #0
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	f001 fb05 	bl	80092d6 <SDMMC_CmdAppCommand>
 8007ccc:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d02d      	beq.n	8007d30 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007cd4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007cd8:	e046      	b.n	8007d68 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2100      	movs	r1, #0
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	f001 faf8 	bl	80092d6 <SDMMC_CmdAppCommand>
 8007ce6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d001      	beq.n	8007cf2 <SD_PowerON+0x9a>
    {
      return errorstate;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	e03a      	b.n	8007d68 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	491e      	ldr	r1, [pc, #120]	@ (8007d70 <SD_PowerON+0x118>)
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f001 fb0f 	bl	800931c <SDMMC_CmdAppOperCommand>
 8007cfe:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d002      	beq.n	8007d0c <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007d06:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007d0a:	e02d      	b.n	8007d68 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	2100      	movs	r1, #0
 8007d12:	4618      	mov	r0, r3
 8007d14:	f001 f953 	bl	8008fbe <SDMMC_GetResponse>
 8007d18:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	0fdb      	lsrs	r3, r3, #31
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d101      	bne.n	8007d26 <SD_PowerON+0xce>
 8007d22:	2301      	movs	r3, #1
 8007d24:	e000      	b.n	8007d28 <SD_PowerON+0xd0>
 8007d26:	2300      	movs	r3, #0
 8007d28:	613b      	str	r3, [r7, #16]

    count++;
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d802      	bhi.n	8007d40 <SD_PowerON+0xe8>
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d0cc      	beq.n	8007cda <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d902      	bls.n	8007d50 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007d4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007d4e:	e00b      	b.n	8007d68 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d002      	beq.n	8007d66 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3718      	adds	r7, #24
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	c1100000 	.word	0xc1100000

08007d74 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b08c      	sub	sp, #48	@ 0x30
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007d7e:	f7f9 ffbb 	bl	8001cf8 <HAL_GetTick>
 8007d82:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2100      	movs	r1, #0
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f001 f915 	bl	8008fbe <SDMMC_GetResponse>
 8007d94:	4603      	mov	r3, r0
 8007d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007d9e:	d102      	bne.n	8007da6 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007da0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007da4:	e0b0      	b.n	8007f08 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2140      	movs	r1, #64	@ 0x40
 8007dac:	4618      	mov	r0, r3
 8007dae:	f001 f945 	bl	800903c <SDMMC_CmdBlockLength>
 8007db2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007db4:	6a3b      	ldr	r3, [r7, #32]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d005      	beq.n	8007dc6 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8007dc2:	6a3b      	ldr	r3, [r7, #32]
 8007dc4:	e0a0      	b.n	8007f08 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dce:	041b      	lsls	r3, r3, #16
 8007dd0:	4619      	mov	r1, r3
 8007dd2:	4610      	mov	r0, r2
 8007dd4:	f001 fa7f 	bl	80092d6 <SDMMC_CmdAppCommand>
 8007dd8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007dda:	6a3b      	ldr	r3, [r7, #32]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d005      	beq.n	8007dec <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8007de8:	6a3b      	ldr	r3, [r7, #32]
 8007dea:	e08d      	b.n	8007f08 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007dec:	f04f 33ff 	mov.w	r3, #4294967295
 8007df0:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8007df2:	2340      	movs	r3, #64	@ 0x40
 8007df4:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8007df6:	2360      	movs	r3, #96	@ 0x60
 8007df8:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007dfa:	2302      	movs	r3, #2
 8007dfc:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8007e02:	2301      	movs	r3, #1
 8007e04:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f107 0208 	add.w	r2, r7, #8
 8007e0e:	4611      	mov	r1, r2
 8007e10:	4618      	mov	r0, r3
 8007e12:	f001 f8e7 	bl	8008fe4 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f001 fb67 	bl	80094ee <SDMMC_CmdStatusRegister>
 8007e20:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007e22:	6a3b      	ldr	r3, [r7, #32]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d02b      	beq.n	8007e80 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8007e30:	6a3b      	ldr	r3, [r7, #32]
 8007e32:	e069      	b.n	8007f08 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d013      	beq.n	8007e6a <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8007e42:	2300      	movs	r3, #0
 8007e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e46:	e00d      	b.n	8007e64 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	f001 f841 	bl	8008ed4 <SDMMC_ReadFIFO>
 8007e52:	4602      	mov	r2, r0
 8007e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e56:	601a      	str	r2, [r3, #0]
        pData++;
 8007e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e5a:	3304      	adds	r3, #4
 8007e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8007e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e60:	3301      	adds	r3, #1
 8007e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e66:	2b07      	cmp	r3, #7
 8007e68:	d9ee      	bls.n	8007e48 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007e6a:	f7f9 ff45 	bl	8001cf8 <HAL_GetTick>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e72:	1ad3      	subs	r3, r2, r3
 8007e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e78:	d102      	bne.n	8007e80 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007e7a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007e7e:	e043      	b.n	8007f08 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e86:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d0d2      	beq.n	8007e34 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e94:	f003 0308 	and.w	r3, r3, #8
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d001      	beq.n	8007ea0 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007e9c:	2308      	movs	r3, #8
 8007e9e:	e033      	b.n	8007f08 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ea6:	f003 0302 	and.w	r3, r3, #2
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d001      	beq.n	8007eb2 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007eae:	2302      	movs	r3, #2
 8007eb0:	e02a      	b.n	8007f08 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eb8:	f003 0320 	and.w	r3, r3, #32
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d017      	beq.n	8007ef0 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8007ec0:	2320      	movs	r3, #32
 8007ec2:	e021      	b.n	8007f08 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f001 f803 	bl	8008ed4 <SDMMC_ReadFIFO>
 8007ece:	4602      	mov	r2, r0
 8007ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed2:	601a      	str	r2, [r3, #0]
    pData++;
 8007ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed6:	3304      	adds	r3, #4
 8007ed8:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007eda:	f7f9 ff0d 	bl	8001cf8 <HAL_GetTick>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee2:	1ad3      	subs	r3, r2, r3
 8007ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ee8:	d102      	bne.n	8007ef0 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007eea:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007eee:	e00b      	b.n	8007f08 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ef6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d1e2      	bne.n	8007ec4 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a03      	ldr	r2, [pc, #12]	@ (8007f10 <SD_SendSDStatus+0x19c>)
 8007f04:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3730      	adds	r7, #48	@ 0x30
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	18000f3a 	.word	0x18000f3a

08007f14 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d102      	bne.n	8007f2a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007f24:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007f28:	e018      	b.n	8007f5c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f32:	041b      	lsls	r3, r3, #16
 8007f34:	4619      	mov	r1, r3
 8007f36:	4610      	mov	r0, r2
 8007f38:	f001 fab6 	bl	80094a8 <SDMMC_CmdSendStatus>
 8007f3c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d001      	beq.n	8007f48 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	e009      	b.n	8007f5c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2100      	movs	r1, #0
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f001 f835 	bl	8008fbe <SDMMC_GetResponse>
 8007f54:	4602      	mov	r2, r0
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007f5a:	2300      	movs	r3, #0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3710      	adds	r7, #16
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b086      	sub	sp, #24
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	60fb      	str	r3, [r7, #12]
 8007f70:	2300      	movs	r3, #0
 8007f72:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2100      	movs	r1, #0
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f001 f81f 	bl	8008fbe <SDMMC_GetResponse>
 8007f80:	4603      	mov	r3, r0
 8007f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f8a:	d102      	bne.n	8007f92 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007f8c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007f90:	e02f      	b.n	8007ff2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007f92:	f107 030c 	add.w	r3, r7, #12
 8007f96:	4619      	mov	r1, r3
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 f879 	bl	8008090 <SD_FindSCR>
 8007f9e:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d001      	beq.n	8007faa <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	e023      	b.n	8007ff2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d01c      	beq.n	8007fee <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fbc:	041b      	lsls	r3, r3, #16
 8007fbe:	4619      	mov	r1, r3
 8007fc0:	4610      	mov	r0, r2
 8007fc2:	f001 f988 	bl	80092d6 <SDMMC_CmdAppCommand>
 8007fc6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d001      	beq.n	8007fd2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	e00f      	b.n	8007ff2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2102      	movs	r1, #2
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f001 f9bf 	bl	800935c <SDMMC_CmdBusWidth>
 8007fde:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d001      	beq.n	8007fea <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	e003      	b.n	8007ff2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007fea:	2300      	movs	r3, #0
 8007fec:	e001      	b.n	8007ff2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007fee:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3718      	adds	r7, #24
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}

08007ffa <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b086      	sub	sp, #24
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8008002:	2300      	movs	r3, #0
 8008004:	60fb      	str	r3, [r7, #12]
 8008006:	2300      	movs	r3, #0
 8008008:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	2100      	movs	r1, #0
 8008010:	4618      	mov	r0, r3
 8008012:	f000 ffd4 	bl	8008fbe <SDMMC_GetResponse>
 8008016:	4603      	mov	r3, r0
 8008018:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800801c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008020:	d102      	bne.n	8008028 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008022:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008026:	e02f      	b.n	8008088 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008028:	f107 030c 	add.w	r3, r7, #12
 800802c:	4619      	mov	r1, r3
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 f82e 	bl	8008090 <SD_FindSCR>
 8008034:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d001      	beq.n	8008040 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	e023      	b.n	8008088 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008046:	2b00      	cmp	r3, #0
 8008048:	d01c      	beq.n	8008084 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008052:	041b      	lsls	r3, r3, #16
 8008054:	4619      	mov	r1, r3
 8008056:	4610      	mov	r0, r2
 8008058:	f001 f93d 	bl	80092d6 <SDMMC_CmdAppCommand>
 800805c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d001      	beq.n	8008068 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	e00f      	b.n	8008088 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	2100      	movs	r1, #0
 800806e:	4618      	mov	r0, r3
 8008070:	f001 f974 	bl	800935c <SDMMC_CmdBusWidth>
 8008074:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d001      	beq.n	8008080 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	e003      	b.n	8008088 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008080:	2300      	movs	r3, #0
 8008082:	e001      	b.n	8008088 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008084:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008088:	4618      	mov	r0, r3
 800808a:	3718      	adds	r7, #24
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}

08008090 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b08e      	sub	sp, #56	@ 0x38
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800809a:	f7f9 fe2d 	bl	8001cf8 <HAL_GetTick>
 800809e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 80080a0:	2300      	movs	r3, #0
 80080a2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 80080a4:	2300      	movs	r3, #0
 80080a6:	60bb      	str	r3, [r7, #8]
 80080a8:	2300      	movs	r3, #0
 80080aa:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	2108      	movs	r1, #8
 80080b6:	4618      	mov	r0, r3
 80080b8:	f000 ffc0 	bl	800903c <SDMMC_CmdBlockLength>
 80080bc:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80080be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d001      	beq.n	80080c8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80080c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c6:	e0ad      	b.n	8008224 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681a      	ldr	r2, [r3, #0]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080d0:	041b      	lsls	r3, r3, #16
 80080d2:	4619      	mov	r1, r3
 80080d4:	4610      	mov	r0, r2
 80080d6:	f001 f8fe 	bl	80092d6 <SDMMC_CmdAppCommand>
 80080da:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80080dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d001      	beq.n	80080e6 <SD_FindSCR+0x56>
  {
    return errorstate;
 80080e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e4:	e09e      	b.n	8008224 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80080e6:	f04f 33ff 	mov.w	r3, #4294967295
 80080ea:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80080ec:	2308      	movs	r3, #8
 80080ee:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80080f0:	2330      	movs	r3, #48	@ 0x30
 80080f2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80080f4:	2302      	movs	r3, #2
 80080f6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80080f8:	2300      	movs	r3, #0
 80080fa:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80080fc:	2301      	movs	r3, #1
 80080fe:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f107 0210 	add.w	r2, r7, #16
 8008108:	4611      	mov	r1, r2
 800810a:	4618      	mov	r0, r3
 800810c:	f000 ff6a 	bl	8008fe4 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4618      	mov	r0, r3
 8008116:	f001 f944 	bl	80093a2 <SDMMC_CmdSendSCR>
 800811a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800811c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800811e:	2b00      	cmp	r3, #0
 8008120:	d027      	beq.n	8008172 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8008122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008124:	e07e      	b.n	8008224 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800812c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008130:	2b00      	cmp	r3, #0
 8008132:	d113      	bne.n	800815c <SD_FindSCR+0xcc>
 8008134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008136:	2b00      	cmp	r3, #0
 8008138:	d110      	bne.n	800815c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4618      	mov	r0, r3
 8008140:	f000 fec8 	bl	8008ed4 <SDMMC_ReadFIFO>
 8008144:	4603      	mov	r3, r0
 8008146:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4618      	mov	r0, r3
 800814e:	f000 fec1 	bl	8008ed4 <SDMMC_ReadFIFO>
 8008152:	4603      	mov	r3, r0
 8008154:	60fb      	str	r3, [r7, #12]
      index++;
 8008156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008158:	3301      	adds	r3, #1
 800815a:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800815c:	f7f9 fdcc 	bl	8001cf8 <HAL_GetTick>
 8008160:	4602      	mov	r2, r0
 8008162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008164:	1ad3      	subs	r3, r2, r3
 8008166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800816a:	d102      	bne.n	8008172 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800816c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008170:	e058      	b.n	8008224 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008178:	f240 532a 	movw	r3, #1322	@ 0x52a
 800817c:	4013      	ands	r3, r2
 800817e:	2b00      	cmp	r3, #0
 8008180:	d0d1      	beq.n	8008126 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008188:	f003 0308 	and.w	r3, r3, #8
 800818c:	2b00      	cmp	r3, #0
 800818e:	d005      	beq.n	800819c <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2208      	movs	r2, #8
 8008196:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008198:	2308      	movs	r3, #8
 800819a:	e043      	b.n	8008224 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081a2:	f003 0302 	and.w	r3, r3, #2
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d005      	beq.n	80081b6 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2202      	movs	r2, #2
 80081b0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80081b2:	2302      	movs	r3, #2
 80081b4:	e036      	b.n	8008224 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081bc:	f003 0320 	and.w	r3, r3, #32
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d005      	beq.n	80081d0 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2220      	movs	r2, #32
 80081ca:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80081cc:	2320      	movs	r3, #32
 80081ce:	e029      	b.n	8008224 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a15      	ldr	r2, [pc, #84]	@ (800822c <SD_FindSCR+0x19c>)
 80081d6:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	061a      	lsls	r2, r3, #24
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	021b      	lsls	r3, r3, #8
 80081e0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80081e4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	0a1b      	lsrs	r3, r3, #8
 80081ea:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80081ee:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	0e1b      	lsrs	r3, r3, #24
 80081f4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80081f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f8:	601a      	str	r2, [r3, #0]
    scr++;
 80081fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fc:	3304      	adds	r3, #4
 80081fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	061a      	lsls	r2, r3, #24
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	021b      	lsls	r3, r3, #8
 8008208:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800820c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	0a1b      	lsrs	r3, r3, #8
 8008212:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8008216:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	0e1b      	lsrs	r3, r3, #24
 800821c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800821e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008220:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	3738      	adds	r7, #56	@ 0x38
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}
 800822c:	18000f3a 	.word	0x18000f3a

08008230 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b086      	sub	sp, #24
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800823c:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008242:	2b1f      	cmp	r3, #31
 8008244:	d936      	bls.n	80082b4 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008246:	2300      	movs	r3, #0
 8008248:	617b      	str	r3, [r7, #20]
 800824a:	e027      	b.n	800829c <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4618      	mov	r0, r3
 8008252:	f000 fe3f 	bl	8008ed4 <SDMMC_ReadFIFO>
 8008256:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	b2da      	uxtb	r2, r3
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	3301      	adds	r3, #1
 8008264:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	0a1b      	lsrs	r3, r3, #8
 800826a:	b2da      	uxtb	r2, r3
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	3301      	adds	r3, #1
 8008274:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	0c1b      	lsrs	r3, r3, #16
 800827a:	b2da      	uxtb	r2, r3
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	3301      	adds	r3, #1
 8008284:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	0e1b      	lsrs	r3, r3, #24
 800828a:	b2da      	uxtb	r2, r3
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	3301      	adds	r3, #1
 8008294:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	3301      	adds	r3, #1
 800829a:	617b      	str	r3, [r7, #20]
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	2b07      	cmp	r3, #7
 80082a0:	d9d4      	bls.n	800824c <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	693a      	ldr	r2, [r7, #16]
 80082a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ac:	f1a3 0220 	sub.w	r2, r3, #32
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 80082b4:	bf00      	nop
 80082b6:	3718      	adds	r7, #24
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b086      	sub	sp, #24
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	69db      	ldr	r3, [r3, #28]
 80082c8:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6a1b      	ldr	r3, [r3, #32]
 80082ce:	2b1f      	cmp	r3, #31
 80082d0:	d93a      	bls.n	8008348 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80082d2:	2300      	movs	r3, #0
 80082d4:	617b      	str	r3, [r7, #20]
 80082d6:	e02b      	b.n	8008330 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	781b      	ldrb	r3, [r3, #0]
 80082dc:	60fb      	str	r3, [r7, #12]
      tmp++;
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	3301      	adds	r3, #1
 80082e2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	021a      	lsls	r2, r3, #8
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	60fb      	str	r3, [r7, #12]
      tmp++;
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	3301      	adds	r3, #1
 80082f4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	781b      	ldrb	r3, [r3, #0]
 80082fa:	041a      	lsls	r2, r3, #16
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	4313      	orrs	r3, r2
 8008300:	60fb      	str	r3, [r7, #12]
      tmp++;
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	3301      	adds	r3, #1
 8008306:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	781b      	ldrb	r3, [r3, #0]
 800830c:	061a      	lsls	r2, r3, #24
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	4313      	orrs	r3, r2
 8008312:	60fb      	str	r3, [r7, #12]
      tmp++;
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	3301      	adds	r3, #1
 8008318:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f107 020c 	add.w	r2, r7, #12
 8008322:	4611      	mov	r1, r2
 8008324:	4618      	mov	r0, r3
 8008326:	f000 fde2 	bl	8008eee <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	3301      	adds	r3, #1
 800832e:	617b      	str	r3, [r7, #20]
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	2b07      	cmp	r3, #7
 8008334:	d9d0      	bls.n	80082d8 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	693a      	ldr	r2, [r7, #16]
 800833a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6a1b      	ldr	r3, [r3, #32]
 8008340:	f1a3 0220 	sub.w	r2, r3, #32
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	621a      	str	r2, [r3, #32]
  }
}
 8008348:	bf00      	nop
 800834a:	3718      	adds	r7, #24
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8008358:	bf00      	nop
 800835a:	370c      	adds	r7, #12
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800836c:	bf00      	nop
 800836e:	370c      	adds	r7, #12
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 8008378:	b480      	push	{r7}
 800837a:	b083      	sub	sp, #12
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 8008380:	bf00      	nop
 8008382:	370c      	adds	r7, #12
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 8008394:	bf00      	nop
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b082      	sub	sp, #8
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d101      	bne.n	80083b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e049      	b.n	8008446 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d106      	bne.n	80083cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f7f8 fee0 	bl	800118c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2202      	movs	r2, #2
 80083d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	3304      	adds	r3, #4
 80083dc:	4619      	mov	r1, r3
 80083de:	4610      	mov	r0, r2
 80083e0:	f000 f94a 	bl	8008678 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2201      	movs	r2, #1
 80083e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2201      	movs	r2, #1
 80083f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2201      	movs	r2, #1
 8008418:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008444:	2300      	movs	r3, #0
}
 8008446:	4618      	mov	r0, r3
 8008448:	3708      	adds	r7, #8
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
	...

08008450 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800845c:	2300      	movs	r3, #0
 800845e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008466:	2b01      	cmp	r3, #1
 8008468:	d101      	bne.n	800846e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800846a:	2302      	movs	r3, #2
 800846c:	e0ff      	b.n	800866e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2201      	movs	r2, #1
 8008472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2b14      	cmp	r3, #20
 800847a:	f200 80f0 	bhi.w	800865e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800847e:	a201      	add	r2, pc, #4	@ (adr r2, 8008484 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008484:	080084d9 	.word	0x080084d9
 8008488:	0800865f 	.word	0x0800865f
 800848c:	0800865f 	.word	0x0800865f
 8008490:	0800865f 	.word	0x0800865f
 8008494:	08008519 	.word	0x08008519
 8008498:	0800865f 	.word	0x0800865f
 800849c:	0800865f 	.word	0x0800865f
 80084a0:	0800865f 	.word	0x0800865f
 80084a4:	0800855b 	.word	0x0800855b
 80084a8:	0800865f 	.word	0x0800865f
 80084ac:	0800865f 	.word	0x0800865f
 80084b0:	0800865f 	.word	0x0800865f
 80084b4:	0800859b 	.word	0x0800859b
 80084b8:	0800865f 	.word	0x0800865f
 80084bc:	0800865f 	.word	0x0800865f
 80084c0:	0800865f 	.word	0x0800865f
 80084c4:	080085dd 	.word	0x080085dd
 80084c8:	0800865f 	.word	0x0800865f
 80084cc:	0800865f 	.word	0x0800865f
 80084d0:	0800865f 	.word	0x0800865f
 80084d4:	0800861d 	.word	0x0800861d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	68b9      	ldr	r1, [r7, #8]
 80084de:	4618      	mov	r0, r3
 80084e0:	f000 f96a 	bl	80087b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	699a      	ldr	r2, [r3, #24]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f042 0208 	orr.w	r2, r2, #8
 80084f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	699a      	ldr	r2, [r3, #24]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f022 0204 	bic.w	r2, r2, #4
 8008502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	6999      	ldr	r1, [r3, #24]
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	691a      	ldr	r2, [r3, #16]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	430a      	orrs	r2, r1
 8008514:	619a      	str	r2, [r3, #24]
      break;
 8008516:	e0a5      	b.n	8008664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68b9      	ldr	r1, [r7, #8]
 800851e:	4618      	mov	r0, r3
 8008520:	f000 f9da 	bl	80088d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	699a      	ldr	r2, [r3, #24]
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008532:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	699a      	ldr	r2, [r3, #24]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	6999      	ldr	r1, [r3, #24]
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	021a      	lsls	r2, r3, #8
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	430a      	orrs	r2, r1
 8008556:	619a      	str	r2, [r3, #24]
      break;
 8008558:	e084      	b.n	8008664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68b9      	ldr	r1, [r7, #8]
 8008560:	4618      	mov	r0, r3
 8008562:	f000 fa43 	bl	80089ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	69da      	ldr	r2, [r3, #28]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f042 0208 	orr.w	r2, r2, #8
 8008574:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	69da      	ldr	r2, [r3, #28]
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f022 0204 	bic.w	r2, r2, #4
 8008584:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	69d9      	ldr	r1, [r3, #28]
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	691a      	ldr	r2, [r3, #16]
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	430a      	orrs	r2, r1
 8008596:	61da      	str	r2, [r3, #28]
      break;
 8008598:	e064      	b.n	8008664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	68b9      	ldr	r1, [r7, #8]
 80085a0:	4618      	mov	r0, r3
 80085a2:	f000 faab 	bl	8008afc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	69da      	ldr	r2, [r3, #28]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	69da      	ldr	r2, [r3, #28]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80085c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	69d9      	ldr	r1, [r3, #28]
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	691b      	ldr	r3, [r3, #16]
 80085d0:	021a      	lsls	r2, r3, #8
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	430a      	orrs	r2, r1
 80085d8:	61da      	str	r2, [r3, #28]
      break;
 80085da:	e043      	b.n	8008664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68b9      	ldr	r1, [r7, #8]
 80085e2:	4618      	mov	r0, r3
 80085e4:	f000 faf4 	bl	8008bd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f042 0208 	orr.w	r2, r2, #8
 80085f6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f022 0204 	bic.w	r2, r2, #4
 8008606:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	691a      	ldr	r2, [r3, #16]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	430a      	orrs	r2, r1
 8008618:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800861a:	e023      	b.n	8008664 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	68b9      	ldr	r1, [r7, #8]
 8008622:	4618      	mov	r0, r3
 8008624:	f000 fb38 	bl	8008c98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008636:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008646:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	021a      	lsls	r2, r3, #8
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	430a      	orrs	r2, r1
 800865a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800865c:	e002      	b.n	8008664 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800865e:	2301      	movs	r3, #1
 8008660:	75fb      	strb	r3, [r7, #23]
      break;
 8008662:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800866c:	7dfb      	ldrb	r3, [r7, #23]
}
 800866e:	4618      	mov	r0, r3
 8008670:	3718      	adds	r7, #24
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop

08008678 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008678:	b480      	push	{r7}
 800867a:	b085      	sub	sp, #20
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4a43      	ldr	r2, [pc, #268]	@ (8008798 <TIM_Base_SetConfig+0x120>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d013      	beq.n	80086b8 <TIM_Base_SetConfig+0x40>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008696:	d00f      	beq.n	80086b8 <TIM_Base_SetConfig+0x40>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4a40      	ldr	r2, [pc, #256]	@ (800879c <TIM_Base_SetConfig+0x124>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d00b      	beq.n	80086b8 <TIM_Base_SetConfig+0x40>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	4a3f      	ldr	r2, [pc, #252]	@ (80087a0 <TIM_Base_SetConfig+0x128>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d007      	beq.n	80086b8 <TIM_Base_SetConfig+0x40>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4a3e      	ldr	r2, [pc, #248]	@ (80087a4 <TIM_Base_SetConfig+0x12c>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d003      	beq.n	80086b8 <TIM_Base_SetConfig+0x40>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	4a3d      	ldr	r2, [pc, #244]	@ (80087a8 <TIM_Base_SetConfig+0x130>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d108      	bne.n	80086ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	4a32      	ldr	r2, [pc, #200]	@ (8008798 <TIM_Base_SetConfig+0x120>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d01f      	beq.n	8008712 <TIM_Base_SetConfig+0x9a>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086d8:	d01b      	beq.n	8008712 <TIM_Base_SetConfig+0x9a>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4a2f      	ldr	r2, [pc, #188]	@ (800879c <TIM_Base_SetConfig+0x124>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d017      	beq.n	8008712 <TIM_Base_SetConfig+0x9a>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	4a2e      	ldr	r2, [pc, #184]	@ (80087a0 <TIM_Base_SetConfig+0x128>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d013      	beq.n	8008712 <TIM_Base_SetConfig+0x9a>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a2d      	ldr	r2, [pc, #180]	@ (80087a4 <TIM_Base_SetConfig+0x12c>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d00f      	beq.n	8008712 <TIM_Base_SetConfig+0x9a>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	4a2c      	ldr	r2, [pc, #176]	@ (80087a8 <TIM_Base_SetConfig+0x130>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d00b      	beq.n	8008712 <TIM_Base_SetConfig+0x9a>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	4a2b      	ldr	r2, [pc, #172]	@ (80087ac <TIM_Base_SetConfig+0x134>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d007      	beq.n	8008712 <TIM_Base_SetConfig+0x9a>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	4a2a      	ldr	r2, [pc, #168]	@ (80087b0 <TIM_Base_SetConfig+0x138>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d003      	beq.n	8008712 <TIM_Base_SetConfig+0x9a>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a29      	ldr	r2, [pc, #164]	@ (80087b4 <TIM_Base_SetConfig+0x13c>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d108      	bne.n	8008724 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008718:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	68db      	ldr	r3, [r3, #12]
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	4313      	orrs	r3, r2
 8008722:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	4313      	orrs	r3, r2
 8008730:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	689a      	ldr	r2, [r3, #8]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a14      	ldr	r2, [pc, #80]	@ (8008798 <TIM_Base_SetConfig+0x120>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d00f      	beq.n	800876a <TIM_Base_SetConfig+0xf2>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a16      	ldr	r2, [pc, #88]	@ (80087a8 <TIM_Base_SetConfig+0x130>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d00b      	beq.n	800876a <TIM_Base_SetConfig+0xf2>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a15      	ldr	r2, [pc, #84]	@ (80087ac <TIM_Base_SetConfig+0x134>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d007      	beq.n	800876a <TIM_Base_SetConfig+0xf2>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a14      	ldr	r2, [pc, #80]	@ (80087b0 <TIM_Base_SetConfig+0x138>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d003      	beq.n	800876a <TIM_Base_SetConfig+0xf2>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a13      	ldr	r2, [pc, #76]	@ (80087b4 <TIM_Base_SetConfig+0x13c>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d103      	bne.n	8008772 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	691a      	ldr	r2, [r3, #16]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f043 0204 	orr.w	r2, r3, #4
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2201      	movs	r2, #1
 8008782:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	68fa      	ldr	r2, [r7, #12]
 8008788:	601a      	str	r2, [r3, #0]
}
 800878a:	bf00      	nop
 800878c:	3714      	adds	r7, #20
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr
 8008796:	bf00      	nop
 8008798:	40010000 	.word	0x40010000
 800879c:	40000400 	.word	0x40000400
 80087a0:	40000800 	.word	0x40000800
 80087a4:	40000c00 	.word	0x40000c00
 80087a8:	40010400 	.word	0x40010400
 80087ac:	40014000 	.word	0x40014000
 80087b0:	40014400 	.word	0x40014400
 80087b4:	40014800 	.word	0x40014800

080087b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b087      	sub	sp, #28
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a1b      	ldr	r3, [r3, #32]
 80087c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6a1b      	ldr	r3, [r3, #32]
 80087cc:	f023 0201 	bic.w	r2, r3, #1
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	685b      	ldr	r3, [r3, #4]
 80087d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	699b      	ldr	r3, [r3, #24]
 80087de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80087e0:	68fa      	ldr	r2, [r7, #12]
 80087e2:	4b37      	ldr	r3, [pc, #220]	@ (80088c0 <TIM_OC1_SetConfig+0x108>)
 80087e4:	4013      	ands	r3, r2
 80087e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f023 0303 	bic.w	r3, r3, #3
 80087ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	f023 0302 	bic.w	r3, r3, #2
 8008800:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	4313      	orrs	r3, r2
 800880a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	4a2d      	ldr	r2, [pc, #180]	@ (80088c4 <TIM_OC1_SetConfig+0x10c>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d00f      	beq.n	8008834 <TIM_OC1_SetConfig+0x7c>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4a2c      	ldr	r2, [pc, #176]	@ (80088c8 <TIM_OC1_SetConfig+0x110>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d00b      	beq.n	8008834 <TIM_OC1_SetConfig+0x7c>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4a2b      	ldr	r2, [pc, #172]	@ (80088cc <TIM_OC1_SetConfig+0x114>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d007      	beq.n	8008834 <TIM_OC1_SetConfig+0x7c>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	4a2a      	ldr	r2, [pc, #168]	@ (80088d0 <TIM_OC1_SetConfig+0x118>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d003      	beq.n	8008834 <TIM_OC1_SetConfig+0x7c>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	4a29      	ldr	r2, [pc, #164]	@ (80088d4 <TIM_OC1_SetConfig+0x11c>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d10c      	bne.n	800884e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	f023 0308 	bic.w	r3, r3, #8
 800883a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	68db      	ldr	r3, [r3, #12]
 8008840:	697a      	ldr	r2, [r7, #20]
 8008842:	4313      	orrs	r3, r2
 8008844:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	f023 0304 	bic.w	r3, r3, #4
 800884c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	4a1c      	ldr	r2, [pc, #112]	@ (80088c4 <TIM_OC1_SetConfig+0x10c>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d00f      	beq.n	8008876 <TIM_OC1_SetConfig+0xbe>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	4a1b      	ldr	r2, [pc, #108]	@ (80088c8 <TIM_OC1_SetConfig+0x110>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d00b      	beq.n	8008876 <TIM_OC1_SetConfig+0xbe>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	4a1a      	ldr	r2, [pc, #104]	@ (80088cc <TIM_OC1_SetConfig+0x114>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d007      	beq.n	8008876 <TIM_OC1_SetConfig+0xbe>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	4a19      	ldr	r2, [pc, #100]	@ (80088d0 <TIM_OC1_SetConfig+0x118>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d003      	beq.n	8008876 <TIM_OC1_SetConfig+0xbe>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	4a18      	ldr	r2, [pc, #96]	@ (80088d4 <TIM_OC1_SetConfig+0x11c>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d111      	bne.n	800889a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800887c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008884:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	695b      	ldr	r3, [r3, #20]
 800888a:	693a      	ldr	r2, [r7, #16]
 800888c:	4313      	orrs	r3, r2
 800888e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	699b      	ldr	r3, [r3, #24]
 8008894:	693a      	ldr	r2, [r7, #16]
 8008896:	4313      	orrs	r3, r2
 8008898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	685a      	ldr	r2, [r3, #4]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	697a      	ldr	r2, [r7, #20]
 80088b2:	621a      	str	r2, [r3, #32]
}
 80088b4:	bf00      	nop
 80088b6:	371c      	adds	r7, #28
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr
 80088c0:	fffeff8f 	.word	0xfffeff8f
 80088c4:	40010000 	.word	0x40010000
 80088c8:	40010400 	.word	0x40010400
 80088cc:	40014000 	.word	0x40014000
 80088d0:	40014400 	.word	0x40014400
 80088d4:	40014800 	.word	0x40014800

080088d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80088d8:	b480      	push	{r7}
 80088da:	b087      	sub	sp, #28
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
 80088e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6a1b      	ldr	r3, [r3, #32]
 80088e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a1b      	ldr	r3, [r3, #32]
 80088ec:	f023 0210 	bic.w	r2, r3, #16
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	4b34      	ldr	r3, [pc, #208]	@ (80089d4 <TIM_OC2_SetConfig+0xfc>)
 8008904:	4013      	ands	r3, r2
 8008906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800890e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	021b      	lsls	r3, r3, #8
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	4313      	orrs	r3, r2
 800891a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	f023 0320 	bic.w	r3, r3, #32
 8008922:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	011b      	lsls	r3, r3, #4
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	4313      	orrs	r3, r2
 800892e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	4a29      	ldr	r2, [pc, #164]	@ (80089d8 <TIM_OC2_SetConfig+0x100>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d003      	beq.n	8008940 <TIM_OC2_SetConfig+0x68>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a28      	ldr	r2, [pc, #160]	@ (80089dc <TIM_OC2_SetConfig+0x104>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d10d      	bne.n	800895c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008946:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	011b      	lsls	r3, r3, #4
 800894e:	697a      	ldr	r2, [r7, #20]
 8008950:	4313      	orrs	r3, r2
 8008952:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800895a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a1e      	ldr	r2, [pc, #120]	@ (80089d8 <TIM_OC2_SetConfig+0x100>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d00f      	beq.n	8008984 <TIM_OC2_SetConfig+0xac>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a1d      	ldr	r2, [pc, #116]	@ (80089dc <TIM_OC2_SetConfig+0x104>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d00b      	beq.n	8008984 <TIM_OC2_SetConfig+0xac>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a1c      	ldr	r2, [pc, #112]	@ (80089e0 <TIM_OC2_SetConfig+0x108>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d007      	beq.n	8008984 <TIM_OC2_SetConfig+0xac>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a1b      	ldr	r2, [pc, #108]	@ (80089e4 <TIM_OC2_SetConfig+0x10c>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d003      	beq.n	8008984 <TIM_OC2_SetConfig+0xac>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a1a      	ldr	r2, [pc, #104]	@ (80089e8 <TIM_OC2_SetConfig+0x110>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d113      	bne.n	80089ac <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800898a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008992:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	695b      	ldr	r3, [r3, #20]
 8008998:	009b      	lsls	r3, r3, #2
 800899a:	693a      	ldr	r2, [r7, #16]
 800899c:	4313      	orrs	r3, r2
 800899e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	009b      	lsls	r3, r3, #2
 80089a6:	693a      	ldr	r2, [r7, #16]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	685a      	ldr	r2, [r3, #4]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	697a      	ldr	r2, [r7, #20]
 80089c4:	621a      	str	r2, [r3, #32]
}
 80089c6:	bf00      	nop
 80089c8:	371c      	adds	r7, #28
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	feff8fff 	.word	0xfeff8fff
 80089d8:	40010000 	.word	0x40010000
 80089dc:	40010400 	.word	0x40010400
 80089e0:	40014000 	.word	0x40014000
 80089e4:	40014400 	.word	0x40014400
 80089e8:	40014800 	.word	0x40014800

080089ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b087      	sub	sp, #28
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6a1b      	ldr	r3, [r3, #32]
 80089fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6a1b      	ldr	r3, [r3, #32]
 8008a00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	69db      	ldr	r3, [r3, #28]
 8008a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a14:	68fa      	ldr	r2, [r7, #12]
 8008a16:	4b33      	ldr	r3, [pc, #204]	@ (8008ae4 <TIM_OC3_SetConfig+0xf8>)
 8008a18:	4013      	ands	r3, r2
 8008a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f023 0303 	bic.w	r3, r3, #3
 8008a22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008a34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	021b      	lsls	r3, r3, #8
 8008a3c:	697a      	ldr	r2, [r7, #20]
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	4a28      	ldr	r2, [pc, #160]	@ (8008ae8 <TIM_OC3_SetConfig+0xfc>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d003      	beq.n	8008a52 <TIM_OC3_SetConfig+0x66>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4a27      	ldr	r2, [pc, #156]	@ (8008aec <TIM_OC3_SetConfig+0x100>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d10d      	bne.n	8008a6e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	021b      	lsls	r3, r3, #8
 8008a60:	697a      	ldr	r2, [r7, #20]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	4a1d      	ldr	r2, [pc, #116]	@ (8008ae8 <TIM_OC3_SetConfig+0xfc>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d00f      	beq.n	8008a96 <TIM_OC3_SetConfig+0xaa>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	4a1c      	ldr	r2, [pc, #112]	@ (8008aec <TIM_OC3_SetConfig+0x100>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d00b      	beq.n	8008a96 <TIM_OC3_SetConfig+0xaa>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4a1b      	ldr	r2, [pc, #108]	@ (8008af0 <TIM_OC3_SetConfig+0x104>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d007      	beq.n	8008a96 <TIM_OC3_SetConfig+0xaa>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	4a1a      	ldr	r2, [pc, #104]	@ (8008af4 <TIM_OC3_SetConfig+0x108>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d003      	beq.n	8008a96 <TIM_OC3_SetConfig+0xaa>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	4a19      	ldr	r2, [pc, #100]	@ (8008af8 <TIM_OC3_SetConfig+0x10c>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d113      	bne.n	8008abe <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	695b      	ldr	r3, [r3, #20]
 8008aaa:	011b      	lsls	r3, r3, #4
 8008aac:	693a      	ldr	r2, [r7, #16]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	699b      	ldr	r3, [r3, #24]
 8008ab6:	011b      	lsls	r3, r3, #4
 8008ab8:	693a      	ldr	r2, [r7, #16]
 8008aba:	4313      	orrs	r3, r2
 8008abc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	693a      	ldr	r2, [r7, #16]
 8008ac2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	68fa      	ldr	r2, [r7, #12]
 8008ac8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	685a      	ldr	r2, [r3, #4]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	697a      	ldr	r2, [r7, #20]
 8008ad6:	621a      	str	r2, [r3, #32]
}
 8008ad8:	bf00      	nop
 8008ada:	371c      	adds	r7, #28
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr
 8008ae4:	fffeff8f 	.word	0xfffeff8f
 8008ae8:	40010000 	.word	0x40010000
 8008aec:	40010400 	.word	0x40010400
 8008af0:	40014000 	.word	0x40014000
 8008af4:	40014400 	.word	0x40014400
 8008af8:	40014800 	.word	0x40014800

08008afc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b087      	sub	sp, #28
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a1b      	ldr	r3, [r3, #32]
 8008b0a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6a1b      	ldr	r3, [r3, #32]
 8008b10:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	685b      	ldr	r3, [r3, #4]
 8008b1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	69db      	ldr	r3, [r3, #28]
 8008b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b24:	68fa      	ldr	r2, [r7, #12]
 8008b26:	4b24      	ldr	r3, [pc, #144]	@ (8008bb8 <TIM_OC4_SetConfig+0xbc>)
 8008b28:	4013      	ands	r3, r2
 8008b2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	021b      	lsls	r3, r3, #8
 8008b3a:	68fa      	ldr	r2, [r7, #12]
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	031b      	lsls	r3, r3, #12
 8008b4e:	693a      	ldr	r2, [r7, #16]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	4a19      	ldr	r2, [pc, #100]	@ (8008bbc <TIM_OC4_SetConfig+0xc0>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d00f      	beq.n	8008b7c <TIM_OC4_SetConfig+0x80>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	4a18      	ldr	r2, [pc, #96]	@ (8008bc0 <TIM_OC4_SetConfig+0xc4>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d00b      	beq.n	8008b7c <TIM_OC4_SetConfig+0x80>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a17      	ldr	r2, [pc, #92]	@ (8008bc4 <TIM_OC4_SetConfig+0xc8>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d007      	beq.n	8008b7c <TIM_OC4_SetConfig+0x80>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a16      	ldr	r2, [pc, #88]	@ (8008bc8 <TIM_OC4_SetConfig+0xcc>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d003      	beq.n	8008b7c <TIM_OC4_SetConfig+0x80>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4a15      	ldr	r2, [pc, #84]	@ (8008bcc <TIM_OC4_SetConfig+0xd0>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d109      	bne.n	8008b90 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	695b      	ldr	r3, [r3, #20]
 8008b88:	019b      	lsls	r3, r3, #6
 8008b8a:	697a      	ldr	r2, [r7, #20]
 8008b8c:	4313      	orrs	r3, r2
 8008b8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	697a      	ldr	r2, [r7, #20]
 8008b94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	68fa      	ldr	r2, [r7, #12]
 8008b9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	685a      	ldr	r2, [r3, #4]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	693a      	ldr	r2, [r7, #16]
 8008ba8:	621a      	str	r2, [r3, #32]
}
 8008baa:	bf00      	nop
 8008bac:	371c      	adds	r7, #28
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
 8008bb6:	bf00      	nop
 8008bb8:	feff8fff 	.word	0xfeff8fff
 8008bbc:	40010000 	.word	0x40010000
 8008bc0:	40010400 	.word	0x40010400
 8008bc4:	40014000 	.word	0x40014000
 8008bc8:	40014400 	.word	0x40014400
 8008bcc:	40014800 	.word	0x40014800

08008bd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6a1b      	ldr	r3, [r3, #32]
 8008bde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6a1b      	ldr	r3, [r3, #32]
 8008be4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008bf8:	68fa      	ldr	r2, [r7, #12]
 8008bfa:	4b21      	ldr	r3, [pc, #132]	@ (8008c80 <TIM_OC5_SetConfig+0xb0>)
 8008bfc:	4013      	ands	r3, r2
 8008bfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	4313      	orrs	r3, r2
 8008c08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008c10:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	041b      	lsls	r3, r3, #16
 8008c18:	693a      	ldr	r2, [r7, #16]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4a18      	ldr	r2, [pc, #96]	@ (8008c84 <TIM_OC5_SetConfig+0xb4>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d00f      	beq.n	8008c46 <TIM_OC5_SetConfig+0x76>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a17      	ldr	r2, [pc, #92]	@ (8008c88 <TIM_OC5_SetConfig+0xb8>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d00b      	beq.n	8008c46 <TIM_OC5_SetConfig+0x76>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	4a16      	ldr	r2, [pc, #88]	@ (8008c8c <TIM_OC5_SetConfig+0xbc>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d007      	beq.n	8008c46 <TIM_OC5_SetConfig+0x76>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	4a15      	ldr	r2, [pc, #84]	@ (8008c90 <TIM_OC5_SetConfig+0xc0>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d003      	beq.n	8008c46 <TIM_OC5_SetConfig+0x76>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a14      	ldr	r2, [pc, #80]	@ (8008c94 <TIM_OC5_SetConfig+0xc4>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d109      	bne.n	8008c5a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c4c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	695b      	ldr	r3, [r3, #20]
 8008c52:	021b      	lsls	r3, r3, #8
 8008c54:	697a      	ldr	r2, [r7, #20]
 8008c56:	4313      	orrs	r3, r2
 8008c58:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	697a      	ldr	r2, [r7, #20]
 8008c5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	68fa      	ldr	r2, [r7, #12]
 8008c64:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	685a      	ldr	r2, [r3, #4]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	693a      	ldr	r2, [r7, #16]
 8008c72:	621a      	str	r2, [r3, #32]
}
 8008c74:	bf00      	nop
 8008c76:	371c      	adds	r7, #28
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr
 8008c80:	fffeff8f 	.word	0xfffeff8f
 8008c84:	40010000 	.word	0x40010000
 8008c88:	40010400 	.word	0x40010400
 8008c8c:	40014000 	.word	0x40014000
 8008c90:	40014400 	.word	0x40014400
 8008c94:	40014800 	.word	0x40014800

08008c98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008c98:	b480      	push	{r7}
 8008c9a:	b087      	sub	sp, #28
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6a1b      	ldr	r3, [r3, #32]
 8008ca6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6a1b      	ldr	r3, [r3, #32]
 8008cac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	4b22      	ldr	r3, [pc, #136]	@ (8008d4c <TIM_OC6_SetConfig+0xb4>)
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	021b      	lsls	r3, r3, #8
 8008cce:	68fa      	ldr	r2, [r7, #12]
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008cda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	051b      	lsls	r3, r3, #20
 8008ce2:	693a      	ldr	r2, [r7, #16]
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a19      	ldr	r2, [pc, #100]	@ (8008d50 <TIM_OC6_SetConfig+0xb8>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d00f      	beq.n	8008d10 <TIM_OC6_SetConfig+0x78>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a18      	ldr	r2, [pc, #96]	@ (8008d54 <TIM_OC6_SetConfig+0xbc>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d00b      	beq.n	8008d10 <TIM_OC6_SetConfig+0x78>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a17      	ldr	r2, [pc, #92]	@ (8008d58 <TIM_OC6_SetConfig+0xc0>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d007      	beq.n	8008d10 <TIM_OC6_SetConfig+0x78>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a16      	ldr	r2, [pc, #88]	@ (8008d5c <TIM_OC6_SetConfig+0xc4>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d003      	beq.n	8008d10 <TIM_OC6_SetConfig+0x78>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a15      	ldr	r2, [pc, #84]	@ (8008d60 <TIM_OC6_SetConfig+0xc8>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d109      	bne.n	8008d24 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d16:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	695b      	ldr	r3, [r3, #20]
 8008d1c:	029b      	lsls	r3, r3, #10
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	4313      	orrs	r3, r2
 8008d22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	697a      	ldr	r2, [r7, #20]
 8008d28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	68fa      	ldr	r2, [r7, #12]
 8008d2e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	685a      	ldr	r2, [r3, #4]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	693a      	ldr	r2, [r7, #16]
 8008d3c:	621a      	str	r2, [r3, #32]
}
 8008d3e:	bf00      	nop
 8008d40:	371c      	adds	r7, #28
 8008d42:	46bd      	mov	sp, r7
 8008d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	feff8fff 	.word	0xfeff8fff
 8008d50:	40010000 	.word	0x40010000
 8008d54:	40010400 	.word	0x40010400
 8008d58:	40014000 	.word	0x40014000
 8008d5c:	40014400 	.word	0x40014400
 8008d60:	40014800 	.word	0x40014800

08008d64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d101      	bne.n	8008d7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d78:	2302      	movs	r3, #2
 8008d7a:	e06d      	b.n	8008e58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2202      	movs	r2, #2
 8008d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a30      	ldr	r2, [pc, #192]	@ (8008e64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d004      	beq.n	8008db0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a2f      	ldr	r2, [pc, #188]	@ (8008e68 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d108      	bne.n	8008dc2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008db6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008dc8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	68fa      	ldr	r2, [r7, #12]
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	4a20      	ldr	r2, [pc, #128]	@ (8008e64 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d022      	beq.n	8008e2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dee:	d01d      	beq.n	8008e2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4a1d      	ldr	r2, [pc, #116]	@ (8008e6c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d018      	beq.n	8008e2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4a1c      	ldr	r2, [pc, #112]	@ (8008e70 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008e00:	4293      	cmp	r3, r2
 8008e02:	d013      	beq.n	8008e2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a1a      	ldr	r2, [pc, #104]	@ (8008e74 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d00e      	beq.n	8008e2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a15      	ldr	r2, [pc, #84]	@ (8008e68 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d009      	beq.n	8008e2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a16      	ldr	r2, [pc, #88]	@ (8008e78 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d004      	beq.n	8008e2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a15      	ldr	r2, [pc, #84]	@ (8008e7c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d10c      	bne.n	8008e46 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e32:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	689b      	ldr	r3, [r3, #8]
 8008e38:	68ba      	ldr	r2, [r7, #8]
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68ba      	ldr	r2, [r7, #8]
 8008e44:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2201      	movs	r2, #1
 8008e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e56:	2300      	movs	r3, #0
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3714      	adds	r7, #20
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr
 8008e64:	40010000 	.word	0x40010000
 8008e68:	40010400 	.word	0x40010400
 8008e6c:	40000400 	.word	0x40000400
 8008e70:	40000800 	.word	0x40000800
 8008e74:	40000c00 	.word	0x40000c00
 8008e78:	40001800 	.word	0x40001800
 8008e7c:	40014000 	.word	0x40014000

08008e80 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8008e80:	b084      	sub	sp, #16
 8008e82:	b480      	push	{r7}
 8008e84:	b085      	sub	sp, #20
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
 8008e8a:	f107 001c 	add.w	r0, r7, #28
 8008e8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008e92:	2300      	movs	r3, #0
 8008e94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8008e96:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8008e98:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8008e9a:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8008e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8008e9e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8008ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8008ea2:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8008ea6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8008ea8:	68fa      	ldr	r2, [r7, #12]
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	685a      	ldr	r2, [r3, #4]
 8008eb2:	4b07      	ldr	r3, [pc, #28]	@ (8008ed0 <SDMMC_Init+0x50>)
 8008eb4:	4013      	ands	r3, r2
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	431a      	orrs	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008ebe:	2300      	movs	r3, #0
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3714      	adds	r7, #20
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	b004      	add	sp, #16
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	ffc02c00 	.word	0xffc02c00

08008ed4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b083      	sub	sp, #12
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	370c      	adds	r7, #12
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr

08008eee <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8008eee:	b480      	push	{r7}
 8008ef0:	b083      	sub	sp, #12
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]
 8008ef6:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008f02:	2300      	movs	r3, #0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	370c      	adds	r7, #12
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0e:	4770      	bx	lr

08008f10 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f043 0203 	orr.w	r2, r3, #3
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	370c      	adds	r7, #12
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr

08008f32 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8008f32:	b480      	push	{r7}
 8008f34:	b083      	sub	sp, #12
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f003 0303 	and.w	r3, r3, #3
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	370c      	adds	r7, #12
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr
	...

08008f50 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b085      	sub	sp, #20
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	681a      	ldr	r2, [r3, #0]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8008f6e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8008f74:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8008f7a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8008f7c:	68fa      	ldr	r2, [r7, #12]
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	68da      	ldr	r2, [r3, #12]
 8008f86:	4b06      	ldr	r3, [pc, #24]	@ (8008fa0 <SDMMC_SendCommand+0x50>)
 8008f88:	4013      	ands	r3, r2
 8008f8a:	68fa      	ldr	r2, [r7, #12]
 8008f8c:	431a      	orrs	r2, r3
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008f92:	2300      	movs	r3, #0
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3714      	adds	r7, #20
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr
 8008fa0:	fffee0c0 	.word	0xfffee0c0

08008fa4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	691b      	ldr	r3, [r3, #16]
 8008fb0:	b2db      	uxtb	r3, r3
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	370c      	adds	r7, #12
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr

08008fbe <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8008fbe:	b480      	push	{r7}
 8008fc0:	b085      	sub	sp, #20
 8008fc2:	af00      	add	r7, sp, #0
 8008fc4:	6078      	str	r0, [r7, #4]
 8008fc6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	3314      	adds	r3, #20
 8008fcc:	461a      	mov	r2, r3
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	4413      	add	r3, r2
 8008fd2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3714      	adds	r7, #20
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b085      	sub	sp, #20
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	685a      	ldr	r2, [r3, #4]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800900a:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8009010:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8009016:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	4313      	orrs	r3, r2
 800901c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009022:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	431a      	orrs	r2, r3
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800902e:	2300      	movs	r3, #0

}
 8009030:	4618      	mov	r0, r3
 8009032:	3714      	adds	r7, #20
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b088      	sub	sp, #32
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800904a:	2310      	movs	r3, #16
 800904c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800904e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009052:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009054:	2300      	movs	r3, #0
 8009056:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009058:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800905c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800905e:	f107 0308 	add.w	r3, r7, #8
 8009062:	4619      	mov	r1, r3
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f7ff ff73 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800906a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800906e:	2110      	movs	r1, #16
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 fa5f 	bl	8009534 <SDMMC_GetCmdResp1>
 8009076:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009078:	69fb      	ldr	r3, [r7, #28]
}
 800907a:	4618      	mov	r0, r3
 800907c:	3720      	adds	r7, #32
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}

08009082 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009082:	b580      	push	{r7, lr}
 8009084:	b088      	sub	sp, #32
 8009086:	af00      	add	r7, sp, #0
 8009088:	6078      	str	r0, [r7, #4]
 800908a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009090:	2311      	movs	r3, #17
 8009092:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009094:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009098:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800909a:	2300      	movs	r3, #0
 800909c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800909e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80090a2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80090a4:	f107 0308 	add.w	r3, r7, #8
 80090a8:	4619      	mov	r1, r3
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f7ff ff50 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80090b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090b4:	2111      	movs	r1, #17
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f000 fa3c 	bl	8009534 <SDMMC_GetCmdResp1>
 80090bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80090be:	69fb      	ldr	r3, [r7, #28]
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3720      	adds	r7, #32
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd80      	pop	{r7, pc}

080090c8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b088      	sub	sp, #32
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80090d6:	2312      	movs	r3, #18
 80090d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80090da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80090de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80090e0:	2300      	movs	r3, #0
 80090e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80090e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80090e8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80090ea:	f107 0308 	add.w	r3, r7, #8
 80090ee:	4619      	mov	r1, r3
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f7ff ff2d 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80090f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090fa:	2112      	movs	r1, #18
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f000 fa19 	bl	8009534 <SDMMC_GetCmdResp1>
 8009102:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009104:	69fb      	ldr	r3, [r7, #28]
}
 8009106:	4618      	mov	r0, r3
 8009108:	3720      	adds	r7, #32
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}

0800910e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800910e:	b580      	push	{r7, lr}
 8009110:	b088      	sub	sp, #32
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
 8009116:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800911c:	2318      	movs	r3, #24
 800911e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009120:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009124:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009126:	2300      	movs	r3, #0
 8009128:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800912a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800912e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009130:	f107 0308 	add.w	r3, r7, #8
 8009134:	4619      	mov	r1, r3
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f7ff ff0a 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800913c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009140:	2118      	movs	r1, #24
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f000 f9f6 	bl	8009534 <SDMMC_GetCmdResp1>
 8009148:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800914a:	69fb      	ldr	r3, [r7, #28]
}
 800914c:	4618      	mov	r0, r3
 800914e:	3720      	adds	r7, #32
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b088      	sub	sp, #32
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009162:	2319      	movs	r3, #25
 8009164:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009166:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800916a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800916c:	2300      	movs	r3, #0
 800916e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009170:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009174:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009176:	f107 0308 	add.w	r3, r7, #8
 800917a:	4619      	mov	r1, r3
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f7ff fee7 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009186:	2119      	movs	r1, #25
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 f9d3 	bl	8009534 <SDMMC_GetCmdResp1>
 800918e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009190:	69fb      	ldr	r3, [r7, #28]
}
 8009192:	4618      	mov	r0, r3
 8009194:	3720      	adds	r7, #32
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}
	...

0800919c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b088      	sub	sp, #32
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80091a4:	2300      	movs	r3, #0
 80091a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80091a8:	230c      	movs	r3, #12
 80091aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80091ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80091b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80091b2:	2300      	movs	r3, #0
 80091b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80091b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80091ba:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	68db      	ldr	r3, [r3, #12]
 80091c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	68db      	ldr	r3, [r3, #12]
 80091cc:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80091d4:	f107 0308 	add.w	r3, r7, #8
 80091d8:	4619      	mov	r1, r3
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f7ff feb8 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80091e0:	4a0b      	ldr	r2, [pc, #44]	@ (8009210 <SDMMC_CmdStopTransfer+0x74>)
 80091e2:	210c      	movs	r1, #12
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f000 f9a5 	bl	8009534 <SDMMC_GetCmdResp1>
 80091ea:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	68db      	ldr	r3, [r3, #12]
 80091f0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 80091f8:	69fb      	ldr	r3, [r7, #28]
 80091fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80091fe:	d101      	bne.n	8009204 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8009200:	2300      	movs	r3, #0
 8009202:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8009204:	69fb      	ldr	r3, [r7, #28]
}
 8009206:	4618      	mov	r0, r3
 8009208:	3720      	adds	r7, #32
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}
 800920e:	bf00      	nop
 8009210:	05f5e100 	.word	0x05f5e100

08009214 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b088      	sub	sp, #32
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009222:	2307      	movs	r3, #7
 8009224:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009226:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800922a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800922c:	2300      	movs	r3, #0
 800922e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009230:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009234:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009236:	f107 0308 	add.w	r3, r7, #8
 800923a:	4619      	mov	r1, r3
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f7ff fe87 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009246:	2107      	movs	r1, #7
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f000 f973 	bl	8009534 <SDMMC_GetCmdResp1>
 800924e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009250:	69fb      	ldr	r3, [r7, #28]
}
 8009252:	4618      	mov	r0, r3
 8009254:	3720      	adds	r7, #32
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800925a:	b580      	push	{r7, lr}
 800925c:	b088      	sub	sp, #32
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8009262:	2300      	movs	r3, #0
 8009264:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009266:	2300      	movs	r3, #0
 8009268:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800926a:	2300      	movs	r3, #0
 800926c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800926e:	2300      	movs	r3, #0
 8009270:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009272:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009276:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009278:	f107 0308 	add.w	r3, r7, #8
 800927c:	4619      	mov	r1, r3
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f7ff fe66 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 fb97 	bl	80099b8 <SDMMC_GetCmdError>
 800928a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800928c:	69fb      	ldr	r3, [r7, #28]
}
 800928e:	4618      	mov	r0, r3
 8009290:	3720      	adds	r7, #32
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}

08009296 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8009296:	b580      	push	{r7, lr}
 8009298:	b088      	sub	sp, #32
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800929e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80092a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80092a4:	2308      	movs	r3, #8
 80092a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80092a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80092ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80092ae:	2300      	movs	r3, #0
 80092b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80092b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80092b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80092b8:	f107 0308 	add.w	r3, r7, #8
 80092bc:	4619      	mov	r1, r3
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f7ff fe46 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f000 fb29 	bl	800991c <SDMMC_GetCmdResp7>
 80092ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80092cc:	69fb      	ldr	r3, [r7, #28]
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3720      	adds	r7, #32
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b088      	sub	sp, #32
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
 80092de:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80092e4:	2337      	movs	r3, #55	@ 0x37
 80092e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80092e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80092ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80092ee:	2300      	movs	r3, #0
 80092f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80092f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80092f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80092f8:	f107 0308 	add.w	r3, r7, #8
 80092fc:	4619      	mov	r1, r3
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f7ff fe26 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8009304:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009308:	2137      	movs	r1, #55	@ 0x37
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	f000 f912 	bl	8009534 <SDMMC_GetCmdResp1>
 8009310:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009312:	69fb      	ldr	r3, [r7, #28]
}
 8009314:	4618      	mov	r0, r3
 8009316:	3720      	adds	r7, #32
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b088      	sub	sp, #32
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800932a:	2329      	movs	r3, #41	@ 0x29
 800932c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800932e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009332:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009334:	2300      	movs	r3, #0
 8009336:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009338:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800933c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800933e:	f107 0308 	add.w	r3, r7, #8
 8009342:	4619      	mov	r1, r3
 8009344:	6878      	ldr	r0, [r7, #4]
 8009346:	f7ff fe03 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 fa2e 	bl	80097ac <SDMMC_GetCmdResp3>
 8009350:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009352:	69fb      	ldr	r3, [r7, #28]
}
 8009354:	4618      	mov	r0, r3
 8009356:	3720      	adds	r7, #32
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b088      	sub	sp, #32
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800936a:	2306      	movs	r3, #6
 800936c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800936e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009372:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009374:	2300      	movs	r3, #0
 8009376:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009378:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800937c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800937e:	f107 0308 	add.w	r3, r7, #8
 8009382:	4619      	mov	r1, r3
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f7ff fde3 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800938a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800938e:	2106      	movs	r1, #6
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 f8cf 	bl	8009534 <SDMMC_GetCmdResp1>
 8009396:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009398:	69fb      	ldr	r3, [r7, #28]
}
 800939a:	4618      	mov	r0, r3
 800939c:	3720      	adds	r7, #32
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80093a2:	b580      	push	{r7, lr}
 80093a4:	b088      	sub	sp, #32
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80093aa:	2300      	movs	r3, #0
 80093ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80093ae:	2333      	movs	r3, #51	@ 0x33
 80093b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80093b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80093b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80093b8:	2300      	movs	r3, #0
 80093ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80093bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80093c0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80093c2:	f107 0308 	add.w	r3, r7, #8
 80093c6:	4619      	mov	r1, r3
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f7ff fdc1 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80093ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093d2:	2133      	movs	r1, #51	@ 0x33
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 f8ad 	bl	8009534 <SDMMC_GetCmdResp1>
 80093da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80093dc:	69fb      	ldr	r3, [r7, #28]
}
 80093de:	4618      	mov	r0, r3
 80093e0:	3720      	adds	r7, #32
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}

080093e6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80093e6:	b580      	push	{r7, lr}
 80093e8:	b088      	sub	sp, #32
 80093ea:	af00      	add	r7, sp, #0
 80093ec:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80093ee:	2300      	movs	r3, #0
 80093f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80093f2:	2302      	movs	r3, #2
 80093f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80093f6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80093fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80093fc:	2300      	movs	r3, #0
 80093fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009400:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009404:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009406:	f107 0308 	add.w	r3, r7, #8
 800940a:	4619      	mov	r1, r3
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f7ff fd9f 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f000 f980 	bl	8009718 <SDMMC_GetCmdResp2>
 8009418:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800941a:	69fb      	ldr	r3, [r7, #28]
}
 800941c:	4618      	mov	r0, r3
 800941e:	3720      	adds	r7, #32
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b088      	sub	sp, #32
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009432:	2309      	movs	r3, #9
 8009434:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009436:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800943a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800943c:	2300      	movs	r3, #0
 800943e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009440:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009444:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009446:	f107 0308 	add.w	r3, r7, #8
 800944a:	4619      	mov	r1, r3
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f7ff fd7f 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 f960 	bl	8009718 <SDMMC_GetCmdResp2>
 8009458:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800945a:	69fb      	ldr	r3, [r7, #28]
}
 800945c:	4618      	mov	r0, r3
 800945e:	3720      	adds	r7, #32
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b088      	sub	sp, #32
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800946e:	2300      	movs	r3, #0
 8009470:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009472:	2303      	movs	r3, #3
 8009474:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009476:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800947a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800947c:	2300      	movs	r3, #0
 800947e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009480:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009484:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009486:	f107 0308 	add.w	r3, r7, #8
 800948a:	4619      	mov	r1, r3
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f7ff fd5f 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009492:	683a      	ldr	r2, [r7, #0]
 8009494:	2103      	movs	r1, #3
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f000 f9c8 	bl	800982c <SDMMC_GetCmdResp6>
 800949c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800949e:	69fb      	ldr	r3, [r7, #28]
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3720      	adds	r7, #32
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b088      	sub	sp, #32
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80094b6:	230d      	movs	r3, #13
 80094b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80094ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80094be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80094c0:	2300      	movs	r3, #0
 80094c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80094c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80094c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80094ca:	f107 0308 	add.w	r3, r7, #8
 80094ce:	4619      	mov	r1, r3
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f7ff fd3d 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80094d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80094da:	210d      	movs	r1, #13
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f000 f829 	bl	8009534 <SDMMC_GetCmdResp1>
 80094e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094e4:	69fb      	ldr	r3, [r7, #28]
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3720      	adds	r7, #32
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}

080094ee <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 80094ee:	b580      	push	{r7, lr}
 80094f0:	b088      	sub	sp, #32
 80094f2:	af00      	add	r7, sp, #0
 80094f4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80094f6:	2300      	movs	r3, #0
 80094f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 80094fa:	230d      	movs	r3, #13
 80094fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80094fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009502:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009504:	2300      	movs	r3, #0
 8009506:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009508:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800950c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800950e:	f107 0308 	add.w	r3, r7, #8
 8009512:	4619      	mov	r1, r3
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f7ff fd1b 	bl	8008f50 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800951a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800951e:	210d      	movs	r1, #13
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f000 f807 	bl	8009534 <SDMMC_GetCmdResp1>
 8009526:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009528:	69fb      	ldr	r3, [r7, #28]
}
 800952a:	4618      	mov	r0, r3
 800952c:	3720      	adds	r7, #32
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
	...

08009534 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b088      	sub	sp, #32
 8009538:	af00      	add	r7, sp, #0
 800953a:	60f8      	str	r0, [r7, #12]
 800953c:	460b      	mov	r3, r1
 800953e:	607a      	str	r2, [r7, #4]
 8009540:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8009542:	4b70      	ldr	r3, [pc, #448]	@ (8009704 <SDMMC_GetCmdResp1+0x1d0>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a70      	ldr	r2, [pc, #448]	@ (8009708 <SDMMC_GetCmdResp1+0x1d4>)
 8009548:	fba2 2303 	umull	r2, r3, r2, r3
 800954c:	0a5a      	lsrs	r2, r3, #9
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	fb02 f303 	mul.w	r3, r2, r3
 8009554:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8009556:	69fb      	ldr	r3, [r7, #28]
 8009558:	1e5a      	subs	r2, r3, #1
 800955a:	61fa      	str	r2, [r7, #28]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d102      	bne.n	8009566 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009560:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009564:	e0c9      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800956a:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800956c:	69ba      	ldr	r2, [r7, #24]
 800956e:	4b67      	ldr	r3, [pc, #412]	@ (800970c <SDMMC_GetCmdResp1+0x1d8>)
 8009570:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8009572:	2b00      	cmp	r3, #0
 8009574:	d0ef      	beq.n	8009556 <SDMMC_GetCmdResp1+0x22>
 8009576:	69bb      	ldr	r3, [r7, #24]
 8009578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800957c:	2b00      	cmp	r3, #0
 800957e:	d1ea      	bne.n	8009556 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009584:	f003 0304 	and.w	r3, r3, #4
 8009588:	2b00      	cmp	r3, #0
 800958a:	d004      	beq.n	8009596 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2204      	movs	r2, #4
 8009590:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009592:	2304      	movs	r3, #4
 8009594:	e0b1      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800959a:	f003 0301 	and.w	r3, r3, #1
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d004      	beq.n	80095ac <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2201      	movs	r2, #1
 80095a6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80095a8:	2301      	movs	r3, #1
 80095aa:	e0a6      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	4a58      	ldr	r2, [pc, #352]	@ (8009710 <SDMMC_GetCmdResp1+0x1dc>)
 80095b0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80095b2:	68f8      	ldr	r0, [r7, #12]
 80095b4:	f7ff fcf6 	bl	8008fa4 <SDMMC_GetCommandResponse>
 80095b8:	4603      	mov	r3, r0
 80095ba:	461a      	mov	r2, r3
 80095bc:	7afb      	ldrb	r3, [r7, #11]
 80095be:	4293      	cmp	r3, r2
 80095c0:	d001      	beq.n	80095c6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80095c2:	2301      	movs	r3, #1
 80095c4:	e099      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80095c6:	2100      	movs	r1, #0
 80095c8:	68f8      	ldr	r0, [r7, #12]
 80095ca:	f7ff fcf8 	bl	8008fbe <SDMMC_GetResponse>
 80095ce:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80095d0:	697a      	ldr	r2, [r7, #20]
 80095d2:	4b50      	ldr	r3, [pc, #320]	@ (8009714 <SDMMC_GetCmdResp1+0x1e0>)
 80095d4:	4013      	ands	r3, r2
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d101      	bne.n	80095de <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80095da:	2300      	movs	r3, #0
 80095dc:	e08d      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	da02      	bge.n	80095ea <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80095e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80095e8:	e087      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d001      	beq.n	80095f8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80095f4:	2340      	movs	r3, #64	@ 0x40
 80095f6:	e080      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d001      	beq.n	8009606 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009602:	2380      	movs	r3, #128	@ 0x80
 8009604:	e079      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800960c:	2b00      	cmp	r3, #0
 800960e:	d002      	beq.n	8009616 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009610:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009614:	e071      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800961c:	2b00      	cmp	r3, #0
 800961e:	d002      	beq.n	8009626 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009620:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009624:	e069      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800962c:	2b00      	cmp	r3, #0
 800962e:	d002      	beq.n	8009636 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009630:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009634:	e061      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800963c:	2b00      	cmp	r3, #0
 800963e:	d002      	beq.n	8009646 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009640:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009644:	e059      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800964c:	2b00      	cmp	r3, #0
 800964e:	d002      	beq.n	8009656 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009650:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009654:	e051      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800965c:	2b00      	cmp	r3, #0
 800965e:	d002      	beq.n	8009666 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009660:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009664:	e049      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800966c:	2b00      	cmp	r3, #0
 800966e:	d002      	beq.n	8009676 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009670:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009674:	e041      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800967c:	2b00      	cmp	r3, #0
 800967e:	d002      	beq.n	8009686 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009680:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009684:	e039      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800968c:	2b00      	cmp	r3, #0
 800968e:	d002      	beq.n	8009696 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009690:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009694:	e031      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800969c:	2b00      	cmp	r3, #0
 800969e:	d002      	beq.n	80096a6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80096a0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80096a4:	e029      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80096a6:	697b      	ldr	r3, [r7, #20]
 80096a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d002      	beq.n	80096b6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80096b0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80096b4:	e021      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d002      	beq.n	80096c6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80096c0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80096c4:	e019      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d002      	beq.n	80096d6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80096d0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80096d4:	e011      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d002      	beq.n	80096e6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80096e0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80096e4:	e009      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	f003 0308 	and.w	r3, r3, #8
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d002      	beq.n	80096f6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80096f0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80096f4:	e001      	b.n	80096fa <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80096f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3720      	adds	r7, #32
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	24000000 	.word	0x24000000
 8009708:	10624dd3 	.word	0x10624dd3
 800970c:	00200045 	.word	0x00200045
 8009710:	002000c5 	.word	0x002000c5
 8009714:	fdffe008 	.word	0xfdffe008

08009718 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8009718:	b480      	push	{r7}
 800971a:	b085      	sub	sp, #20
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8009720:	4b1f      	ldr	r3, [pc, #124]	@ (80097a0 <SDMMC_GetCmdResp2+0x88>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a1f      	ldr	r2, [pc, #124]	@ (80097a4 <SDMMC_GetCmdResp2+0x8c>)
 8009726:	fba2 2303 	umull	r2, r3, r2, r3
 800972a:	0a5b      	lsrs	r3, r3, #9
 800972c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009730:	fb02 f303 	mul.w	r3, r2, r3
 8009734:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	1e5a      	subs	r2, r3, #1
 800973a:	60fa      	str	r2, [r7, #12]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d102      	bne.n	8009746 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009740:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009744:	e026      	b.n	8009794 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800974a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009752:	2b00      	cmp	r3, #0
 8009754:	d0ef      	beq.n	8009736 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800975c:	2b00      	cmp	r3, #0
 800975e:	d1ea      	bne.n	8009736 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009764:	f003 0304 	and.w	r3, r3, #4
 8009768:	2b00      	cmp	r3, #0
 800976a:	d004      	beq.n	8009776 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2204      	movs	r2, #4
 8009770:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009772:	2304      	movs	r3, #4
 8009774:	e00e      	b.n	8009794 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800977a:	f003 0301 	and.w	r3, r3, #1
 800977e:	2b00      	cmp	r3, #0
 8009780:	d004      	beq.n	800978c <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2201      	movs	r2, #1
 8009786:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009788:	2301      	movs	r3, #1
 800978a:	e003      	b.n	8009794 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	4a06      	ldr	r2, [pc, #24]	@ (80097a8 <SDMMC_GetCmdResp2+0x90>)
 8009790:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3714      	adds	r7, #20
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr
 80097a0:	24000000 	.word	0x24000000
 80097a4:	10624dd3 	.word	0x10624dd3
 80097a8:	002000c5 	.word	0x002000c5

080097ac <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80097ac:	b480      	push	{r7}
 80097ae:	b085      	sub	sp, #20
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80097b4:	4b1a      	ldr	r3, [pc, #104]	@ (8009820 <SDMMC_GetCmdResp3+0x74>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	4a1a      	ldr	r2, [pc, #104]	@ (8009824 <SDMMC_GetCmdResp3+0x78>)
 80097ba:	fba2 2303 	umull	r2, r3, r2, r3
 80097be:	0a5b      	lsrs	r3, r3, #9
 80097c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097c4:	fb02 f303 	mul.w	r3, r2, r3
 80097c8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	1e5a      	subs	r2, r3, #1
 80097ce:	60fa      	str	r2, [r7, #12]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d102      	bne.n	80097da <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80097d4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80097d8:	e01b      	b.n	8009812 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097de:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d0ef      	beq.n	80097ca <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d1ea      	bne.n	80097ca <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097f8:	f003 0304 	and.w	r3, r3, #4
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d004      	beq.n	800980a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2204      	movs	r2, #4
 8009804:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009806:	2304      	movs	r3, #4
 8009808:	e003      	b.n	8009812 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	4a06      	ldr	r2, [pc, #24]	@ (8009828 <SDMMC_GetCmdResp3+0x7c>)
 800980e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8009810:	2300      	movs	r3, #0
}
 8009812:	4618      	mov	r0, r3
 8009814:	3714      	adds	r7, #20
 8009816:	46bd      	mov	sp, r7
 8009818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981c:	4770      	bx	lr
 800981e:	bf00      	nop
 8009820:	24000000 	.word	0x24000000
 8009824:	10624dd3 	.word	0x10624dd3
 8009828:	002000c5 	.word	0x002000c5

0800982c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b088      	sub	sp, #32
 8009830:	af00      	add	r7, sp, #0
 8009832:	60f8      	str	r0, [r7, #12]
 8009834:	460b      	mov	r3, r1
 8009836:	607a      	str	r2, [r7, #4]
 8009838:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800983a:	4b35      	ldr	r3, [pc, #212]	@ (8009910 <SDMMC_GetCmdResp6+0xe4>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	4a35      	ldr	r2, [pc, #212]	@ (8009914 <SDMMC_GetCmdResp6+0xe8>)
 8009840:	fba2 2303 	umull	r2, r3, r2, r3
 8009844:	0a5b      	lsrs	r3, r3, #9
 8009846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800984a:	fb02 f303 	mul.w	r3, r2, r3
 800984e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8009850:	69fb      	ldr	r3, [r7, #28]
 8009852:	1e5a      	subs	r2, r3, #1
 8009854:	61fa      	str	r2, [r7, #28]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d102      	bne.n	8009860 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800985a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800985e:	e052      	b.n	8009906 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009864:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009866:	69bb      	ldr	r3, [r7, #24]
 8009868:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800986c:	2b00      	cmp	r3, #0
 800986e:	d0ef      	beq.n	8009850 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8009870:	69bb      	ldr	r3, [r7, #24]
 8009872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009876:	2b00      	cmp	r3, #0
 8009878:	d1ea      	bne.n	8009850 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800987e:	f003 0304 	and.w	r3, r3, #4
 8009882:	2b00      	cmp	r3, #0
 8009884:	d004      	beq.n	8009890 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2204      	movs	r2, #4
 800988a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800988c:	2304      	movs	r3, #4
 800988e:	e03a      	b.n	8009906 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009894:	f003 0301 	and.w	r3, r3, #1
 8009898:	2b00      	cmp	r3, #0
 800989a:	d004      	beq.n	80098a6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2201      	movs	r2, #1
 80098a0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80098a2:	2301      	movs	r3, #1
 80098a4:	e02f      	b.n	8009906 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	f7ff fb7c 	bl	8008fa4 <SDMMC_GetCommandResponse>
 80098ac:	4603      	mov	r3, r0
 80098ae:	461a      	mov	r2, r3
 80098b0:	7afb      	ldrb	r3, [r7, #11]
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d001      	beq.n	80098ba <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e025      	b.n	8009906 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	4a16      	ldr	r2, [pc, #88]	@ (8009918 <SDMMC_GetCmdResp6+0xec>)
 80098be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80098c0:	2100      	movs	r1, #0
 80098c2:	68f8      	ldr	r0, [r7, #12]
 80098c4:	f7ff fb7b 	bl	8008fbe <SDMMC_GetResponse>
 80098c8:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d106      	bne.n	80098e2 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	0c1b      	lsrs	r3, r3, #16
 80098d8:	b29a      	uxth	r2, r3
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80098de:	2300      	movs	r3, #0
 80098e0:	e011      	b.n	8009906 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d002      	beq.n	80098f2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80098ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80098f0:	e009      	b.n	8009906 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d002      	beq.n	8009902 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80098fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009900:	e001      	b.n	8009906 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009902:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8009906:	4618      	mov	r0, r3
 8009908:	3720      	adds	r7, #32
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}
 800990e:	bf00      	nop
 8009910:	24000000 	.word	0x24000000
 8009914:	10624dd3 	.word	0x10624dd3
 8009918:	002000c5 	.word	0x002000c5

0800991c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800991c:	b480      	push	{r7}
 800991e:	b085      	sub	sp, #20
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8009924:	4b22      	ldr	r3, [pc, #136]	@ (80099b0 <SDMMC_GetCmdResp7+0x94>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a22      	ldr	r2, [pc, #136]	@ (80099b4 <SDMMC_GetCmdResp7+0x98>)
 800992a:	fba2 2303 	umull	r2, r3, r2, r3
 800992e:	0a5b      	lsrs	r3, r3, #9
 8009930:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009934:	fb02 f303 	mul.w	r3, r2, r3
 8009938:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	1e5a      	subs	r2, r3, #1
 800993e:	60fa      	str	r2, [r7, #12]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d102      	bne.n	800994a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009944:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009948:	e02c      	b.n	80099a4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800994e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009956:	2b00      	cmp	r3, #0
 8009958:	d0ef      	beq.n	800993a <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009960:	2b00      	cmp	r3, #0
 8009962:	d1ea      	bne.n	800993a <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009968:	f003 0304 	and.w	r3, r3, #4
 800996c:	2b00      	cmp	r3, #0
 800996e:	d004      	beq.n	800997a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2204      	movs	r2, #4
 8009974:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009976:	2304      	movs	r3, #4
 8009978:	e014      	b.n	80099a4 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800997e:	f003 0301 	and.w	r3, r3, #1
 8009982:	2b00      	cmp	r3, #0
 8009984:	d004      	beq.n	8009990 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2201      	movs	r2, #1
 800998a:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800998c:	2301      	movs	r3, #1
 800998e:	e009      	b.n	80099a4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009998:	2b00      	cmp	r3, #0
 800999a:	d002      	beq.n	80099a2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2240      	movs	r2, #64	@ 0x40
 80099a0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80099a2:	2300      	movs	r3, #0

}
 80099a4:	4618      	mov	r0, r3
 80099a6:	3714      	adds	r7, #20
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr
 80099b0:	24000000 	.word	0x24000000
 80099b4:	10624dd3 	.word	0x10624dd3

080099b8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80099c0:	4b11      	ldr	r3, [pc, #68]	@ (8009a08 <SDMMC_GetCmdError+0x50>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a11      	ldr	r2, [pc, #68]	@ (8009a0c <SDMMC_GetCmdError+0x54>)
 80099c6:	fba2 2303 	umull	r2, r3, r2, r3
 80099ca:	0a5b      	lsrs	r3, r3, #9
 80099cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099d0:	fb02 f303 	mul.w	r3, r2, r3
 80099d4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	1e5a      	subs	r2, r3, #1
 80099da:	60fa      	str	r2, [r7, #12]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d102      	bne.n	80099e6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80099e0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80099e4:	e009      	b.n	80099fa <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d0f1      	beq.n	80099d6 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	4a06      	ldr	r2, [pc, #24]	@ (8009a10 <SDMMC_GetCmdError+0x58>)
 80099f6:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 80099f8:	2300      	movs	r3, #0
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3714      	adds	r7, #20
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr
 8009a06:	bf00      	nop
 8009a08:	24000000 	.word	0x24000000
 8009a0c:	10624dd3 	.word	0x10624dd3
 8009a10:	002000c5 	.word	0x002000c5

08009a14 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009a18:	4904      	ldr	r1, [pc, #16]	@ (8009a2c <MX_FATFS_Init+0x18>)
 8009a1a:	4805      	ldr	r0, [pc, #20]	@ (8009a30 <MX_FATFS_Init+0x1c>)
 8009a1c:	f000 fa72 	bl	8009f04 <FATFS_LinkDriver>
 8009a20:	4603      	mov	r3, r0
 8009a22:	461a      	mov	r2, r3
 8009a24:	4b03      	ldr	r3, [pc, #12]	@ (8009a34 <MX_FATFS_Init+0x20>)
 8009a26:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009a28:	bf00      	nop
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	2401fb48 	.word	0x2401fb48
 8009a30:	08011fd0 	.word	0x08011fd0
 8009a34:	2401fb44 	.word	0x2401fb44

08009a38 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b082      	sub	sp, #8
 8009a3c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009a42:	f000 f885 	bl	8009b50 <BSP_SD_IsDetected>
 8009a46:	4603      	mov	r3, r0
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d001      	beq.n	8009a50 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8009a4c:	2302      	movs	r3, #2
 8009a4e:	e012      	b.n	8009a76 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8009a50:	480b      	ldr	r0, [pc, #44]	@ (8009a80 <BSP_SD_Init+0x48>)
 8009a52:	f7fd f841 	bl	8006ad8 <HAL_SD_Init>
 8009a56:	4603      	mov	r3, r0
 8009a58:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8009a5a:	79fb      	ldrb	r3, [r7, #7]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d109      	bne.n	8009a74 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8009a60:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8009a64:	4806      	ldr	r0, [pc, #24]	@ (8009a80 <BSP_SD_Init+0x48>)
 8009a66:	f7fd fef7 	bl	8007858 <HAL_SD_ConfigWideBusOperation>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d001      	beq.n	8009a74 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009a70:	2301      	movs	r3, #1
 8009a72:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009a74:	79fb      	ldrb	r3, [r7, #7]
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	3708      	adds	r7, #8
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}
 8009a7e:	bf00      	nop
 8009a80:	24012e14 	.word	0x24012e14

08009a84 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	60f8      	str	r0, [r7, #12]
 8009a8c:	60b9      	str	r1, [r7, #8]
 8009a8e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009a90:	2300      	movs	r3, #0
 8009a92:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	68ba      	ldr	r2, [r7, #8]
 8009a98:	68f9      	ldr	r1, [r7, #12]
 8009a9a:	4806      	ldr	r0, [pc, #24]	@ (8009ab4 <BSP_SD_ReadBlocks_DMA+0x30>)
 8009a9c:	f7fd f93c 	bl	8006d18 <HAL_SD_ReadBlocks_DMA>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d001      	beq.n	8009aaa <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3718      	adds	r7, #24
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}
 8009ab4:	24012e14 	.word	0x24012e14

08009ab8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b086      	sub	sp, #24
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	60f8      	str	r0, [r7, #12]
 8009ac0:	60b9      	str	r1, [r7, #8]
 8009ac2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	68ba      	ldr	r2, [r7, #8]
 8009acc:	68f9      	ldr	r1, [r7, #12]
 8009ace:	4806      	ldr	r0, [pc, #24]	@ (8009ae8 <BSP_SD_WriteBlocks_DMA+0x30>)
 8009ad0:	f7fd f9ca 	bl	8006e68 <HAL_SD_WriteBlocks_DMA>
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d001      	beq.n	8009ade <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009ade:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3718      	adds	r7, #24
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bd80      	pop	{r7, pc}
 8009ae8:	24012e14 	.word	0x24012e14

08009aec <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8009af0:	4805      	ldr	r0, [pc, #20]	@ (8009b08 <BSP_SD_GetCardState+0x1c>)
 8009af2:	f7fd ffc3 	bl	8007a7c <HAL_SD_GetCardState>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b04      	cmp	r3, #4
 8009afa:	bf14      	ite	ne
 8009afc:	2301      	movne	r3, #1
 8009afe:	2300      	moveq	r3, #0
 8009b00:	b2db      	uxtb	r3, r3
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	bd80      	pop	{r7, pc}
 8009b06:	bf00      	nop
 8009b08:	24012e14 	.word	0x24012e14

08009b0c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b082      	sub	sp, #8
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8009b14:	6879      	ldr	r1, [r7, #4]
 8009b16:	4803      	ldr	r0, [pc, #12]	@ (8009b24 <BSP_SD_GetCardInfo+0x18>)
 8009b18:	f7fd fe72 	bl	8007800 <HAL_SD_GetCardInfo>
}
 8009b1c:	bf00      	nop
 8009b1e:	3708      	adds	r7, #8
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	24012e14 	.word	0x24012e14

08009b28 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b082      	sub	sp, #8
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8009b30:	f000 f984 	bl	8009e3c <BSP_SD_WriteCpltCallback>
}
 8009b34:	bf00      	nop
 8009b36:	3708      	adds	r7, #8
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}

08009b3c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b082      	sub	sp, #8
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8009b44:	f000 f986 	bl	8009e54 <BSP_SD_ReadCpltCallback>
}
 8009b48:	bf00      	nop
 8009b4a:	3708      	adds	r7, #8
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8009b56:	2301      	movs	r3, #1
 8009b58:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8009b5a:	79fb      	ldrb	r3, [r7, #7]
 8009b5c:	b2db      	uxtb	r3, r3
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	370c      	adds	r7, #12
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr

08009b6a <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8009b6a:	b580      	push	{r7, lr}
 8009b6c:	b084      	sub	sp, #16
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8009b72:	f7f8 f8c1 	bl	8001cf8 <HAL_GetTick>
 8009b76:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8009b78:	e006      	b.n	8009b88 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009b7a:	f7ff ffb7 	bl	8009aec <BSP_SD_GetCardState>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d101      	bne.n	8009b88 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8009b84:	2300      	movs	r3, #0
 8009b86:	e009      	b.n	8009b9c <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8009b88:	f7f8 f8b6 	bl	8001cf8 <HAL_GetTick>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	687a      	ldr	r2, [r7, #4]
 8009b94:	429a      	cmp	r2, r3
 8009b96:	d8f0      	bhi.n	8009b7a <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8009b98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b082      	sub	sp, #8
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	4603      	mov	r3, r0
 8009bac:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009bae:	4b0b      	ldr	r3, [pc, #44]	@ (8009bdc <SD_CheckStatus+0x38>)
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009bb4:	f7ff ff9a 	bl	8009aec <BSP_SD_GetCardState>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d107      	bne.n	8009bce <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009bbe:	4b07      	ldr	r3, [pc, #28]	@ (8009bdc <SD_CheckStatus+0x38>)
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	f023 0301 	bic.w	r3, r3, #1
 8009bc8:	b2da      	uxtb	r2, r3
 8009bca:	4b04      	ldr	r3, [pc, #16]	@ (8009bdc <SD_CheckStatus+0x38>)
 8009bcc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8009bce:	4b03      	ldr	r3, [pc, #12]	@ (8009bdc <SD_CheckStatus+0x38>)
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	b2db      	uxtb	r3, r3
}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	3708      	adds	r7, #8
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}
 8009bdc:	2400000d 	.word	0x2400000d

08009be0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b082      	sub	sp, #8
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	4603      	mov	r3, r0
 8009be8:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009bea:	f7ff ff25 	bl	8009a38 <BSP_SD_Init>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d107      	bne.n	8009c04 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8009bf4:	79fb      	ldrb	r3, [r7, #7]
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f7ff ffd4 	bl	8009ba4 <SD_CheckStatus>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	461a      	mov	r2, r3
 8009c00:	4b04      	ldr	r3, [pc, #16]	@ (8009c14 <SD_initialize+0x34>)
 8009c02:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8009c04:	4b03      	ldr	r3, [pc, #12]	@ (8009c14 <SD_initialize+0x34>)
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	b2db      	uxtb	r3, r3
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3708      	adds	r7, #8
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}
 8009c12:	bf00      	nop
 8009c14:	2400000d 	.word	0x2400000d

08009c18 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	4603      	mov	r3, r0
 8009c20:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8009c22:	79fb      	ldrb	r3, [r7, #7]
 8009c24:	4618      	mov	r0, r3
 8009c26:	f7ff ffbd 	bl	8009ba4 <SD_CheckStatus>
 8009c2a:	4603      	mov	r3, r0
}
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	3708      	adds	r7, #8
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}

08009c34 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b086      	sub	sp, #24
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	60b9      	str	r1, [r7, #8]
 8009c3c:	607a      	str	r2, [r7, #4]
 8009c3e:	603b      	str	r3, [r7, #0]
 8009c40:	4603      	mov	r3, r0
 8009c42:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009c44:	2301      	movs	r3, #1
 8009c46:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8009c48:	f247 5030 	movw	r0, #30000	@ 0x7530
 8009c4c:	f7ff ff8d 	bl	8009b6a <SD_CheckStatusWithTimeout>
 8009c50:	4603      	mov	r3, r0
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	da01      	bge.n	8009c5a <SD_read+0x26>
  {
    return res;
 8009c56:	7dfb      	ldrb	r3, [r7, #23]
 8009c58:	e03b      	b.n	8009cd2 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8009c5a:	683a      	ldr	r2, [r7, #0]
 8009c5c:	6879      	ldr	r1, [r7, #4]
 8009c5e:	68b8      	ldr	r0, [r7, #8]
 8009c60:	f7ff ff10 	bl	8009a84 <BSP_SD_ReadBlocks_DMA>
 8009c64:	4603      	mov	r3, r0
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d132      	bne.n	8009cd0 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8009c6a:	4b1c      	ldr	r3, [pc, #112]	@ (8009cdc <SD_read+0xa8>)
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8009c70:	f7f8 f842 	bl	8001cf8 <HAL_GetTick>
 8009c74:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8009c76:	bf00      	nop
 8009c78:	4b18      	ldr	r3, [pc, #96]	@ (8009cdc <SD_read+0xa8>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d108      	bne.n	8009c92 <SD_read+0x5e>
 8009c80:	f7f8 f83a 	bl	8001cf8 <HAL_GetTick>
 8009c84:	4602      	mov	r2, r0
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	1ad3      	subs	r3, r2, r3
 8009c8a:	f247 522f 	movw	r2, #29999	@ 0x752f
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	d9f2      	bls.n	8009c78 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8009c92:	4b12      	ldr	r3, [pc, #72]	@ (8009cdc <SD_read+0xa8>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d102      	bne.n	8009ca0 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	75fb      	strb	r3, [r7, #23]
 8009c9e:	e017      	b.n	8009cd0 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8009ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8009cdc <SD_read+0xa8>)
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8009ca6:	f7f8 f827 	bl	8001cf8 <HAL_GetTick>
 8009caa:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009cac:	e007      	b.n	8009cbe <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009cae:	f7ff ff1d 	bl	8009aec <BSP_SD_GetCardState>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d102      	bne.n	8009cbe <SD_read+0x8a>
          {
            res = RES_OK;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8009cbc:	e008      	b.n	8009cd0 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009cbe:	f7f8 f81b 	bl	8001cf8 <HAL_GetTick>
 8009cc2:	4602      	mov	r2, r0
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	1ad3      	subs	r3, r2, r3
 8009cc8:	f247 522f 	movw	r2, #29999	@ 0x752f
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d9ee      	bls.n	8009cae <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8009cd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3718      	adds	r7, #24
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
 8009cda:	bf00      	nop
 8009cdc:	2401fb50 	.word	0x2401fb50

08009ce0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b086      	sub	sp, #24
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	60b9      	str	r1, [r7, #8]
 8009ce8:	607a      	str	r2, [r7, #4]
 8009cea:	603b      	str	r3, [r7, #0]
 8009cec:	4603      	mov	r3, r0
 8009cee:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8009cf4:	4b24      	ldr	r3, [pc, #144]	@ (8009d88 <SD_write+0xa8>)
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8009cfa:	f247 5030 	movw	r0, #30000	@ 0x7530
 8009cfe:	f7ff ff34 	bl	8009b6a <SD_CheckStatusWithTimeout>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	da01      	bge.n	8009d0c <SD_write+0x2c>
  {
    return res;
 8009d08:	7dfb      	ldrb	r3, [r7, #23]
 8009d0a:	e038      	b.n	8009d7e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8009d0c:	683a      	ldr	r2, [r7, #0]
 8009d0e:	6879      	ldr	r1, [r7, #4]
 8009d10:	68b8      	ldr	r0, [r7, #8]
 8009d12:	f7ff fed1 	bl	8009ab8 <BSP_SD_WriteBlocks_DMA>
 8009d16:	4603      	mov	r3, r0
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d12f      	bne.n	8009d7c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8009d1c:	f7f7 ffec 	bl	8001cf8 <HAL_GetTick>
 8009d20:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8009d22:	bf00      	nop
 8009d24:	4b18      	ldr	r3, [pc, #96]	@ (8009d88 <SD_write+0xa8>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d108      	bne.n	8009d3e <SD_write+0x5e>
 8009d2c:	f7f7 ffe4 	bl	8001cf8 <HAL_GetTick>
 8009d30:	4602      	mov	r2, r0
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	1ad3      	subs	r3, r2, r3
 8009d36:	f247 522f 	movw	r2, #29999	@ 0x752f
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d9f2      	bls.n	8009d24 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8009d3e:	4b12      	ldr	r3, [pc, #72]	@ (8009d88 <SD_write+0xa8>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d102      	bne.n	8009d4c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8009d46:	2301      	movs	r3, #1
 8009d48:	75fb      	strb	r3, [r7, #23]
 8009d4a:	e017      	b.n	8009d7c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8009d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8009d88 <SD_write+0xa8>)
 8009d4e:	2200      	movs	r2, #0
 8009d50:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8009d52:	f7f7 ffd1 	bl	8001cf8 <HAL_GetTick>
 8009d56:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009d58:	e007      	b.n	8009d6a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009d5a:	f7ff fec7 	bl	8009aec <BSP_SD_GetCardState>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d102      	bne.n	8009d6a <SD_write+0x8a>
          {
            res = RES_OK;
 8009d64:	2300      	movs	r3, #0
 8009d66:	75fb      	strb	r3, [r7, #23]
            break;
 8009d68:	e008      	b.n	8009d7c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009d6a:	f7f7 ffc5 	bl	8001cf8 <HAL_GetTick>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	1ad3      	subs	r3, r2, r3
 8009d74:	f247 522f 	movw	r2, #29999	@ 0x752f
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d9ee      	bls.n	8009d5a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8009d7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3718      	adds	r7, #24
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}
 8009d86:	bf00      	nop
 8009d88:	2401fb4c 	.word	0x2401fb4c

08009d8c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b08c      	sub	sp, #48	@ 0x30
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	4603      	mov	r3, r0
 8009d94:	603a      	str	r2, [r7, #0]
 8009d96:	71fb      	strb	r3, [r7, #7]
 8009d98:	460b      	mov	r3, r1
 8009d9a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009da2:	4b25      	ldr	r3, [pc, #148]	@ (8009e38 <SD_ioctl+0xac>)
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	b2db      	uxtb	r3, r3
 8009da8:	f003 0301 	and.w	r3, r3, #1
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d001      	beq.n	8009db4 <SD_ioctl+0x28>
 8009db0:	2303      	movs	r3, #3
 8009db2:	e03c      	b.n	8009e2e <SD_ioctl+0xa2>

  switch (cmd)
 8009db4:	79bb      	ldrb	r3, [r7, #6]
 8009db6:	2b03      	cmp	r3, #3
 8009db8:	d834      	bhi.n	8009e24 <SD_ioctl+0x98>
 8009dba:	a201      	add	r2, pc, #4	@ (adr r2, 8009dc0 <SD_ioctl+0x34>)
 8009dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dc0:	08009dd1 	.word	0x08009dd1
 8009dc4:	08009dd9 	.word	0x08009dd9
 8009dc8:	08009df1 	.word	0x08009df1
 8009dcc:	08009e0b 	.word	0x08009e0b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8009dd6:	e028      	b.n	8009e2a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8009dd8:	f107 0308 	add.w	r3, r7, #8
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f7ff fe95 	bl	8009b0c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009de2:	6a3a      	ldr	r2, [r7, #32]
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009de8:	2300      	movs	r3, #0
 8009dea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8009dee:	e01c      	b.n	8009e2a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009df0:	f107 0308 	add.w	r3, r7, #8
 8009df4:	4618      	mov	r0, r3
 8009df6:	f7ff fe89 	bl	8009b0c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8009dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfc:	b29a      	uxth	r2, r3
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8009e02:	2300      	movs	r3, #0
 8009e04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8009e08:	e00f      	b.n	8009e2a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009e0a:	f107 0308 	add.w	r3, r7, #8
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f7ff fe7c 	bl	8009b0c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e16:	0a5a      	lsrs	r2, r3, #9
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8009e22:	e002      	b.n	8009e2a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8009e24:	2304      	movs	r3, #4
 8009e26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8009e2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3730      	adds	r7, #48	@ 0x30
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
 8009e36:	bf00      	nop
 8009e38:	2400000d 	.word	0x2400000d

08009e3c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8009e40:	4b03      	ldr	r3, [pc, #12]	@ (8009e50 <BSP_SD_WriteCpltCallback+0x14>)
 8009e42:	2201      	movs	r2, #1
 8009e44:	601a      	str	r2, [r3, #0]
}
 8009e46:	bf00      	nop
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr
 8009e50:	2401fb4c 	.word	0x2401fb4c

08009e54 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8009e54:	b480      	push	{r7}
 8009e56:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8009e58:	4b03      	ldr	r3, [pc, #12]	@ (8009e68 <BSP_SD_ReadCpltCallback+0x14>)
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	601a      	str	r2, [r3, #0]
}
 8009e5e:	bf00      	nop
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr
 8009e68:	2401fb50 	.word	0x2401fb50

08009e6c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b087      	sub	sp, #28
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	4613      	mov	r3, r2
 8009e78:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009e82:	4b1f      	ldr	r3, [pc, #124]	@ (8009f00 <FATFS_LinkDriverEx+0x94>)
 8009e84:	7a5b      	ldrb	r3, [r3, #9]
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d131      	bne.n	8009ef0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009e8c:	4b1c      	ldr	r3, [pc, #112]	@ (8009f00 <FATFS_LinkDriverEx+0x94>)
 8009e8e:	7a5b      	ldrb	r3, [r3, #9]
 8009e90:	b2db      	uxtb	r3, r3
 8009e92:	461a      	mov	r2, r3
 8009e94:	4b1a      	ldr	r3, [pc, #104]	@ (8009f00 <FATFS_LinkDriverEx+0x94>)
 8009e96:	2100      	movs	r1, #0
 8009e98:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009e9a:	4b19      	ldr	r3, [pc, #100]	@ (8009f00 <FATFS_LinkDriverEx+0x94>)
 8009e9c:	7a5b      	ldrb	r3, [r3, #9]
 8009e9e:	b2db      	uxtb	r3, r3
 8009ea0:	4a17      	ldr	r2, [pc, #92]	@ (8009f00 <FATFS_LinkDriverEx+0x94>)
 8009ea2:	009b      	lsls	r3, r3, #2
 8009ea4:	4413      	add	r3, r2
 8009ea6:	68fa      	ldr	r2, [r7, #12]
 8009ea8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009eaa:	4b15      	ldr	r3, [pc, #84]	@ (8009f00 <FATFS_LinkDriverEx+0x94>)
 8009eac:	7a5b      	ldrb	r3, [r3, #9]
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	4b13      	ldr	r3, [pc, #76]	@ (8009f00 <FATFS_LinkDriverEx+0x94>)
 8009eb4:	4413      	add	r3, r2
 8009eb6:	79fa      	ldrb	r2, [r7, #7]
 8009eb8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009eba:	4b11      	ldr	r3, [pc, #68]	@ (8009f00 <FATFS_LinkDriverEx+0x94>)
 8009ebc:	7a5b      	ldrb	r3, [r3, #9]
 8009ebe:	b2db      	uxtb	r3, r3
 8009ec0:	1c5a      	adds	r2, r3, #1
 8009ec2:	b2d1      	uxtb	r1, r2
 8009ec4:	4a0e      	ldr	r2, [pc, #56]	@ (8009f00 <FATFS_LinkDriverEx+0x94>)
 8009ec6:	7251      	strb	r1, [r2, #9]
 8009ec8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009eca:	7dbb      	ldrb	r3, [r7, #22]
 8009ecc:	3330      	adds	r3, #48	@ 0x30
 8009ece:	b2da      	uxtb	r2, r3
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	223a      	movs	r2, #58	@ 0x3a
 8009eda:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	3302      	adds	r3, #2
 8009ee0:	222f      	movs	r2, #47	@ 0x2f
 8009ee2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	3303      	adds	r3, #3
 8009ee8:	2200      	movs	r2, #0
 8009eea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009eec:	2300      	movs	r3, #0
 8009eee:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009ef0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	371c      	adds	r7, #28
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr
 8009efe:	bf00      	nop
 8009f00:	2401fb54 	.word	0x2401fb54

08009f04 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009f04:	b580      	push	{r7, lr}
 8009f06:	b082      	sub	sp, #8
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009f0e:	2200      	movs	r2, #0
 8009f10:	6839      	ldr	r1, [r7, #0]
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f7ff ffaa 	bl	8009e6c <FATFS_LinkDriverEx>
 8009f18:	4603      	mov	r3, r0
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3708      	adds	r7, #8
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}
	...

08009f24 <ai_log_err>:
#define ABNORMAL_LED_Pin       GPIO_PIN_1

volatile uint8_t classification_result = 0;  // 0 = Normal, 1 = Abnormal

static void ai_log_err(const ai_error err, const char *fct)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b082      	sub	sp, #8
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d009      	beq.n	8009f48 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8009f34:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8009f36:	461a      	mov	r2, r3
        err.type, err.code);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8009f3e:	6839      	ldr	r1, [r7, #0]
 8009f40:	4808      	ldr	r0, [pc, #32]	@ (8009f64 <ai_log_err+0x40>)
 8009f42:	f004 ff4f 	bl	800ede4 <iprintf>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
  /* USER CODE END log */
}
 8009f46:	e008      	b.n	8009f5a <ai_log_err+0x36>
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8009f48:	793b      	ldrb	r3, [r7, #4]
 8009f4a:	4619      	mov	r1, r3
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8009f52:	461a      	mov	r2, r3
 8009f54:	4804      	ldr	r0, [pc, #16]	@ (8009f68 <ai_log_err+0x44>)
 8009f56:	f004 ff45 	bl	800ede4 <iprintf>
}
 8009f5a:	bf00      	nop
 8009f5c:	3708      	adds	r7, #8
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	08011e60 	.word	0x08011e60
 8009f68:	08011e94 	.word	0x08011e94

08009f6c <ai_boostrap>:

static int ai_boostrap(ai_handle *act_addr)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b086      	sub	sp, #24
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_network_create_and_init(&network, act_addr, NULL);
 8009f74:	2200      	movs	r2, #0
 8009f76:	6879      	ldr	r1, [r7, #4]
 8009f78:	4828      	ldr	r0, [pc, #160]	@ (800a01c <ai_boostrap+0xb0>)
 8009f7a:	f000 fbcf 	bl	800a71c <ai_network_create_and_init>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8009f82:	7b3b      	ldrb	r3, [r7, #12]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d006      	beq.n	8009f96 <ai_boostrap+0x2a>
    ai_log_err(err, "ai_network_create_and_init");
 8009f88:	4925      	ldr	r1, [pc, #148]	@ (800a020 <ai_boostrap+0xb4>)
 8009f8a:	68f8      	ldr	r0, [r7, #12]
 8009f8c:	f7ff ffca 	bl	8009f24 <ai_log_err>
    return -1;
 8009f90:	f04f 33ff 	mov.w	r3, #4294967295
 8009f94:	e03e      	b.n	800a014 <ai_boostrap+0xa8>
  }

  ai_input = ai_network_inputs_get(network, NULL);
 8009f96:	4b21      	ldr	r3, [pc, #132]	@ (800a01c <ai_boostrap+0xb0>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	2100      	movs	r1, #0
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f000 fc3b 	bl	800a818 <ai_network_inputs_get>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	4a1f      	ldr	r2, [pc, #124]	@ (800a024 <ai_boostrap+0xb8>)
 8009fa6:	6013      	str	r3, [r2, #0]
  ai_output = ai_network_outputs_get(network, NULL);
 8009fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800a01c <ai_boostrap+0xb0>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2100      	movs	r1, #0
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f000 fc4c 	bl	800a84c <ai_network_outputs_get>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	4a1c      	ldr	r2, [pc, #112]	@ (800a028 <ai_boostrap+0xbc>)
 8009fb8:	6013      	str	r3, [r2, #0]

#if defined(AI_NETWORK_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_NETWORK_IN_NUM; idx++) {
 8009fba:	2300      	movs	r3, #0
 8009fbc:	617b      	str	r3, [r7, #20]
 8009fbe:	e00f      	b.n	8009fe0 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 8009fc0:	4b18      	ldr	r3, [pc, #96]	@ (800a024 <ai_boostrap+0xb8>)
 8009fc2:	6819      	ldr	r1, [r3, #0]
 8009fc4:	697a      	ldr	r2, [r7, #20]
 8009fc6:	4613      	mov	r3, r2
 8009fc8:	00db      	lsls	r3, r3, #3
 8009fca:	1a9b      	subs	r3, r3, r2
 8009fcc:	009b      	lsls	r3, r3, #2
 8009fce:	440b      	add	r3, r1
 8009fd0:	685a      	ldr	r2, [r3, #4]
 8009fd2:	4916      	ldr	r1, [pc, #88]	@ (800a02c <ai_boostrap+0xc0>)
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_NETWORK_IN_NUM; idx++) {
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	3301      	adds	r3, #1
 8009fde:	617b      	str	r3, [r7, #20]
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	ddec      	ble.n	8009fc0 <ai_boostrap+0x54>

#if defined(AI_NETWORK_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	613b      	str	r3, [r7, #16]
 8009fea:	e00f      	b.n	800a00c <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 8009fec:	4b0e      	ldr	r3, [pc, #56]	@ (800a028 <ai_boostrap+0xbc>)
 8009fee:	6819      	ldr	r1, [r3, #0]
 8009ff0:	693a      	ldr	r2, [r7, #16]
 8009ff2:	4613      	mov	r3, r2
 8009ff4:	00db      	lsls	r3, r3, #3
 8009ff6:	1a9b      	subs	r3, r3, r2
 8009ff8:	009b      	lsls	r3, r3, #2
 8009ffa:	440b      	add	r3, r1
 8009ffc:	685a      	ldr	r2, [r3, #4]
 8009ffe:	490c      	ldr	r1, [pc, #48]	@ (800a030 <ai_boostrap+0xc4>)
 800a000:	693b      	ldr	r3, [r7, #16]
 800a002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	3301      	adds	r3, #1
 800a00a:	613b      	str	r3, [r7, #16]
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	ddec      	ble.n	8009fec <ai_boostrap+0x80>
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 800a012:	2300      	movs	r3, #0
}
 800a014:	4618      	mov	r0, r3
 800a016:	3718      	adds	r7, #24
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}
 800a01c:	2405a2b0 	.word	0x2405a2b0
 800a020:	08011ec4 	.word	0x08011ec4
 800a024:	2405a2b4 	.word	0x2405a2b4
 800a028:	2405a2b8 	.word	0x2405a2b8
 800a02c:	2401fb60 	.word	0x2401fb60
 800a030:	2401fb64 	.word	0x2401fb64

0800a034 <ai_run>:

static int ai_run(void)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b082      	sub	sp, #8
 800a038:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_network_run(network, ai_input, ai_output);
 800a03a:	4b0f      	ldr	r3, [pc, #60]	@ (800a078 <ai_run+0x44>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	4a0f      	ldr	r2, [pc, #60]	@ (800a07c <ai_run+0x48>)
 800a040:	6811      	ldr	r1, [r2, #0]
 800a042:	4a0f      	ldr	r2, [pc, #60]	@ (800a080 <ai_run+0x4c>)
 800a044:	6812      	ldr	r2, [r2, #0]
 800a046:	4618      	mov	r0, r3
 800a048:	f000 fc56 	bl	800a8f8 <ai_network_run>
 800a04c:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2b01      	cmp	r3, #1
 800a052:	d00c      	beq.n	800a06e <ai_run+0x3a>
    ai_log_err(ai_network_get_error(network),
 800a054:	4b08      	ldr	r3, [pc, #32]	@ (800a078 <ai_run+0x44>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4618      	mov	r0, r3
 800a05a:	f000 fb3d 	bl	800a6d8 <ai_network_get_error>
 800a05e:	4603      	mov	r3, r0
 800a060:	4908      	ldr	r1, [pc, #32]	@ (800a084 <ai_run+0x50>)
 800a062:	4618      	mov	r0, r3
 800a064:	f7ff ff5e 	bl	8009f24 <ai_log_err>
        "ai_network_run");
    return -1;
 800a068:	f04f 33ff 	mov.w	r3, #4294967295
 800a06c:	e000      	b.n	800a070 <ai_run+0x3c>
  }

  return 0;
 800a06e:	2300      	movs	r3, #0
}
 800a070:	4618      	mov	r0, r3
 800a072:	3708      	adds	r7, #8
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}
 800a078:	2405a2b0 	.word	0x2405a2b0
 800a07c:	2405a2b4 	.word	0x2405a2b4
 800a080:	2405a2b8 	.word	0x2405a2b8
 800a084:	08011ee0 	.word	0x08011ee0

0800a088 <acquire_and_process_data>:

/* USER CODE BEGIN 2 */
int acquire_and_process_data(ai_i8* data[])
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
	// Giả sử bạn đã có buffer float32 mfcc_features[39*333] từ preprocessing
	  extern float32_t mfcc_features[39 * 333];  // Từ audio_preprocess.c

	  // Copy float32 → ai_float (model dùng float32)
	  ai_float* input_ptr = (ai_float*)data[0];  // Vì data_in_1 là ai_i8 nhưng model float32
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	60fb      	str	r3, [r7, #12]
	  if (AI_NETWORK_IN_1_SIZE != (39 * 333)) {
		printf("Input size mismatch!\r\n");
		return -1;
	  }

	  memcpy(input_ptr, mfcc_features, 39 * 333 * sizeof(ai_float));
 800a096:	f64c 22ec 	movw	r2, #51948	@ 0xcaec
 800a09a:	4904      	ldr	r1, [pc, #16]	@ (800a0ac <acquire_and_process_data+0x24>)
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f005 f8ae 	bl	800f1fe <memcpy>

	  return 0;
 800a0a2:	2300      	movs	r3, #0
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3710      	adds	r7, #16
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}
 800a0ac:	240062d4 	.word	0x240062d4

0800a0b0 <post_process>:
 * @brief  Post-process output và điều khiển LED PA1
 * @param  data[]: buffer output của AI
 * @retval 0
 */
int post_process(ai_i8* data[])
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b086      	sub	sp, #24
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  ai_float* output_ptr = (ai_float*)data[0];  // output là float32 [1×2]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	617b      	str	r3, [r7, #20]

  // Lấy 2 giá trị logits
  float score_normal   = output_ptr[0];
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	613b      	str	r3, [r7, #16]
  float score_abnormal = output_ptr[1];
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	685b      	ldr	r3, [r3, #4]
 800a0c8:	60fb      	str	r3, [r7, #12]

  // Quyết định class: argmax (hoặc softmax nếu cần probability)
  classification_result = (score_abnormal > score_normal) ? 1 : 0;
 800a0ca:	ed97 7a03 	vldr	s14, [r7, #12]
 800a0ce:	edd7 7a04 	vldr	s15, [r7, #16]
 800a0d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a0d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0da:	bfcc      	ite	gt
 800a0dc:	2301      	movgt	r3, #1
 800a0de:	2300      	movle	r3, #0
 800a0e0:	b2db      	uxtb	r3, r3
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	4b0e      	ldr	r3, [pc, #56]	@ (800a120 <post_process+0x70>)
 800a0e6:	701a      	strb	r2, [r3, #0]

  // Điều khiển LED PA1
  if (classification_result == 1) {
 800a0e8:	4b0d      	ldr	r3, [pc, #52]	@ (800a120 <post_process+0x70>)
 800a0ea:	781b      	ldrb	r3, [r3, #0]
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	2b01      	cmp	r3, #1
 800a0f0:	d108      	bne.n	800a104 <post_process+0x54>
    HAL_GPIO_WritePin(ABNORMAL_LED_GPIO_Port, ABNORMAL_LED_Pin, GPIO_PIN_SET);   // Bật LED abnormal
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	2102      	movs	r1, #2
 800a0f6:	480b      	ldr	r0, [pc, #44]	@ (800a124 <post_process+0x74>)
 800a0f8:	f7f8 fd9e 	bl	8002c38 <HAL_GPIO_WritePin>
    printf("Abnormal heart sound detected!\r\n");
 800a0fc:	480a      	ldr	r0, [pc, #40]	@ (800a128 <post_process+0x78>)
 800a0fe:	f004 fed9 	bl	800eeb4 <puts>
 800a102:	e007      	b.n	800a114 <post_process+0x64>
  } else {
    HAL_GPIO_WritePin(ABNORMAL_LED_GPIO_Port, ABNORMAL_LED_Pin, GPIO_PIN_RESET); // Tắt LED
 800a104:	2200      	movs	r2, #0
 800a106:	2102      	movs	r1, #2
 800a108:	4806      	ldr	r0, [pc, #24]	@ (800a124 <post_process+0x74>)
 800a10a:	f7f8 fd95 	bl	8002c38 <HAL_GPIO_WritePin>
    printf("Normal heart sound.\r\n");
 800a10e:	4807      	ldr	r0, [pc, #28]	@ (800a12c <post_process+0x7c>)
 800a110:	f004 fed0 	bl	800eeb4 <puts>
  }

  // Có thể gửi qua UART hoặc hiển thị LCD ở đây

  return 0;
 800a114:	2300      	movs	r3, #0
}
 800a116:	4618      	mov	r0, r3
 800a118:	3718      	adds	r7, #24
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}
 800a11e:	bf00      	nop
 800a120:	2405a2bc 	.word	0x2405a2bc
 800a124:	58020000 	.word	0x58020000
 800a128:	08011ef0 	.word	0x08011ef0
 800a12c:	08011f10 	.word	0x08011f10

0800a130 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	af00      	add	r7, sp, #0
  printf("\r\nX-CUBE-AI initialized for Heart Sound Classification\r\n");
 800a134:	4806      	ldr	r0, [pc, #24]	@ (800a150 <MX_X_CUBE_AI_Init+0x20>)
 800a136:	f004 febd 	bl	800eeb4 <puts>
  ai_boostrap(data_activations0);
 800a13a:	4806      	ldr	r0, [pc, #24]	@ (800a154 <MX_X_CUBE_AI_Init+0x24>)
 800a13c:	f7ff ff16 	bl	8009f6c <ai_boostrap>

  // Init LED PA1

  HAL_GPIO_WritePin(ABNORMAL_LED_GPIO_Port, ABNORMAL_LED_Pin, GPIO_PIN_RESET); // Tắt ban đầu
 800a140:	2200      	movs	r2, #0
 800a142:	2102      	movs	r1, #2
 800a144:	4804      	ldr	r0, [pc, #16]	@ (800a158 <MX_X_CUBE_AI_Init+0x28>)
 800a146:	f7f8 fd77 	bl	8002c38 <HAL_GPIO_WritePin>
}
 800a14a:	bf00      	nop
 800a14c:	bd80      	pop	{r7, pc}
 800a14e:	bf00      	nop
 800a150:	08011f28 	.word	0x08011f28
 800a154:	24000010 	.word	0x24000010
 800a158:	58020000 	.word	0x58020000

0800a15c <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b082      	sub	sp, #8
 800a160:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 800a162:	f04f 33ff 	mov.w	r3, #4294967295
 800a166:	607b      	str	r3, [r7, #4]

  printf("TEMPLATE - run - main loop\r\n");
 800a168:	4816      	ldr	r0, [pc, #88]	@ (800a1c4 <MX_X_CUBE_AI_Process+0x68>)
 800a16a:	f004 fea3 	bl	800eeb4 <puts>

  if (network) {
 800a16e:	4b16      	ldr	r3, [pc, #88]	@ (800a1c8 <MX_X_CUBE_AI_Process+0x6c>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d013      	beq.n	800a19e <MX_X_CUBE_AI_Process+0x42>

    do {
      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(data_ins);
 800a176:	4815      	ldr	r0, [pc, #84]	@ (800a1cc <MX_X_CUBE_AI_Process+0x70>)
 800a178:	f7ff ff86 	bl	800a088 <acquire_and_process_data>
 800a17c:	6078      	str	r0, [r7, #4]
      /* 2 - process the data - call inference engine */
      if (res == 0)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d102      	bne.n	800a18a <MX_X_CUBE_AI_Process+0x2e>
        res = ai_run();
 800a184:	f7ff ff56 	bl	800a034 <ai_run>
 800a188:	6078      	str	r0, [r7, #4]
      /* 3- post-process the predictions */
      if (res == 0)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d103      	bne.n	800a198 <MX_X_CUBE_AI_Process+0x3c>
        res = post_process(data_outs);
 800a190:	480f      	ldr	r0, [pc, #60]	@ (800a1d0 <MX_X_CUBE_AI_Process+0x74>)
 800a192:	f7ff ff8d 	bl	800a0b0 <post_process>
 800a196:	6078      	str	r0, [r7, #4]
    } while (res==0);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d0eb      	beq.n	800a176 <MX_X_CUBE_AI_Process+0x1a>
  }

  if (res) {
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d00a      	beq.n	800a1ba <MX_X_CUBE_AI_Process+0x5e>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 800a1a4:	2311      	movs	r3, #17
 800a1a6:	703b      	strb	r3, [r7, #0]
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	2210      	movs	r2, #16
 800a1ac:	f362 231f 	bfi	r3, r2, #8, #24
 800a1b0:	603b      	str	r3, [r7, #0]
    ai_log_err(err, "Process has FAILED");
 800a1b2:	4908      	ldr	r1, [pc, #32]	@ (800a1d4 <MX_X_CUBE_AI_Process+0x78>)
 800a1b4:	6838      	ldr	r0, [r7, #0]
 800a1b6:	f7ff feb5 	bl	8009f24 <ai_log_err>
  }
    /* USER CODE END 6 */
}
 800a1ba:	bf00      	nop
 800a1bc:	3708      	adds	r7, #8
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
 800a1c2:	bf00      	nop
 800a1c4:	08011f60 	.word	0x08011f60
 800a1c8:	2405a2b0 	.word	0x2405a2b0
 800a1cc:	2401fb60 	.word	0x2401fb60
 800a1d0:	2401fb64 	.word	0x2401fb64
 800a1d4:	08011f7c 	.word	0x08011f7c

0800a1d8 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b082      	sub	sp, #8
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
 800a1e0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800a1e2:	683a      	ldr	r2, [r7, #0]
 800a1e4:	2101      	movs	r1, #1
 800a1e6:	4875      	ldr	r0, [pc, #468]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a1e8:	f000 fc5e 	bl	800aaa8 <ai_platform_get_activations_map>
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	f000 80da 	beq.w	800a3a8 <network_configure_activations+0x1d0>
    /* Updating activations (byte) offsets */
    
    input_output_array.data = AI_PTR(g_network_activations_map[0] + 135476);
 800a1f4:	4b71      	ldr	r3, [pc, #452]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a1f6:	681a      	ldr	r2, [r3, #0]
 800a1f8:	4b71      	ldr	r3, [pc, #452]	@ (800a3c0 <network_configure_activations+0x1e8>)
 800a1fa:	4413      	add	r3, r2
 800a1fc:	4a71      	ldr	r2, [pc, #452]	@ (800a3c4 <network_configure_activations+0x1ec>)
 800a1fe:	6093      	str	r3, [r2, #8]
    input_output_array.data_start = AI_PTR(g_network_activations_map[0] + 135476);
 800a200:	4b6e      	ldr	r3, [pc, #440]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a202:	681a      	ldr	r2, [r3, #0]
 800a204:	4b6e      	ldr	r3, [pc, #440]	@ (800a3c0 <network_configure_activations+0x1e8>)
 800a206:	4413      	add	r3, r2
 800a208:	4a6e      	ldr	r2, [pc, #440]	@ (800a3c4 <network_configure_activations+0x1ec>)
 800a20a:	60d3      	str	r3, [r2, #12]
    _Reshape_output_0_to_chfirst_output_array.data = AI_PTR(g_network_activations_map[0] + 187424);
 800a20c:	4b6b      	ldr	r3, [pc, #428]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a20e:	681a      	ldr	r2, [r3, #0]
 800a210:	4b6d      	ldr	r3, [pc, #436]	@ (800a3c8 <network_configure_activations+0x1f0>)
 800a212:	4413      	add	r3, r2
 800a214:	4a6d      	ldr	r2, [pc, #436]	@ (800a3cc <network_configure_activations+0x1f4>)
 800a216:	6093      	str	r3, [r2, #8]
    _Reshape_output_0_to_chfirst_output_array.data_start = AI_PTR(g_network_activations_map[0] + 187424);
 800a218:	4b68      	ldr	r3, [pc, #416]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	4b6a      	ldr	r3, [pc, #424]	@ (800a3c8 <network_configure_activations+0x1f0>)
 800a21e:	4413      	add	r3, r2
 800a220:	4a6a      	ldr	r2, [pc, #424]	@ (800a3cc <network_configure_activations+0x1f4>)
 800a222:	60d3      	str	r3, [r2, #12]
    _stem_stem_0_Conv_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 239372);
 800a224:	4b65      	ldr	r3, [pc, #404]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	4b69      	ldr	r3, [pc, #420]	@ (800a3d0 <network_configure_activations+0x1f8>)
 800a22a:	4413      	add	r3, r2
 800a22c:	4a69      	ldr	r2, [pc, #420]	@ (800a3d4 <network_configure_activations+0x1fc>)
 800a22e:	6093      	str	r3, [r2, #8]
    _stem_stem_0_Conv_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 239372);
 800a230:	4b62      	ldr	r3, [pc, #392]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	4b66      	ldr	r3, [pc, #408]	@ (800a3d0 <network_configure_activations+0x1f8>)
 800a236:	4413      	add	r3, r2
 800a238:	4a66      	ldr	r2, [pc, #408]	@ (800a3d4 <network_configure_activations+0x1fc>)
 800a23a:	60d3      	str	r3, [r2, #12]
    _stem_stem_0_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 5440);
 800a23c:	4b5f      	ldr	r3, [pc, #380]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800a244:	4a64      	ldr	r2, [pc, #400]	@ (800a3d8 <network_configure_activations+0x200>)
 800a246:	6093      	str	r3, [r2, #8]
    _stem_stem_0_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5440);
 800a248:	4b5c      	ldr	r3, [pc, #368]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800a250:	4a61      	ldr	r2, [pc, #388]	@ (800a3d8 <network_configure_activations+0x200>)
 800a252:	60d3      	str	r3, [r2, #12]
    _stem_stem_2_Clip_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 5440);
 800a254:	4b59      	ldr	r3, [pc, #356]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800a25c:	4a5f      	ldr	r2, [pc, #380]	@ (800a3dc <network_configure_activations+0x204>)
 800a25e:	6093      	str	r3, [r2, #8]
    _stem_stem_2_Clip_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5440);
 800a260:	4b56      	ldr	r3, [pc, #344]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800a268:	4a5c      	ldr	r2, [pc, #368]	@ (800a3dc <network_configure_activations+0x204>)
 800a26a:	60d3      	str	r3, [r2, #12]
    _features_features_0_depthwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800a26c:	4b53      	ldr	r3, [pc, #332]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a5b      	ldr	r2, [pc, #364]	@ (800a3e0 <network_configure_activations+0x208>)
 800a272:	6093      	str	r3, [r2, #8]
    _features_features_0_depthwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800a274:	4b51      	ldr	r3, [pc, #324]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a59      	ldr	r2, [pc, #356]	@ (800a3e0 <network_configure_activations+0x208>)
 800a27a:	60d3      	str	r3, [r2, #12]
    _features_features_0_pointwise_Conv_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 53760);
 800a27c:	4b4f      	ldr	r3, [pc, #316]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f503 4352 	add.w	r3, r3, #53760	@ 0xd200
 800a284:	4a57      	ldr	r2, [pc, #348]	@ (800a3e4 <network_configure_activations+0x20c>)
 800a286:	6093      	str	r3, [r2, #8]
    _features_features_0_pointwise_Conv_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 53760);
 800a288:	4b4c      	ldr	r3, [pc, #304]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f503 4352 	add.w	r3, r3, #53760	@ 0xd200
 800a290:	4a54      	ldr	r2, [pc, #336]	@ (800a3e4 <network_configure_activations+0x20c>)
 800a292:	60d3      	str	r3, [r2, #12]
    _features_features_0_pointwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 53824);
 800a294:	4b49      	ldr	r3, [pc, #292]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a296:	681a      	ldr	r2, [r3, #0]
 800a298:	f24d 2340 	movw	r3, #53824	@ 0xd240
 800a29c:	4413      	add	r3, r2
 800a29e:	4a52      	ldr	r2, [pc, #328]	@ (800a3e8 <network_configure_activations+0x210>)
 800a2a0:	6093      	str	r3, [r2, #8]
    _features_features_0_pointwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 53824);
 800a2a2:	4b46      	ldr	r3, [pc, #280]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	f24d 2340 	movw	r3, #53824	@ 0xd240
 800a2aa:	4413      	add	r3, r2
 800a2ac:	4a4e      	ldr	r2, [pc, #312]	@ (800a3e8 <network_configure_activations+0x210>)
 800a2ae:	60d3      	str	r3, [r2, #12]
    _features_features_0_relu_Clip_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 53824);
 800a2b0:	4b42      	ldr	r3, [pc, #264]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a2b2:	681a      	ldr	r2, [r3, #0]
 800a2b4:	f24d 2340 	movw	r3, #53824	@ 0xd240
 800a2b8:	4413      	add	r3, r2
 800a2ba:	4a4c      	ldr	r2, [pc, #304]	@ (800a3ec <network_configure_activations+0x214>)
 800a2bc:	6093      	str	r3, [r2, #8]
    _features_features_0_relu_Clip_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 53824);
 800a2be:	4b3f      	ldr	r3, [pc, #252]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	f24d 2340 	movw	r3, #53824	@ 0xd240
 800a2c6:	4413      	add	r3, r2
 800a2c8:	4a48      	ldr	r2, [pc, #288]	@ (800a3ec <network_configure_activations+0x214>)
 800a2ca:	60d3      	str	r3, [r2, #12]
    _features_features_2_depthwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800a2cc:	4b3b      	ldr	r3, [pc, #236]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	4a47      	ldr	r2, [pc, #284]	@ (800a3f0 <network_configure_activations+0x218>)
 800a2d2:	6093      	str	r3, [r2, #8]
    _features_features_2_depthwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800a2d4:	4b39      	ldr	r3, [pc, #228]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a45      	ldr	r2, [pc, #276]	@ (800a3f0 <network_configure_activations+0x218>)
 800a2da:	60d3      	str	r3, [r2, #12]
    _features_features_2_pointwise_Conv_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 26880);
 800a2dc:	4b37      	ldr	r3, [pc, #220]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f503 43d2 	add.w	r3, r3, #26880	@ 0x6900
 800a2e4:	4a43      	ldr	r2, [pc, #268]	@ (800a3f4 <network_configure_activations+0x21c>)
 800a2e6:	6093      	str	r3, [r2, #8]
    _features_features_2_pointwise_Conv_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 26880);
 800a2e8:	4b34      	ldr	r3, [pc, #208]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f503 43d2 	add.w	r3, r3, #26880	@ 0x6900
 800a2f0:	4a40      	ldr	r2, [pc, #256]	@ (800a3f4 <network_configure_activations+0x21c>)
 800a2f2:	60d3      	str	r3, [r2, #12]
    _features_features_2_pointwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 27008);
 800a2f4:	4b31      	ldr	r3, [pc, #196]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f503 43d3 	add.w	r3, r3, #27008	@ 0x6980
 800a2fc:	4a3e      	ldr	r2, [pc, #248]	@ (800a3f8 <network_configure_activations+0x220>)
 800a2fe:	6093      	str	r3, [r2, #8]
    _features_features_2_pointwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 27008);
 800a300:	4b2e      	ldr	r3, [pc, #184]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f503 43d3 	add.w	r3, r3, #27008	@ 0x6980
 800a308:	4a3b      	ldr	r2, [pc, #236]	@ (800a3f8 <network_configure_activations+0x220>)
 800a30a:	60d3      	str	r3, [r2, #12]
    _features_features_2_relu_Clip_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 80768);
 800a30c:	4b2b      	ldr	r3, [pc, #172]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	4b3a      	ldr	r3, [pc, #232]	@ (800a3fc <network_configure_activations+0x224>)
 800a312:	4413      	add	r3, r2
 800a314:	4a3a      	ldr	r2, [pc, #232]	@ (800a400 <network_configure_activations+0x228>)
 800a316:	6093      	str	r3, [r2, #8]
    _features_features_2_relu_Clip_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 80768);
 800a318:	4b28      	ldr	r3, [pc, #160]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a31a:	681a      	ldr	r2, [r3, #0]
 800a31c:	4b37      	ldr	r3, [pc, #220]	@ (800a3fc <network_configure_activations+0x224>)
 800a31e:	4413      	add	r3, r2
 800a320:	4a37      	ldr	r2, [pc, #220]	@ (800a400 <network_configure_activations+0x228>)
 800a322:	60d3      	str	r3, [r2, #12]
    _features_features_4_depthwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800a324:	4b25      	ldr	r3, [pc, #148]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4a36      	ldr	r2, [pc, #216]	@ (800a404 <network_configure_activations+0x22c>)
 800a32a:	6093      	str	r3, [r2, #8]
    _features_features_4_depthwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800a32c:	4b23      	ldr	r3, [pc, #140]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a34      	ldr	r2, [pc, #208]	@ (800a404 <network_configure_activations+0x22c>)
 800a332:	60d3      	str	r3, [r2, #12]
    _features_features_4_pointwise_Conv_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 16128);
 800a334:	4b21      	ldr	r3, [pc, #132]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f503 537c 	add.w	r3, r3, #16128	@ 0x3f00
 800a33c:	4a32      	ldr	r2, [pc, #200]	@ (800a408 <network_configure_activations+0x230>)
 800a33e:	6093      	str	r3, [r2, #8]
    _features_features_4_pointwise_Conv_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 16128);
 800a340:	4b1e      	ldr	r3, [pc, #120]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f503 537c 	add.w	r3, r3, #16128	@ 0x3f00
 800a348:	4a2f      	ldr	r2, [pc, #188]	@ (800a408 <network_configure_activations+0x230>)
 800a34a:	60d3      	str	r3, [r2, #12]
    _features_features_4_pointwise_Conv_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 16384);
 800a34c:	4b1b      	ldr	r3, [pc, #108]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a354:	4a2d      	ldr	r2, [pc, #180]	@ (800a40c <network_configure_activations+0x234>)
 800a356:	6093      	str	r3, [r2, #8]
    _features_features_4_pointwise_Conv_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 16384);
 800a358:	4b18      	ldr	r3, [pc, #96]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800a360:	4a2a      	ldr	r2, [pc, #168]	@ (800a40c <network_configure_activations+0x234>)
 800a362:	60d3      	str	r3, [r2, #12]
    _features_features_4_relu_Clip_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 48640);
 800a364:	4b15      	ldr	r3, [pc, #84]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f503 433e 	add.w	r3, r3, #48640	@ 0xbe00
 800a36c:	4a28      	ldr	r2, [pc, #160]	@ (800a410 <network_configure_activations+0x238>)
 800a36e:	6093      	str	r3, [r2, #8]
    _features_features_4_relu_Clip_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 48640);
 800a370:	4b12      	ldr	r3, [pc, #72]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f503 433e 	add.w	r3, r3, #48640	@ 0xbe00
 800a378:	4a25      	ldr	r2, [pc, #148]	@ (800a410 <network_configure_activations+0x238>)
 800a37a:	60d3      	str	r3, [r2, #12]
    _pool_GlobalAveragePool_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 800a37c:	4b0f      	ldr	r3, [pc, #60]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	4a24      	ldr	r2, [pc, #144]	@ (800a414 <network_configure_activations+0x23c>)
 800a382:	6093      	str	r3, [r2, #8]
    _pool_GlobalAveragePool_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800a384:	4b0d      	ldr	r3, [pc, #52]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a22      	ldr	r2, [pc, #136]	@ (800a414 <network_configure_activations+0x23c>)
 800a38a:	60d3      	str	r3, [r2, #12]
    output_output_array.data = AI_PTR(g_network_activations_map[0] + 512);
 800a38c:	4b0b      	ldr	r3, [pc, #44]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800a394:	4a20      	ldr	r2, [pc, #128]	@ (800a418 <network_configure_activations+0x240>)
 800a396:	6093      	str	r3, [r2, #8]
    output_output_array.data_start = AI_PTR(g_network_activations_map[0] + 512);
 800a398:	4b08      	ldr	r3, [pc, #32]	@ (800a3bc <network_configure_activations+0x1e4>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800a3a0:	4a1d      	ldr	r2, [pc, #116]	@ (800a418 <network_configure_activations+0x240>)
 800a3a2:	60d3      	str	r3, [r2, #12]
    return true;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	e005      	b.n	800a3b4 <network_configure_activations+0x1dc>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 800a3a8:	2213      	movs	r2, #19
 800a3aa:	2130      	movs	r1, #48	@ 0x30
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 fbfb 	bl	800aba8 <ai_platform_network_set_error>
  return false;
 800a3b2:	2300      	movs	r3, #0
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	3708      	adds	r7, #8
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}
 800a3bc:	2405a2c0 	.word	0x2405a2c0
 800a3c0:	00021134 	.word	0x00021134
 800a3c4:	24000014 	.word	0x24000014
 800a3c8:	0002dc20 	.word	0x0002dc20
 800a3cc:	24000024 	.word	0x24000024
 800a3d0:	0003a70c 	.word	0x0003a70c
 800a3d4:	24000204 	.word	0x24000204
 800a3d8:	24000034 	.word	0x24000034
 800a3dc:	24000044 	.word	0x24000044
 800a3e0:	24000054 	.word	0x24000054
 800a3e4:	24000214 	.word	0x24000214
 800a3e8:	24000064 	.word	0x24000064
 800a3ec:	24000074 	.word	0x24000074
 800a3f0:	24000084 	.word	0x24000084
 800a3f4:	24000224 	.word	0x24000224
 800a3f8:	24000094 	.word	0x24000094
 800a3fc:	00013b80 	.word	0x00013b80
 800a400:	240000a4 	.word	0x240000a4
 800a404:	240000b4 	.word	0x240000b4
 800a408:	24000234 	.word	0x24000234
 800a40c:	240000c4 	.word	0x240000c4
 800a410:	240000d4 	.word	0x240000d4
 800a414:	240000e4 	.word	0x240000e4
 800a418:	240000f4 	.word	0x240000f4

0800a41c <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
 800a424:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 800a426:	683a      	ldr	r2, [r7, #0]
 800a428:	2101      	movs	r1, #1
 800a42a:	489a      	ldr	r0, [pc, #616]	@ (800a694 <network_configure_weights+0x278>)
 800a42c:	f000 fae4 	bl	800a9f8 <ai_platform_get_weights_map>
 800a430:	4603      	mov	r3, r0
 800a432:	2b00      	cmp	r3, #0
 800a434:	f000 8124 	beq.w	800a680 <network_configure_weights+0x264>
    /* Updating weights (byte) offsets */
    
    _stem_stem_0_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800a438:	4b97      	ldr	r3, [pc, #604]	@ (800a698 <network_configure_weights+0x27c>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a440:	4a95      	ldr	r2, [pc, #596]	@ (800a698 <network_configure_weights+0x27c>)
 800a442:	6013      	str	r3, [r2, #0]
    _stem_stem_0_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 800a444:	4b93      	ldr	r3, [pc, #588]	@ (800a694 <network_configure_weights+0x278>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	4a93      	ldr	r2, [pc, #588]	@ (800a698 <network_configure_weights+0x27c>)
 800a44a:	6093      	str	r3, [r2, #8]
    _stem_stem_0_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 800a44c:	4b91      	ldr	r3, [pc, #580]	@ (800a694 <network_configure_weights+0x278>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	4a91      	ldr	r2, [pc, #580]	@ (800a698 <network_configure_weights+0x27c>)
 800a452:	60d3      	str	r3, [r2, #12]
    _stem_stem_0_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800a454:	4b91      	ldr	r3, [pc, #580]	@ (800a69c <network_configure_weights+0x280>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a45c:	4a8f      	ldr	r2, [pc, #572]	@ (800a69c <network_configure_weights+0x280>)
 800a45e:	6013      	str	r3, [r2, #0]
    _stem_stem_0_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 576);
 800a460:	4b8c      	ldr	r3, [pc, #560]	@ (800a694 <network_configure_weights+0x278>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800a468:	4a8c      	ldr	r2, [pc, #560]	@ (800a69c <network_configure_weights+0x280>)
 800a46a:	6093      	str	r3, [r2, #8]
    _stem_stem_0_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 576);
 800a46c:	4b89      	ldr	r3, [pc, #548]	@ (800a694 <network_configure_weights+0x278>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 800a474:	4a89      	ldr	r2, [pc, #548]	@ (800a69c <network_configure_weights+0x280>)
 800a476:	60d3      	str	r3, [r2, #12]
    _features_features_0_depthwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800a478:	4b89      	ldr	r3, [pc, #548]	@ (800a6a0 <network_configure_weights+0x284>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a480:	4a87      	ldr	r2, [pc, #540]	@ (800a6a0 <network_configure_weights+0x284>)
 800a482:	6013      	str	r3, [r2, #0]
    _features_features_0_depthwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 640);
 800a484:	4b83      	ldr	r3, [pc, #524]	@ (800a694 <network_configure_weights+0x278>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800a48c:	4a84      	ldr	r2, [pc, #528]	@ (800a6a0 <network_configure_weights+0x284>)
 800a48e:	6093      	str	r3, [r2, #8]
    _features_features_0_depthwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 640);
 800a490:	4b80      	ldr	r3, [pc, #512]	@ (800a694 <network_configure_weights+0x278>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800a498:	4a81      	ldr	r2, [pc, #516]	@ (800a6a0 <network_configure_weights+0x284>)
 800a49a:	60d3      	str	r3, [r2, #12]
    _features_features_0_depthwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800a49c:	4b81      	ldr	r3, [pc, #516]	@ (800a6a4 <network_configure_weights+0x288>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a4a4:	4a7f      	ldr	r2, [pc, #508]	@ (800a6a4 <network_configure_weights+0x288>)
 800a4a6:	6013      	str	r3, [r2, #0]
    _features_features_0_depthwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 1216);
 800a4a8:	4b7a      	ldr	r3, [pc, #488]	@ (800a694 <network_configure_weights+0x278>)
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f503 6398 	add.w	r3, r3, #1216	@ 0x4c0
 800a4b0:	4a7c      	ldr	r2, [pc, #496]	@ (800a6a4 <network_configure_weights+0x288>)
 800a4b2:	6093      	str	r3, [r2, #8]
    _features_features_0_depthwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 1216);
 800a4b4:	4b77      	ldr	r3, [pc, #476]	@ (800a694 <network_configure_weights+0x278>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f503 6398 	add.w	r3, r3, #1216	@ 0x4c0
 800a4bc:	4a79      	ldr	r2, [pc, #484]	@ (800a6a4 <network_configure_weights+0x288>)
 800a4be:	60d3      	str	r3, [r2, #12]
    _features_features_0_pointwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800a4c0:	4b79      	ldr	r3, [pc, #484]	@ (800a6a8 <network_configure_weights+0x28c>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a4c8:	4a77      	ldr	r2, [pc, #476]	@ (800a6a8 <network_configure_weights+0x28c>)
 800a4ca:	6013      	str	r3, [r2, #0]
    _features_features_0_pointwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 1280);
 800a4cc:	4b71      	ldr	r3, [pc, #452]	@ (800a694 <network_configure_weights+0x278>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4d4:	4a74      	ldr	r2, [pc, #464]	@ (800a6a8 <network_configure_weights+0x28c>)
 800a4d6:	6093      	str	r3, [r2, #8]
    _features_features_0_pointwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 1280);
 800a4d8:	4b6e      	ldr	r3, [pc, #440]	@ (800a694 <network_configure_weights+0x278>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a4e0:	4a71      	ldr	r2, [pc, #452]	@ (800a6a8 <network_configure_weights+0x28c>)
 800a4e2:	60d3      	str	r3, [r2, #12]
    _features_features_0_pointwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800a4e4:	4b71      	ldr	r3, [pc, #452]	@ (800a6ac <network_configure_weights+0x290>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a4ec:	4a6f      	ldr	r2, [pc, #444]	@ (800a6ac <network_configure_weights+0x290>)
 800a4ee:	6013      	str	r3, [r2, #0]
    _features_features_0_pointwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 3328);
 800a4f0:	4b68      	ldr	r3, [pc, #416]	@ (800a694 <network_configure_weights+0x278>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f503 6350 	add.w	r3, r3, #3328	@ 0xd00
 800a4f8:	4a6c      	ldr	r2, [pc, #432]	@ (800a6ac <network_configure_weights+0x290>)
 800a4fa:	6093      	str	r3, [r2, #8]
    _features_features_0_pointwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 3328);
 800a4fc:	4b65      	ldr	r3, [pc, #404]	@ (800a694 <network_configure_weights+0x278>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f503 6350 	add.w	r3, r3, #3328	@ 0xd00
 800a504:	4a69      	ldr	r2, [pc, #420]	@ (800a6ac <network_configure_weights+0x290>)
 800a506:	60d3      	str	r3, [r2, #12]
    _features_features_2_depthwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800a508:	4b69      	ldr	r3, [pc, #420]	@ (800a6b0 <network_configure_weights+0x294>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a510:	4a67      	ldr	r2, [pc, #412]	@ (800a6b0 <network_configure_weights+0x294>)
 800a512:	6013      	str	r3, [r2, #0]
    _features_features_2_depthwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 3456);
 800a514:	4b5f      	ldr	r3, [pc, #380]	@ (800a694 <network_configure_weights+0x278>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f503 6358 	add.w	r3, r3, #3456	@ 0xd80
 800a51c:	4a64      	ldr	r2, [pc, #400]	@ (800a6b0 <network_configure_weights+0x294>)
 800a51e:	6093      	str	r3, [r2, #8]
    _features_features_2_depthwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 3456);
 800a520:	4b5c      	ldr	r3, [pc, #368]	@ (800a694 <network_configure_weights+0x278>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f503 6358 	add.w	r3, r3, #3456	@ 0xd80
 800a528:	4a61      	ldr	r2, [pc, #388]	@ (800a6b0 <network_configure_weights+0x294>)
 800a52a:	60d3      	str	r3, [r2, #12]
    _features_features_2_depthwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800a52c:	4b61      	ldr	r3, [pc, #388]	@ (800a6b4 <network_configure_weights+0x298>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a534:	4a5f      	ldr	r2, [pc, #380]	@ (800a6b4 <network_configure_weights+0x298>)
 800a536:	6013      	str	r3, [r2, #0]
    _features_features_2_depthwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 4608);
 800a538:	4b56      	ldr	r3, [pc, #344]	@ (800a694 <network_configure_weights+0x278>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 800a540:	4a5c      	ldr	r2, [pc, #368]	@ (800a6b4 <network_configure_weights+0x298>)
 800a542:	6093      	str	r3, [r2, #8]
    _features_features_2_depthwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 4608);
 800a544:	4b53      	ldr	r3, [pc, #332]	@ (800a694 <network_configure_weights+0x278>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 800a54c:	4a59      	ldr	r2, [pc, #356]	@ (800a6b4 <network_configure_weights+0x298>)
 800a54e:	60d3      	str	r3, [r2, #12]
    _features_features_2_pointwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800a550:	4b59      	ldr	r3, [pc, #356]	@ (800a6b8 <network_configure_weights+0x29c>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a558:	4a57      	ldr	r2, [pc, #348]	@ (800a6b8 <network_configure_weights+0x29c>)
 800a55a:	6013      	str	r3, [r2, #0]
    _features_features_2_pointwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 4736);
 800a55c:	4b4d      	ldr	r3, [pc, #308]	@ (800a694 <network_configure_weights+0x278>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f503 5394 	add.w	r3, r3, #4736	@ 0x1280
 800a564:	4a54      	ldr	r2, [pc, #336]	@ (800a6b8 <network_configure_weights+0x29c>)
 800a566:	6093      	str	r3, [r2, #8]
    _features_features_2_pointwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 4736);
 800a568:	4b4a      	ldr	r3, [pc, #296]	@ (800a694 <network_configure_weights+0x278>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f503 5394 	add.w	r3, r3, #4736	@ 0x1280
 800a570:	4a51      	ldr	r2, [pc, #324]	@ (800a6b8 <network_configure_weights+0x29c>)
 800a572:	60d3      	str	r3, [r2, #12]
    _features_features_2_pointwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800a574:	4b51      	ldr	r3, [pc, #324]	@ (800a6bc <network_configure_weights+0x2a0>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a57c:	4a4f      	ldr	r2, [pc, #316]	@ (800a6bc <network_configure_weights+0x2a0>)
 800a57e:	6013      	str	r3, [r2, #0]
    _features_features_2_pointwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 12928);
 800a580:	4b44      	ldr	r3, [pc, #272]	@ (800a694 <network_configure_weights+0x278>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f503 534a 	add.w	r3, r3, #12928	@ 0x3280
 800a588:	4a4c      	ldr	r2, [pc, #304]	@ (800a6bc <network_configure_weights+0x2a0>)
 800a58a:	6093      	str	r3, [r2, #8]
    _features_features_2_pointwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 12928);
 800a58c:	4b41      	ldr	r3, [pc, #260]	@ (800a694 <network_configure_weights+0x278>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f503 534a 	add.w	r3, r3, #12928	@ 0x3280
 800a594:	4a49      	ldr	r2, [pc, #292]	@ (800a6bc <network_configure_weights+0x2a0>)
 800a596:	60d3      	str	r3, [r2, #12]
    _features_features_4_depthwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800a598:	4b49      	ldr	r3, [pc, #292]	@ (800a6c0 <network_configure_weights+0x2a4>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a5a0:	4a47      	ldr	r2, [pc, #284]	@ (800a6c0 <network_configure_weights+0x2a4>)
 800a5a2:	6013      	str	r3, [r2, #0]
    _features_features_4_depthwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 13184);
 800a5a4:	4b3b      	ldr	r3, [pc, #236]	@ (800a694 <network_configure_weights+0x278>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f503 534e 	add.w	r3, r3, #13184	@ 0x3380
 800a5ac:	4a44      	ldr	r2, [pc, #272]	@ (800a6c0 <network_configure_weights+0x2a4>)
 800a5ae:	6093      	str	r3, [r2, #8]
    _features_features_4_depthwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 13184);
 800a5b0:	4b38      	ldr	r3, [pc, #224]	@ (800a694 <network_configure_weights+0x278>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f503 534e 	add.w	r3, r3, #13184	@ 0x3380
 800a5b8:	4a41      	ldr	r2, [pc, #260]	@ (800a6c0 <network_configure_weights+0x2a4>)
 800a5ba:	60d3      	str	r3, [r2, #12]
    _features_features_4_depthwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800a5bc:	4b41      	ldr	r3, [pc, #260]	@ (800a6c4 <network_configure_weights+0x2a8>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a5c4:	4a3f      	ldr	r2, [pc, #252]	@ (800a6c4 <network_configure_weights+0x2a8>)
 800a5c6:	6013      	str	r3, [r2, #0]
    _features_features_4_depthwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 15488);
 800a5c8:	4b32      	ldr	r3, [pc, #200]	@ (800a694 <network_configure_weights+0x278>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	f503 5372 	add.w	r3, r3, #15488	@ 0x3c80
 800a5d0:	4a3c      	ldr	r2, [pc, #240]	@ (800a6c4 <network_configure_weights+0x2a8>)
 800a5d2:	6093      	str	r3, [r2, #8]
    _features_features_4_depthwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 15488);
 800a5d4:	4b2f      	ldr	r3, [pc, #188]	@ (800a694 <network_configure_weights+0x278>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f503 5372 	add.w	r3, r3, #15488	@ 0x3c80
 800a5dc:	4a39      	ldr	r2, [pc, #228]	@ (800a6c4 <network_configure_weights+0x2a8>)
 800a5de:	60d3      	str	r3, [r2, #12]
    _features_features_4_pointwise_Conv_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 800a5e0:	4b39      	ldr	r3, [pc, #228]	@ (800a6c8 <network_configure_weights+0x2ac>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a5e8:	4a37      	ldr	r2, [pc, #220]	@ (800a6c8 <network_configure_weights+0x2ac>)
 800a5ea:	6013      	str	r3, [r2, #0]
    _features_features_4_pointwise_Conv_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 15744);
 800a5ec:	4b29      	ldr	r3, [pc, #164]	@ (800a694 <network_configure_weights+0x278>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f503 5376 	add.w	r3, r3, #15744	@ 0x3d80
 800a5f4:	4a34      	ldr	r2, [pc, #208]	@ (800a6c8 <network_configure_weights+0x2ac>)
 800a5f6:	6093      	str	r3, [r2, #8]
    _features_features_4_pointwise_Conv_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 15744);
 800a5f8:	4b26      	ldr	r3, [pc, #152]	@ (800a694 <network_configure_weights+0x278>)
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f503 5376 	add.w	r3, r3, #15744	@ 0x3d80
 800a600:	4a31      	ldr	r2, [pc, #196]	@ (800a6c8 <network_configure_weights+0x2ac>)
 800a602:	60d3      	str	r3, [r2, #12]
    _features_features_4_pointwise_Conv_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 800a604:	4b31      	ldr	r3, [pc, #196]	@ (800a6cc <network_configure_weights+0x2b0>)
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a60c:	4a2f      	ldr	r2, [pc, #188]	@ (800a6cc <network_configure_weights+0x2b0>)
 800a60e:	6013      	str	r3, [r2, #0]
    _features_features_4_pointwise_Conv_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 48512);
 800a610:	4b20      	ldr	r3, [pc, #128]	@ (800a694 <network_configure_weights+0x278>)
 800a612:	681a      	ldr	r2, [r3, #0]
 800a614:	f64b 5380 	movw	r3, #48512	@ 0xbd80
 800a618:	4413      	add	r3, r2
 800a61a:	4a2c      	ldr	r2, [pc, #176]	@ (800a6cc <network_configure_weights+0x2b0>)
 800a61c:	6093      	str	r3, [r2, #8]
    _features_features_4_pointwise_Conv_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 48512);
 800a61e:	4b1d      	ldr	r3, [pc, #116]	@ (800a694 <network_configure_weights+0x278>)
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	f64b 5380 	movw	r3, #48512	@ 0xbd80
 800a626:	4413      	add	r3, r2
 800a628:	4a28      	ldr	r2, [pc, #160]	@ (800a6cc <network_configure_weights+0x2b0>)
 800a62a:	60d3      	str	r3, [r2, #12]
    output_weights_array.format |= AI_FMT_FLAG_CONST;
 800a62c:	4b28      	ldr	r3, [pc, #160]	@ (800a6d0 <network_configure_weights+0x2b4>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a634:	4a26      	ldr	r2, [pc, #152]	@ (800a6d0 <network_configure_weights+0x2b4>)
 800a636:	6013      	str	r3, [r2, #0]
    output_weights_array.data = AI_PTR(g_network_weights_map[0] + 49024);
 800a638:	4b16      	ldr	r3, [pc, #88]	@ (800a694 <network_configure_weights+0x278>)
 800a63a:	681a      	ldr	r2, [r3, #0]
 800a63c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a640:	4413      	add	r3, r2
 800a642:	4a23      	ldr	r2, [pc, #140]	@ (800a6d0 <network_configure_weights+0x2b4>)
 800a644:	6093      	str	r3, [r2, #8]
    output_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 49024);
 800a646:	4b13      	ldr	r3, [pc, #76]	@ (800a694 <network_configure_weights+0x278>)
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a64e:	4413      	add	r3, r2
 800a650:	4a1f      	ldr	r2, [pc, #124]	@ (800a6d0 <network_configure_weights+0x2b4>)
 800a652:	60d3      	str	r3, [r2, #12]
    output_bias_array.format |= AI_FMT_FLAG_CONST;
 800a654:	4b1f      	ldr	r3, [pc, #124]	@ (800a6d4 <network_configure_weights+0x2b8>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a65c:	4a1d      	ldr	r2, [pc, #116]	@ (800a6d4 <network_configure_weights+0x2b8>)
 800a65e:	6013      	str	r3, [r2, #0]
    output_bias_array.data = AI_PTR(g_network_weights_map[0] + 50048);
 800a660:	4b0c      	ldr	r3, [pc, #48]	@ (800a694 <network_configure_weights+0x278>)
 800a662:	681a      	ldr	r2, [r3, #0]
 800a664:	f24c 3380 	movw	r3, #50048	@ 0xc380
 800a668:	4413      	add	r3, r2
 800a66a:	4a1a      	ldr	r2, [pc, #104]	@ (800a6d4 <network_configure_weights+0x2b8>)
 800a66c:	6093      	str	r3, [r2, #8]
    output_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 50048);
 800a66e:	4b09      	ldr	r3, [pc, #36]	@ (800a694 <network_configure_weights+0x278>)
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	f24c 3380 	movw	r3, #50048	@ 0xc380
 800a676:	4413      	add	r3, r2
 800a678:	4a16      	ldr	r2, [pc, #88]	@ (800a6d4 <network_configure_weights+0x2b8>)
 800a67a:	60d3      	str	r3, [r2, #12]
    return true;
 800a67c:	2301      	movs	r3, #1
 800a67e:	e005      	b.n	800a68c <network_configure_weights+0x270>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800a680:	2212      	movs	r2, #18
 800a682:	2130      	movs	r1, #48	@ 0x30
 800a684:	6878      	ldr	r0, [r7, #4]
 800a686:	f000 fa8f 	bl	800aba8 <ai_platform_network_set_error>
  return false;
 800a68a:	2300      	movs	r3, #0
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3708      	adds	r7, #8
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}
 800a694:	2405a2c4 	.word	0x2405a2c4
 800a698:	24000104 	.word	0x24000104
 800a69c:	24000114 	.word	0x24000114
 800a6a0:	24000124 	.word	0x24000124
 800a6a4:	24000134 	.word	0x24000134
 800a6a8:	24000144 	.word	0x24000144
 800a6ac:	24000154 	.word	0x24000154
 800a6b0:	24000164 	.word	0x24000164
 800a6b4:	24000174 	.word	0x24000174
 800a6b8:	24000184 	.word	0x24000184
 800a6bc:	24000194 	.word	0x24000194
 800a6c0:	240001a4 	.word	0x240001a4
 800a6c4:	240001b4 	.word	0x240001b4
 800a6c8:	240001c4 	.word	0x240001c4
 800a6cc:	240001d4 	.word	0x240001d4
 800a6d0:	240001e4 	.word	0x240001e4
 800a6d4:	240001f4 	.word	0x240001f4

0800a6d8 <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b082      	sub	sp, #8
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 fa55 	bl	800ab90 <ai_platform_network_get_error>
 800a6e6:	4603      	mov	r3, r0
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3708      	adds	r7, #8
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b084      	sub	sp, #16
 800a6f4:	af02      	add	r7, sp, #8
 800a6f6:	6078      	str	r0, [r7, #4]
 800a6f8:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	9301      	str	r3, [sp, #4]
 800a6fe:	2305      	movs	r3, #5
 800a700:	9300      	str	r3, [sp, #0]
 800a702:	2301      	movs	r3, #1
 800a704:	4a04      	ldr	r2, [pc, #16]	@ (800a718 <ai_network_create+0x28>)
 800a706:	6839      	ldr	r1, [r7, #0]
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f000 fb43 	bl	800ad94 <ai_platform_network_create>
 800a70e:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800a710:	4618      	mov	r0, r3
 800a712:	3708      	adds	r7, #8
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}
 800a718:	240011fc 	.word	0x240011fc

0800a71c <ai_network_create_and_init>:


AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b094      	sub	sp, #80	@ 0x50
 800a720:	af00      	add	r7, sp, #0
 800a722:	60f8      	str	r0, [r7, #12]
 800a724:	60b9      	str	r1, [r7, #8]
 800a726:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 800a728:	2100      	movs	r1, #0
 800a72a:	68f8      	ldr	r0, [r7, #12]
 800a72c:	f7ff ffe0 	bl	800a6f0 <ai_network_create>
 800a730:	4603      	mov	r3, r0
 800a732:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 800a734:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d001      	beq.n	800a740 <ai_network_create_and_init+0x24>
    return err;
 800a73c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a73e:	e067      	b.n	800a810 <ai_network_create_and_init+0xf4>
  }
  
  if (ai_network_data_params_get(&params) != true) {
 800a740:	f107 0310 	add.w	r3, r7, #16
 800a744:	4618      	mov	r0, r3
 800a746:	f000 f8e7 	bl	800a918 <ai_network_data_params_get>
 800a74a:	4603      	mov	r3, r0
 800a74c:	f083 0301 	eor.w	r3, r3, #1
 800a750:	b2db      	uxtb	r3, r3
 800a752:	2b00      	cmp	r3, #0
 800a754:	d008      	beq.n	800a768 <ai_network_create_and_init+0x4c>
    err = ai_network_get_error(*network);
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	4618      	mov	r0, r3
 800a75c:	f7ff ffbc 	bl	800a6d8 <ai_network_get_error>
 800a760:	4603      	mov	r3, r0
 800a762:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 800a764:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a766:	e053      	b.n	800a810 <ai_network_create_and_init+0xf4>
  }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 800a768:	2300      	movs	r3, #0
 800a76a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800a76e:	e012      	b.n	800a796 <ai_network_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 800a770:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 800a774:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800a778:	009b      	lsls	r3, r3, #2
 800a77a:	68ba      	ldr	r2, [r7, #8]
 800a77c:	4413      	add	r3, r2
 800a77e:	681a      	ldr	r2, [r3, #0]
 800a780:	f107 0310 	add.w	r3, r7, #16
 800a784:	330c      	adds	r3, #12
 800a786:	4618      	mov	r0, r3
 800a788:	f000 f928 	bl	800a9dc <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 800a78c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800a790:	3301      	adds	r3, #1
 800a792:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d004      	beq.n	800a7a6 <ai_network_create_and_init+0x8a>
 800a79c:	8bfb      	ldrh	r3, [r7, #30]
 800a79e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d3e4      	bcc.n	800a770 <ai_network_create_and_init+0x54>
  }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800a7ac:	e012      	b.n	800a7d4 <ai_network_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 800a7ae:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 800a7b2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	4413      	add	r3, r2
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	f107 0310 	add.w	r3, r7, #16
 800a7c2:	3304      	adds	r3, #4
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	f000 f909 	bl	800a9dc <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800a7ca:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d004      	beq.n	800a7e4 <ai_network_create_and_init+0xc8>
 800a7da:	8afb      	ldrh	r3, [r7, #22]
 800a7dc:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d3e4      	bcc.n	800a7ae <ai_network_create_and_init+0x92>
  }
#endif
  if (ai_network_init(*network, &params) != true) {
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f107 0210 	add.w	r2, r7, #16
 800a7ec:	4611      	mov	r1, r2
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f000 f846 	bl	800a880 <ai_network_init>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	f083 0301 	eor.w	r3, r3, #1
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d006      	beq.n	800a80e <ai_network_create_and_init+0xf2>
    err = ai_network_get_error(*network);
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4618      	mov	r0, r3
 800a806:	f7ff ff67 	bl	800a6d8 <ai_network_get_error>
 800a80a:	4603      	mov	r3, r0
 800a80c:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 800a80e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a810:	4618      	mov	r0, r3
 800a812:	3750      	adds	r7, #80	@ 0x50
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}

0800a818 <ai_network_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b082      	sub	sp, #8
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
 800a820:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d104      	bne.n	800a832 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800a828:	4b06      	ldr	r3, [pc, #24]	@ (800a844 <ai_network_inputs_get+0x2c>)
 800a82a:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	4a06      	ldr	r2, [pc, #24]	@ (800a848 <ai_network_inputs_get+0x30>)
 800a830:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800a832:	6839      	ldr	r1, [r7, #0]
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 f9bd 	bl	800abb4 <ai_platform_inputs_get>
 800a83a:	4603      	mov	r3, r0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3708      	adds	r7, #8
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}
 800a844:	240011fc 	.word	0x240011fc
 800a848:	a1c00100 	.word	0xa1c00100

0800a84c <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b082      	sub	sp, #8
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d104      	bne.n	800a866 <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800a85c:	4b06      	ldr	r3, [pc, #24]	@ (800a878 <ai_network_outputs_get+0x2c>)
 800a85e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4a06      	ldr	r2, [pc, #24]	@ (800a87c <ai_network_outputs_get+0x30>)
 800a864:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800a866:	6839      	ldr	r1, [r7, #0]
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f000 fa1d 	bl	800aca8 <ai_platform_outputs_get>
 800a86e:	4603      	mov	r3, r0
}
 800a870:	4618      	mov	r0, r3
 800a872:	3708      	adds	r7, #8
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}
 800a878:	240011fc 	.word	0x240011fc
 800a87c:	a1c00100 	.word	0xa1c00100

0800a880 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b084      	sub	sp, #16
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800a88a:	6839      	ldr	r1, [r7, #0]
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f000 fac3 	bl	800ae18 <ai_platform_network_init>
 800a892:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 800a894:	2301      	movs	r3, #1
 800a896:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d101      	bne.n	800a8a2 <ai_network_init+0x22>
 800a89e:	2300      	movs	r3, #0
 800a8a0:	e026      	b.n	800a8f0 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 800a8a2:	6839      	ldr	r1, [r7, #0]
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f7ff fdb9 	bl	800a41c <network_configure_weights>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	461a      	mov	r2, r3
 800a8ae:	7afb      	ldrb	r3, [r7, #11]
 800a8b0:	4013      	ands	r3, r2
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	bf14      	ite	ne
 800a8b6:	2301      	movne	r3, #1
 800a8b8:	2300      	moveq	r3, #0
 800a8ba:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 800a8bc:	6839      	ldr	r1, [r7, #0]
 800a8be:	68f8      	ldr	r0, [r7, #12]
 800a8c0:	f7ff fc8a 	bl	800a1d8 <network_configure_activations>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	7afb      	ldrb	r3, [r7, #11]
 800a8ca:	4013      	ands	r3, r2
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	bf14      	ite	ne
 800a8d0:	2301      	movne	r3, #1
 800a8d2:	2300      	moveq	r3, #0
 800a8d4:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f000 fb40 	bl	800af5c <ai_platform_network_post_init>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	461a      	mov	r2, r3
 800a8e0:	7afb      	ldrb	r3, [r7, #11]
 800a8e2:	4013      	ands	r3, r2
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	bf14      	ite	ne
 800a8e8:	2301      	movne	r3, #1
 800a8ea:	2300      	moveq	r3, #0
 800a8ec:	72fb      	strb	r3, [r7, #11]

  return ok;
 800a8ee:	7afb      	ldrb	r3, [r7, #11]
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3710      	adds	r7, #16
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b084      	sub	sp, #16
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	60f8      	str	r0, [r7, #12]
 800a900:	60b9      	str	r1, [r7, #8]
 800a902:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800a904:	687a      	ldr	r2, [r7, #4]
 800a906:	68b9      	ldr	r1, [r7, #8]
 800a908:	68f8      	ldr	r0, [r7, #12]
 800a90a:	f000 fb53 	bl	800afb4 <ai_platform_network_process>
 800a90e:	4603      	mov	r3, r0
}
 800a910:	4618      	mov	r0, r3
 800a912:	3710      	adds	r7, #16
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b086      	sub	sp, #24
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d101      	bne.n	800a92a <ai_network_data_params_get+0x12>
 800a926:	2300      	movs	r3, #0
 800a928:	e016      	b.n	800a958 <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 800a92a:	4a0d      	ldr	r2, [pc, #52]	@ (800a960 <ai_network_data_params_get+0x48>)
 800a92c:	f107 0310 	add.w	r3, r7, #16
 800a930:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a934:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800a938:	4a0a      	ldr	r2, [pc, #40]	@ (800a964 <ai_network_data_params_get+0x4c>)
 800a93a:	f107 0308 	add.w	r3, r7, #8
 800a93e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a942:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800a946:	f107 0210 	add.w	r2, r7, #16
 800a94a:	f107 0308 	add.w	r3, r7, #8
 800a94e:	4619      	mov	r1, r3
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f000 f903 	bl	800ab5c <ai_platform_bind_network_params>
 800a956:	4603      	mov	r3, r0
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3718      	adds	r7, #24
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}
 800a960:	08011fb0 	.word	0x08011fb0
 800a964:	08011fb8 	.word	0x08011fb8

0800a968 <ai_buffer_get_size>:
 800a968:	b348      	cbz	r0, 800a9be <ai_buffer_get_size+0x56>
 800a96a:	4b15      	ldr	r3, [pc, #84]	@ (800a9c0 <ai_buffer_get_size+0x58>)
 800a96c:	b430      	push	{r4, r5}
 800a96e:	6802      	ldr	r2, [r0, #0]
 800a970:	4d14      	ldr	r5, [pc, #80]	@ (800a9c4 <ai_buffer_get_size+0x5c>)
 800a972:	4013      	ands	r3, r2
 800a974:	6984      	ldr	r4, [r0, #24]
 800a976:	42ab      	cmp	r3, r5
 800a978:	6862      	ldr	r2, [r4, #4]
 800a97a:	d103      	bne.n	800a984 <ai_buffer_get_size+0x1c>
 800a97c:	b111      	cbz	r1, 800a984 <ai_buffer_get_size+0x1c>
 800a97e:	321f      	adds	r2, #31
 800a980:	f022 021f 	bic.w	r2, r2, #31
 800a984:	7d03      	ldrb	r3, [r0, #20]
 800a986:	6941      	ldr	r1, [r0, #20]
 800a988:	f1a3 0301 	sub.w	r3, r3, #1
 800a98c:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800a990:	fab3 f383 	clz	r3, r3
 800a994:	095b      	lsrs	r3, r3, #5
 800a996:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800a99a:	da0c      	bge.n	800a9b6 <ai_buffer_get_size+0x4e>
 800a99c:	2b01      	cmp	r3, #1
 800a99e:	d103      	bne.n	800a9a8 <ai_buffer_get_size+0x40>
 800a9a0:	2802      	cmp	r0, #2
 800a9a2:	f04f 0302 	mov.w	r3, #2
 800a9a6:	d006      	beq.n	800a9b6 <ai_buffer_get_size+0x4e>
 800a9a8:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	4298      	cmp	r0, r3
 800a9b0:	fb01 f202 	mul.w	r2, r1, r2
 800a9b4:	d1f2      	bne.n	800a99c <ai_buffer_get_size+0x34>
 800a9b6:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800a9ba:	bc30      	pop	{r4, r5}
 800a9bc:	4770      	bx	lr
 800a9be:	4770      	bx	lr
 800a9c0:	017fffff 	.word	0x017fffff
 800a9c4:	000400c0 	.word	0x000400c0

0800a9c8 <ai_buffer_array_sane>:
 800a9c8:	b138      	cbz	r0, 800a9da <ai_buffer_array_sane+0x12>
 800a9ca:	6843      	ldr	r3, [r0, #4]
 800a9cc:	b123      	cbz	r3, 800a9d8 <ai_buffer_array_sane+0x10>
 800a9ce:	8840      	ldrh	r0, [r0, #2]
 800a9d0:	3800      	subs	r0, #0
 800a9d2:	bf18      	it	ne
 800a9d4:	2001      	movne	r0, #1
 800a9d6:	4770      	bx	lr
 800a9d8:	4618      	mov	r0, r3
 800a9da:	4770      	bx	lr

0800a9dc <ai_buffer_array_item_set_address>:
 800a9dc:	b158      	cbz	r0, 800a9f6 <ai_buffer_array_item_set_address+0x1a>
 800a9de:	6843      	ldr	r3, [r0, #4]
 800a9e0:	b143      	cbz	r3, 800a9f4 <ai_buffer_array_item_set_address+0x18>
 800a9e2:	8840      	ldrh	r0, [r0, #2]
 800a9e4:	b138      	cbz	r0, 800a9f6 <ai_buffer_array_item_set_address+0x1a>
 800a9e6:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800a9ea:	2001      	movs	r0, #1
 800a9ec:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800a9f0:	605a      	str	r2, [r3, #4]
 800a9f2:	4770      	bx	lr
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	4770      	bx	lr

0800a9f8 <ai_platform_get_weights_map>:
 800a9f8:	2900      	cmp	r1, #0
 800a9fa:	bf18      	it	ne
 800a9fc:	2800      	cmpne	r0, #0
 800a9fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa00:	bf0c      	ite	eq
 800aa02:	2401      	moveq	r4, #1
 800aa04:	2400      	movne	r4, #0
 800aa06:	2a00      	cmp	r2, #0
 800aa08:	bf08      	it	eq
 800aa0a:	f044 0401 	orreq.w	r4, r4, #1
 800aa0e:	b114      	cbz	r4, 800aa16 <ai_platform_get_weights_map+0x1e>
 800aa10:	2400      	movs	r4, #0
 800aa12:	4620      	mov	r0, r4
 800aa14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa16:	4616      	mov	r6, r2
 800aa18:	4b22      	ldr	r3, [pc, #136]	@ (800aaa4 <ai_platform_get_weights_map+0xac>)
 800aa1a:	6812      	ldr	r2, [r2, #0]
 800aa1c:	4605      	mov	r5, r0
 800aa1e:	460f      	mov	r7, r1
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d024      	beq.n	800aa6e <ai_platform_get_weights_map+0x76>
 800aa24:	6870      	ldr	r0, [r6, #4]
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d0f2      	beq.n	800aa10 <ai_platform_get_weights_map+0x18>
 800aa2a:	6806      	ldr	r6, [r0, #0]
 800aa2c:	429e      	cmp	r6, r3
 800aa2e:	d006      	beq.n	800aa3e <ai_platform_get_weights_map+0x46>
 800aa30:	f1a1 0401 	sub.w	r4, r1, #1
 800aa34:	6028      	str	r0, [r5, #0]
 800aa36:	fab4 f484 	clz	r4, r4
 800aa3a:	0964      	lsrs	r4, r4, #5
 800aa3c:	e7e9      	b.n	800aa12 <ai_platform_get_weights_map+0x1a>
 800aa3e:	3d04      	subs	r5, #4
 800aa40:	4601      	mov	r1, r0
 800aa42:	4623      	mov	r3, r4
 800aa44:	e004      	b.n	800aa50 <ai_platform_get_weights_map+0x58>
 800aa46:	3301      	adds	r3, #1
 800aa48:	f845 2f04 	str.w	r2, [r5, #4]!
 800aa4c:	429f      	cmp	r7, r3
 800aa4e:	d903      	bls.n	800aa58 <ai_platform_get_weights_map+0x60>
 800aa50:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800aa54:	42b2      	cmp	r2, r6
 800aa56:	d1f6      	bne.n	800aa46 <ai_platform_get_weights_map+0x4e>
 800aa58:	429f      	cmp	r7, r3
 800aa5a:	d1da      	bne.n	800aa12 <ai_platform_get_weights_map+0x1a>
 800aa5c:	1c79      	adds	r1, r7, #1
 800aa5e:	4b11      	ldr	r3, [pc, #68]	@ (800aaa4 <ai_platform_get_weights_map+0xac>)
 800aa60:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 800aa64:	1ae4      	subs	r4, r4, r3
 800aa66:	fab4 f484 	clz	r4, r4
 800aa6a:	0964      	lsrs	r4, r4, #5
 800aa6c:	e7d1      	b.n	800aa12 <ai_platform_get_weights_map+0x1a>
 800aa6e:	1d30      	adds	r0, r6, #4
 800aa70:	f7ff ffaa 	bl	800a9c8 <ai_buffer_array_sane>
 800aa74:	2800      	cmp	r0, #0
 800aa76:	d0cb      	beq.n	800aa10 <ai_platform_get_weights_map+0x18>
 800aa78:	88f3      	ldrh	r3, [r6, #6]
 800aa7a:	429f      	cmp	r7, r3
 800aa7c:	d1c8      	bne.n	800aa10 <ai_platform_get_weights_map+0x18>
 800aa7e:	3d04      	subs	r5, #4
 800aa80:	4622      	mov	r2, r4
 800aa82:	e004      	b.n	800aa8e <ai_platform_get_weights_map+0x96>
 800aa84:	3201      	adds	r2, #1
 800aa86:	f845 3f04 	str.w	r3, [r5, #4]!
 800aa8a:	4297      	cmp	r7, r2
 800aa8c:	d905      	bls.n	800aa9a <ai_platform_get_weights_map+0xa2>
 800aa8e:	68b3      	ldr	r3, [r6, #8]
 800aa90:	4423      	add	r3, r4
 800aa92:	341c      	adds	r4, #28
 800aa94:	685b      	ldr	r3, [r3, #4]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d1f4      	bne.n	800aa84 <ai_platform_get_weights_map+0x8c>
 800aa9a:	1abc      	subs	r4, r7, r2
 800aa9c:	fab4 f484 	clz	r4, r4
 800aaa0:	0964      	lsrs	r4, r4, #5
 800aaa2:	e7b6      	b.n	800aa12 <ai_platform_get_weights_map+0x1a>
 800aaa4:	a1facade 	.word	0xa1facade

0800aaa8 <ai_platform_get_activations_map>:
 800aaa8:	2900      	cmp	r1, #0
 800aaaa:	bf18      	it	ne
 800aaac:	2800      	cmpne	r0, #0
 800aaae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aab0:	bf0c      	ite	eq
 800aab2:	2401      	moveq	r4, #1
 800aab4:	2400      	movne	r4, #0
 800aab6:	2a00      	cmp	r2, #0
 800aab8:	bf08      	it	eq
 800aaba:	f044 0401 	orreq.w	r4, r4, #1
 800aabe:	b114      	cbz	r4, 800aac6 <ai_platform_get_activations_map+0x1e>
 800aac0:	2400      	movs	r4, #0
 800aac2:	4620      	mov	r0, r4
 800aac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aac6:	4616      	mov	r6, r2
 800aac8:	4b23      	ldr	r3, [pc, #140]	@ (800ab58 <ai_platform_get_activations_map+0xb0>)
 800aaca:	6812      	ldr	r2, [r2, #0]
 800aacc:	4605      	mov	r5, r0
 800aace:	460f      	mov	r7, r1
 800aad0:	429a      	cmp	r2, r3
 800aad2:	d024      	beq.n	800ab1e <ai_platform_get_activations_map+0x76>
 800aad4:	6a30      	ldr	r0, [r6, #32]
 800aad6:	2800      	cmp	r0, #0
 800aad8:	d0f2      	beq.n	800aac0 <ai_platform_get_activations_map+0x18>
 800aada:	6806      	ldr	r6, [r0, #0]
 800aadc:	429e      	cmp	r6, r3
 800aade:	d006      	beq.n	800aaee <ai_platform_get_activations_map+0x46>
 800aae0:	f1a1 0401 	sub.w	r4, r1, #1
 800aae4:	6028      	str	r0, [r5, #0]
 800aae6:	fab4 f484 	clz	r4, r4
 800aaea:	0964      	lsrs	r4, r4, #5
 800aaec:	e7e9      	b.n	800aac2 <ai_platform_get_activations_map+0x1a>
 800aaee:	3d04      	subs	r5, #4
 800aaf0:	4601      	mov	r1, r0
 800aaf2:	4623      	mov	r3, r4
 800aaf4:	e004      	b.n	800ab00 <ai_platform_get_activations_map+0x58>
 800aaf6:	3301      	adds	r3, #1
 800aaf8:	f845 2f04 	str.w	r2, [r5, #4]!
 800aafc:	429f      	cmp	r7, r3
 800aafe:	d903      	bls.n	800ab08 <ai_platform_get_activations_map+0x60>
 800ab00:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800ab04:	42b2      	cmp	r2, r6
 800ab06:	d1f6      	bne.n	800aaf6 <ai_platform_get_activations_map+0x4e>
 800ab08:	429f      	cmp	r7, r3
 800ab0a:	d1da      	bne.n	800aac2 <ai_platform_get_activations_map+0x1a>
 800ab0c:	1c79      	adds	r1, r7, #1
 800ab0e:	4b12      	ldr	r3, [pc, #72]	@ (800ab58 <ai_platform_get_activations_map+0xb0>)
 800ab10:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 800ab14:	1ae4      	subs	r4, r4, r3
 800ab16:	fab4 f484 	clz	r4, r4
 800ab1a:	0964      	lsrs	r4, r4, #5
 800ab1c:	e7d1      	b.n	800aac2 <ai_platform_get_activations_map+0x1a>
 800ab1e:	f106 000c 	add.w	r0, r6, #12
 800ab22:	f7ff ff51 	bl	800a9c8 <ai_buffer_array_sane>
 800ab26:	2800      	cmp	r0, #0
 800ab28:	d0ca      	beq.n	800aac0 <ai_platform_get_activations_map+0x18>
 800ab2a:	89f3      	ldrh	r3, [r6, #14]
 800ab2c:	429f      	cmp	r7, r3
 800ab2e:	d1c7      	bne.n	800aac0 <ai_platform_get_activations_map+0x18>
 800ab30:	3d04      	subs	r5, #4
 800ab32:	4622      	mov	r2, r4
 800ab34:	e004      	b.n	800ab40 <ai_platform_get_activations_map+0x98>
 800ab36:	3201      	adds	r2, #1
 800ab38:	f845 3f04 	str.w	r3, [r5, #4]!
 800ab3c:	4297      	cmp	r7, r2
 800ab3e:	d905      	bls.n	800ab4c <ai_platform_get_activations_map+0xa4>
 800ab40:	6933      	ldr	r3, [r6, #16]
 800ab42:	4423      	add	r3, r4
 800ab44:	341c      	adds	r4, #28
 800ab46:	685b      	ldr	r3, [r3, #4]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d1f4      	bne.n	800ab36 <ai_platform_get_activations_map+0x8e>
 800ab4c:	1abc      	subs	r4, r7, r2
 800ab4e:	fab4 f484 	clz	r4, r4
 800ab52:	0964      	lsrs	r4, r4, #5
 800ab54:	e7b5      	b.n	800aac2 <ai_platform_get_activations_map+0x1a>
 800ab56:	bf00      	nop
 800ab58:	a1facade 	.word	0xa1facade

0800ab5c <ai_platform_bind_network_params>:
 800ab5c:	2a00      	cmp	r2, #0
 800ab5e:	bf18      	it	ne
 800ab60:	2900      	cmpne	r1, #0
 800ab62:	d010      	beq.n	800ab86 <ai_platform_bind_network_params+0x2a>
 800ab64:	b178      	cbz	r0, 800ab86 <ai_platform_bind_network_params+0x2a>
 800ab66:	4603      	mov	r3, r0
 800ab68:	4808      	ldr	r0, [pc, #32]	@ (800ab8c <ai_platform_bind_network_params+0x30>)
 800ab6a:	f103 0c0c 	add.w	ip, r3, #12
 800ab6e:	f843 0b04 	str.w	r0, [r3], #4
 800ab72:	c903      	ldmia	r1, {r0, r1}
 800ab74:	e883 0003 	stmia.w	r3, {r0, r1}
 800ab78:	2301      	movs	r3, #1
 800ab7a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ab7e:	e88c 0003 	stmia.w	ip, {r0, r1}
 800ab82:	4618      	mov	r0, r3
 800ab84:	4770      	bx	lr
 800ab86:	2300      	movs	r3, #0
 800ab88:	4618      	mov	r0, r3
 800ab8a:	4770      	bx	lr
 800ab8c:	a1facade 	.word	0xa1facade

0800ab90 <ai_platform_network_get_error>:
 800ab90:	4b04      	ldr	r3, [pc, #16]	@ (800aba4 <ai_platform_network_get_error+0x14>)
 800ab92:	6802      	ldr	r2, [r0, #0]
 800ab94:	4393      	bics	r3, r2
 800ab96:	d102      	bne.n	800ab9e <ai_platform_network_get_error+0xe>
 800ab98:	300c      	adds	r0, #12
 800ab9a:	f000 bc33 	b.w	800b404 <core_get_error>
 800ab9e:	f241 0010 	movw	r0, #4112	@ 0x1010
 800aba2:	4770      	bx	lr
 800aba4:	a1c00100 	.word	0xa1c00100

0800aba8 <ai_platform_network_set_error>:
 800aba8:	b110      	cbz	r0, 800abb0 <ai_platform_network_set_error+0x8>
 800abaa:	300c      	adds	r0, #12
 800abac:	f000 bc30 	b.w	800b410 <core_set_error>
 800abb0:	4770      	bx	lr
 800abb2:	bf00      	nop

0800abb4 <ai_platform_inputs_get>:
 800abb4:	4b3b      	ldr	r3, [pc, #236]	@ (800aca4 <ai_platform_inputs_get+0xf0>)
 800abb6:	6802      	ldr	r2, [r0, #0]
 800abb8:	4393      	bics	r3, r2
 800abba:	d168      	bne.n	800ac8e <ai_platform_inputs_get+0xda>
 800abbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abc0:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800abc2:	b085      	sub	sp, #20
 800abc4:	4605      	mov	r5, r0
 800abc6:	460f      	mov	r7, r1
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d053      	beq.n	800ac74 <ai_platform_inputs_get+0xc0>
 800abcc:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 800abd0:	f1bb 0f00 	cmp.w	fp, #0
 800abd4:	d04e      	beq.n	800ac74 <ai_platform_inputs_get+0xc0>
 800abd6:	f04f 0a00 	mov.w	sl, #0
 800abda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abde:	4656      	mov	r6, sl
 800abe0:	46d1      	mov	r9, sl
 800abe2:	46da      	mov	sl, fp
 800abe4:	e016      	b.n	800ac14 <ai_platform_inputs_get+0x60>
 800abe6:	9a01      	ldr	r2, [sp, #4]
 800abe8:	2301      	movs	r3, #1
 800abea:	f84b 3002 	str.w	r3, [fp, r2]
 800abee:	69aa      	ldr	r2, [r5, #24]
 800abf0:	f04f 0301 	mov.w	r3, #1
 800abf4:	6855      	ldr	r5, [r2, #4]
 800abf6:	6020      	str	r0, [r4, #0]
 800abf8:	3601      	adds	r6, #1
 800abfa:	7523      	strb	r3, [r4, #20]
 800abfc:	f109 091c 	add.w	r9, r9, #28
 800ac00:	6960      	ldr	r0, [r4, #20]
 800ac02:	2300      	movs	r3, #0
 800ac04:	f368 201f 	bfi	r0, r8, #8, #24
 800ac08:	e9c4 c701 	strd	ip, r7, [r4, #4]
 800ac0c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800ac10:	e9c4 0105 	strd	r0, r1, [r4, #20]
 800ac14:	f8ba 3000 	ldrh.w	r3, [sl]
 800ac18:	00f2      	lsls	r2, r6, #3
 800ac1a:	42b3      	cmp	r3, r6
 800ac1c:	9201      	str	r2, [sp, #4]
 800ac1e:	d938      	bls.n	800ac92 <ai_platform_inputs_get+0xde>
 800ac20:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d034      	beq.n	800ac92 <ai_platform_inputs_get+0xde>
 800ac28:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800ac2c:	2d00      	cmp	r5, #0
 800ac2e:	d030      	beq.n	800ac92 <ai_platform_inputs_get+0xde>
 800ac30:	f8da 3008 	ldr.w	r3, [sl, #8]
 800ac34:	69a8      	ldr	r0, [r5, #24]
 800ac36:	68e9      	ldr	r1, [r5, #12]
 800ac38:	6800      	ldr	r0, [r0, #0]
 800ac3a:	9100      	str	r1, [sp, #0]
 800ac3c:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 800ac40:	68ab      	ldr	r3, [r5, #8]
 800ac42:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 800ac46:	444c      	add	r4, r9
 800ac48:	f3c3 2817 	ubfx	r8, r3, #8, #24
 800ac4c:	f002 fc04 	bl	800d458 <ai_array_to_buffer_fmt>
 800ac50:	69aa      	ldr	r2, [r5, #24]
 800ac52:	9900      	ldr	r1, [sp, #0]
 800ac54:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800ac58:	2f00      	cmp	r7, #0
 800ac5a:	d0c9      	beq.n	800abf0 <ai_platform_inputs_get+0x3c>
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 800ac62:	682a      	ldr	r2, [r5, #0]
 800ac64:	607a      	str	r2, [r7, #4]
 800ac66:	b112      	cbz	r2, 800ac6e <ai_platform_inputs_get+0xba>
 800ac68:	8852      	ldrh	r2, [r2, #2]
 800ac6a:	2a00      	cmp	r2, #0
 800ac6c:	d1bb      	bne.n	800abe6 <ai_platform_inputs_get+0x32>
 800ac6e:	69aa      	ldr	r2, [r5, #24]
 800ac70:	2700      	movs	r7, #0
 800ac72:	e7bd      	b.n	800abf0 <ai_platform_inputs_get+0x3c>
 800ac74:	2600      	movs	r6, #0
 800ac76:	2218      	movs	r2, #24
 800ac78:	2111      	movs	r1, #17
 800ac7a:	f105 000c 	add.w	r0, r5, #12
 800ac7e:	f000 fbc7 	bl	800b410 <core_set_error>
 800ac82:	4630      	mov	r0, r6
 800ac84:	b107      	cbz	r7, 800ac88 <ai_platform_inputs_get+0xd4>
 800ac86:	803e      	strh	r6, [r7, #0]
 800ac88:	b005      	add	sp, #20
 800ac8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac8e:	2000      	movs	r0, #0
 800ac90:	4770      	bx	lr
 800ac92:	b2b6      	uxth	r6, r6
 800ac94:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 800ac98:	2e00      	cmp	r6, #0
 800ac9a:	d0eb      	beq.n	800ac74 <ai_platform_inputs_get+0xc0>
 800ac9c:	f8da 3008 	ldr.w	r3, [sl, #8]
 800aca0:	6858      	ldr	r0, [r3, #4]
 800aca2:	e7ef      	b.n	800ac84 <ai_platform_inputs_get+0xd0>
 800aca4:	a1c00100 	.word	0xa1c00100

0800aca8 <ai_platform_outputs_get>:
 800aca8:	4b39      	ldr	r3, [pc, #228]	@ (800ad90 <ai_platform_outputs_get+0xe8>)
 800acaa:	6802      	ldr	r2, [r0, #0]
 800acac:	4393      	bics	r3, r2
 800acae:	d16d      	bne.n	800ad8c <ai_platform_outputs_get+0xe4>
 800acb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb4:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800acb6:	b085      	sub	sp, #20
 800acb8:	4605      	mov	r5, r0
 800acba:	460f      	mov	r7, r1
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d94f      	bls.n	800ad60 <ai_platform_outputs_get+0xb8>
 800acc0:	f04f 0a00 	mov.w	sl, #0
 800acc4:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 800acc8:	4656      	mov	r6, sl
 800acca:	46d1      	mov	r9, sl
 800accc:	46da      	mov	sl, fp
 800acce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acd2:	e016      	b.n	800ad02 <ai_platform_outputs_get+0x5a>
 800acd4:	9a01      	ldr	r2, [sp, #4]
 800acd6:	2301      	movs	r3, #1
 800acd8:	f84b 3002 	str.w	r3, [fp, r2]
 800acdc:	69aa      	ldr	r2, [r5, #24]
 800acde:	f04f 0301 	mov.w	r3, #1
 800ace2:	6855      	ldr	r5, [r2, #4]
 800ace4:	6020      	str	r0, [r4, #0]
 800ace6:	3601      	adds	r6, #1
 800ace8:	7523      	strb	r3, [r4, #20]
 800acea:	f109 091c 	add.w	r9, r9, #28
 800acee:	6960      	ldr	r0, [r4, #20]
 800acf0:	2300      	movs	r3, #0
 800acf2:	f368 201f 	bfi	r0, r8, #8, #24
 800acf6:	e9c4 c701 	strd	ip, r7, [r4, #4]
 800acfa:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800acfe:	e9c4 0105 	strd	r0, r1, [r4, #20]
 800ad02:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800ad06:	00f2      	lsls	r2, r6, #3
 800ad08:	42b3      	cmp	r3, r6
 800ad0a:	9201      	str	r2, [sp, #4]
 800ad0c:	d935      	bls.n	800ad7a <ai_platform_outputs_get+0xd2>
 800ad0e:	f8da 3010 	ldr.w	r3, [sl, #16]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d031      	beq.n	800ad7a <ai_platform_outputs_get+0xd2>
 800ad16:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800ad1a:	b375      	cbz	r5, 800ad7a <ai_platform_outputs_get+0xd2>
 800ad1c:	f8da 3014 	ldr.w	r3, [sl, #20]
 800ad20:	69a8      	ldr	r0, [r5, #24]
 800ad22:	68e9      	ldr	r1, [r5, #12]
 800ad24:	6800      	ldr	r0, [r0, #0]
 800ad26:	9100      	str	r1, [sp, #0]
 800ad28:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 800ad2c:	68ab      	ldr	r3, [r5, #8]
 800ad2e:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 800ad32:	444c      	add	r4, r9
 800ad34:	f3c3 2817 	ubfx	r8, r3, #8, #24
 800ad38:	f002 fb8e 	bl	800d458 <ai_array_to_buffer_fmt>
 800ad3c:	69aa      	ldr	r2, [r5, #24]
 800ad3e:	9900      	ldr	r1, [sp, #0]
 800ad40:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800ad44:	2f00      	cmp	r7, #0
 800ad46:	d0ca      	beq.n	800acde <ai_platform_outputs_get+0x36>
 800ad48:	2200      	movs	r2, #0
 800ad4a:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 800ad4e:	682a      	ldr	r2, [r5, #0]
 800ad50:	607a      	str	r2, [r7, #4]
 800ad52:	b112      	cbz	r2, 800ad5a <ai_platform_outputs_get+0xb2>
 800ad54:	8852      	ldrh	r2, [r2, #2]
 800ad56:	2a00      	cmp	r2, #0
 800ad58:	d1bc      	bne.n	800acd4 <ai_platform_outputs_get+0x2c>
 800ad5a:	69aa      	ldr	r2, [r5, #24]
 800ad5c:	2700      	movs	r7, #0
 800ad5e:	e7be      	b.n	800acde <ai_platform_outputs_get+0x36>
 800ad60:	2600      	movs	r6, #0
 800ad62:	2218      	movs	r2, #24
 800ad64:	2111      	movs	r1, #17
 800ad66:	f105 000c 	add.w	r0, r5, #12
 800ad6a:	f000 fb51 	bl	800b410 <core_set_error>
 800ad6e:	4630      	mov	r0, r6
 800ad70:	b107      	cbz	r7, 800ad74 <ai_platform_outputs_get+0xcc>
 800ad72:	803e      	strh	r6, [r7, #0]
 800ad74:	b005      	add	sp, #20
 800ad76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad7a:	b2b6      	uxth	r6, r6
 800ad7c:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 800ad80:	2e00      	cmp	r6, #0
 800ad82:	d0ed      	beq.n	800ad60 <ai_platform_outputs_get+0xb8>
 800ad84:	f8da 3014 	ldr.w	r3, [sl, #20]
 800ad88:	6858      	ldr	r0, [r3, #4]
 800ad8a:	e7f1      	b.n	800ad70 <ai_platform_outputs_get+0xc8>
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	4770      	bx	lr
 800ad90:	a1c00100 	.word	0xa1c00100

0800ad94 <ai_platform_network_create>:
 800ad94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ad98:	b083      	sub	sp, #12
 800ad9a:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800ad9e:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800ada2:	b320      	cbz	r0, 800adee <ai_platform_network_create+0x5a>
 800ada4:	6002      	str	r2, [r0, #0]
 800ada6:	4616      	mov	r6, r2
 800ada8:	461f      	mov	r7, r3
 800adaa:	4604      	mov	r4, r0
 800adac:	f000 fb28 	bl	800b400 <core_init>
 800adb0:	b970      	cbnz	r0, 800add0 <ai_platform_network_create+0x3c>
 800adb2:	2530      	movs	r5, #48	@ 0x30
 800adb4:	2300      	movs	r3, #0
 800adb6:	6023      	str	r3, [r4, #0]
 800adb8:	2410      	movs	r4, #16
 800adba:	464a      	mov	r2, r9
 800adbc:	4641      	mov	r1, r8
 800adbe:	4638      	mov	r0, r7
 800adc0:	f002 fbca 	bl	800d558 <ai_version_get>
 800adc4:	60b0      	str	r0, [r6, #8]
 800adc6:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800adca:	b003      	add	sp, #12
 800adcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800add0:	2200      	movs	r2, #0
 800add2:	4641      	mov	r1, r8
 800add4:	4638      	mov	r0, r7
 800add6:	f002 fbbf 	bl	800d558 <ai_version_get>
 800adda:	4605      	mov	r5, r0
 800addc:	2200      	movs	r2, #0
 800adde:	2105      	movs	r1, #5
 800ade0:	2001      	movs	r0, #1
 800ade2:	f002 fbb9 	bl	800d558 <ai_version_get>
 800ade6:	4285      	cmp	r5, r0
 800ade8:	d008      	beq.n	800adfc <ai_platform_network_create+0x68>
 800adea:	2501      	movs	r5, #1
 800adec:	e7e2      	b.n	800adb4 <ai_platform_network_create+0x20>
 800adee:	2510      	movs	r5, #16
 800adf0:	462c      	mov	r4, r5
 800adf2:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800adf6:	b003      	add	sp, #12
 800adf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800adfc:	4b05      	ldr	r3, [pc, #20]	@ (800ae14 <ai_platform_network_create+0x80>)
 800adfe:	a801      	add	r0, sp, #4
 800ae00:	9301      	str	r3, [sp, #4]
 800ae02:	f000 fb11 	bl	800b428 <ai_check_custom_types>
 800ae06:	b110      	cbz	r0, 800ae0e <ai_platform_network_create+0x7a>
 800ae08:	2400      	movs	r4, #0
 800ae0a:	4625      	mov	r5, r4
 800ae0c:	e7d5      	b.n	800adba <ai_platform_network_create+0x26>
 800ae0e:	2502      	movs	r5, #2
 800ae10:	e7d0      	b.n	800adb4 <ai_platform_network_create+0x20>
 800ae12:	bf00      	nop
 800ae14:	84048403 	.word	0x84048403

0800ae18 <ai_platform_network_init>:
 800ae18:	4a4e      	ldr	r2, [pc, #312]	@ (800af54 <ai_platform_network_init+0x13c>)
 800ae1a:	460b      	mov	r3, r1
 800ae1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae20:	6801      	ldr	r1, [r0, #0]
 800ae22:	ea01 0802 	and.w	r8, r1, r2
 800ae26:	438a      	bics	r2, r1
 800ae28:	d13b      	bne.n	800aea2 <ai_platform_network_init+0x8a>
 800ae2a:	4604      	mov	r4, r0
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d05b      	beq.n	800aee8 <ai_platform_network_init+0xd0>
 800ae30:	4a49      	ldr	r2, [pc, #292]	@ (800af58 <ai_platform_network_init+0x140>)
 800ae32:	6818      	ldr	r0, [r3, #0]
 800ae34:	4290      	cmp	r0, r2
 800ae36:	d10a      	bne.n	800ae4e <ai_platform_network_init+0x36>
 800ae38:	4541      	cmp	r1, r8
 800ae3a:	e9d3 7203 	ldrd	r7, r2, [r3, #12]
 800ae3e:	e9d3 0301 	ldrd	r0, r3, [r3, #4]
 800ae42:	d042      	beq.n	800aeca <ai_platform_network_init+0xb2>
 800ae44:	2303      	movs	r3, #3
 800ae46:	4620      	mov	r0, r4
 800ae48:	6123      	str	r3, [r4, #16]
 800ae4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae4e:	461d      	mov	r5, r3
 800ae50:	2101      	movs	r1, #1
 800ae52:	4618      	mov	r0, r3
 800ae54:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800ae58:	f105 061c 	add.w	r6, r5, #28
 800ae5c:	f7ff fd84 	bl	800a968 <ai_buffer_get_size>
 800ae60:	4607      	mov	r7, r0
 800ae62:	2101      	movs	r1, #1
 800ae64:	4630      	mov	r0, r6
 800ae66:	f8d5 a020 	ldr.w	sl, [r5, #32]
 800ae6a:	f7ff fd7d 	bl	800a968 <ai_buffer_get_size>
 800ae6e:	b1d7      	cbz	r7, 800aea6 <ai_platform_network_init+0x8e>
 800ae70:	b340      	cbz	r0, 800aec4 <ai_platform_network_init+0xac>
 800ae72:	f1ba 0f00 	cmp.w	sl, #0
 800ae76:	d030      	beq.n	800aeda <ai_platform_network_init+0xc2>
 800ae78:	f04f 0e01 	mov.w	lr, #1
 800ae7c:	f1b9 0f00 	cmp.w	r9, #0
 800ae80:	d038      	beq.n	800aef4 <ai_platform_network_init+0xdc>
 800ae82:	2001      	movs	r0, #1
 800ae84:	4b33      	ldr	r3, [pc, #204]	@ (800af54 <ai_platform_network_init+0x13c>)
 800ae86:	ea4f 470e 	mov.w	r7, lr, lsl #16
 800ae8a:	6822      	ldr	r2, [r4, #0]
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	d1d9      	bne.n	800ae44 <ai_platform_network_init+0x2c>
 800ae90:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 800ae92:	4283      	cmp	r3, r0
 800ae94:	d235      	bcs.n	800af02 <ai_platform_network_init+0xea>
 800ae96:	2212      	movs	r2, #18
 800ae98:	2116      	movs	r1, #22
 800ae9a:	f104 000c 	add.w	r0, r4, #12
 800ae9e:	f000 fab7 	bl	800b410 <core_set_error>
 800aea2:	2000      	movs	r0, #0
 800aea4:	e7d1      	b.n	800ae4a <ai_platform_network_init+0x32>
 800aea6:	b138      	cbz	r0, 800aeb8 <ai_platform_network_init+0xa0>
 800aea8:	f1ba 0f00 	cmp.w	sl, #0
 800aeac:	d015      	beq.n	800aeda <ai_platform_network_init+0xc2>
 800aeae:	4638      	mov	r0, r7
 800aeb0:	f04f 0e01 	mov.w	lr, #1
 800aeb4:	463d      	mov	r5, r7
 800aeb6:	e7e5      	b.n	800ae84 <ai_platform_network_init+0x6c>
 800aeb8:	6823      	ldr	r3, [r4, #0]
 800aeba:	4543      	cmp	r3, r8
 800aebc:	d1c2      	bne.n	800ae44 <ai_platform_network_init+0x2c>
 800aebe:	4607      	mov	r7, r0
 800aec0:	6220      	str	r0, [r4, #32]
 800aec2:	e005      	b.n	800aed0 <ai_platform_network_init+0xb8>
 800aec4:	4606      	mov	r6, r0
 800aec6:	4686      	mov	lr, r0
 800aec8:	e7d8      	b.n	800ae7c <ai_platform_network_init+0x64>
 800aeca:	e9c4 0308 	strd	r0, r3, [r4, #32]
 800aece:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800aed0:	4620      	mov	r0, r4
 800aed2:	62a7      	str	r7, [r4, #40]	@ 0x28
 800aed4:	f000 fad0 	bl	800b478 <ai_layers_init_all>
 800aed8:	e7b4      	b.n	800ae44 <ai_platform_network_init+0x2c>
 800aeda:	2213      	movs	r2, #19
 800aedc:	2110      	movs	r1, #16
 800aede:	f104 000c 	add.w	r0, r4, #12
 800aee2:	f000 fa95 	bl	800b410 <core_set_error>
 800aee6:	e7dc      	b.n	800aea2 <ai_platform_network_init+0x8a>
 800aee8:	2211      	movs	r2, #17
 800aeea:	2110      	movs	r1, #16
 800aeec:	300c      	adds	r0, #12
 800aeee:	f000 fa8f 	bl	800b410 <core_set_error>
 800aef2:	e7d6      	b.n	800aea2 <ai_platform_network_init+0x8a>
 800aef4:	2212      	movs	r2, #18
 800aef6:	2110      	movs	r1, #16
 800aef8:	f104 000c 	add.w	r0, r4, #12
 800aefc:	f000 fa88 	bl	800b410 <core_set_error>
 800af00:	e7cf      	b.n	800aea2 <ai_platform_network_init+0x8a>
 800af02:	b1e0      	cbz	r0, 800af3e <ai_platform_network_init+0x126>
 800af04:	46ac      	mov	ip, r5
 800af06:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800af08:	f44f 3880 	mov.w	r8, #65536	@ 0x10000
 800af0c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800af10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800af12:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800af16:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800af1a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800af1c:	f8c4 8020 	str.w	r8, [r4, #32]
 800af20:	4573      	cmp	r3, lr
 800af22:	d310      	bcc.n	800af46 <ai_platform_network_init+0x12e>
 800af24:	f1be 0f00 	cmp.w	lr, #0
 800af28:	d0d2      	beq.n	800aed0 <ai_platform_network_init+0xb8>
 800af2a:	46b4      	mov	ip, r6
 800af2c:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 800af2e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800af32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800af34:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800af38:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800af3c:	e7c8      	b.n	800aed0 <ai_platform_network_init+0xb8>
 800af3e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800af40:	6220      	str	r0, [r4, #32]
 800af42:	4573      	cmp	r3, lr
 800af44:	d2ee      	bcs.n	800af24 <ai_platform_network_init+0x10c>
 800af46:	2213      	movs	r2, #19
 800af48:	2116      	movs	r1, #22
 800af4a:	f104 000c 	add.w	r0, r4, #12
 800af4e:	f000 fa5f 	bl	800b410 <core_set_error>
 800af52:	e7a6      	b.n	800aea2 <ai_platform_network_init+0x8a>
 800af54:	a1c00100 	.word	0xa1c00100
 800af58:	a1facade 	.word	0xa1facade

0800af5c <ai_platform_network_post_init>:
 800af5c:	b538      	push	{r3, r4, r5, lr}
 800af5e:	4b14      	ldr	r3, [pc, #80]	@ (800afb0 <ai_platform_network_post_init+0x54>)
 800af60:	6802      	ldr	r2, [r0, #0]
 800af62:	ea02 0103 	and.w	r1, r2, r3
 800af66:	4393      	bics	r3, r2
 800af68:	d10c      	bne.n	800af84 <ai_platform_network_post_init+0x28>
 800af6a:	6903      	ldr	r3, [r0, #16]
 800af6c:	4604      	mov	r4, r0
 800af6e:	079b      	lsls	r3, r3, #30
 800af70:	d503      	bpl.n	800af7a <ai_platform_network_post_init+0x1e>
 800af72:	428a      	cmp	r2, r1
 800af74:	d008      	beq.n	800af88 <ai_platform_network_post_init+0x2c>
 800af76:	2001      	movs	r0, #1
 800af78:	bd38      	pop	{r3, r4, r5, pc}
 800af7a:	2210      	movs	r2, #16
 800af7c:	2111      	movs	r1, #17
 800af7e:	300c      	adds	r0, #12
 800af80:	f000 fa46 	bl	800b410 <core_set_error>
 800af84:	2000      	movs	r0, #0
 800af86:	bd38      	pop	{r3, r4, r5, pc}
 800af88:	f000 fa86 	bl	800b498 <ai_layers_post_init_all>
 800af8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d0f1      	beq.n	800af76 <ai_platform_network_post_init+0x1a>
 800af92:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800af94:	2d00      	cmp	r5, #0
 800af96:	d0ee      	beq.n	800af76 <ai_platform_network_post_init+0x1a>
 800af98:	4629      	mov	r1, r5
 800af9a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800af9c:	2000      	movs	r0, #0
 800af9e:	4798      	blx	r3
 800afa0:	692b      	ldr	r3, [r5, #16]
 800afa2:	42ab      	cmp	r3, r5
 800afa4:	461d      	mov	r5, r3
 800afa6:	d0e6      	beq.n	800af76 <ai_platform_network_post_init+0x1a>
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d0e4      	beq.n	800af76 <ai_platform_network_post_init+0x1a>
 800afac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800afae:	e7f3      	b.n	800af98 <ai_platform_network_post_init+0x3c>
 800afb0:	a1c00100 	.word	0xa1c00100

0800afb4 <ai_platform_network_process>:
 800afb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afb8:	4bba      	ldr	r3, [pc, #744]	@ (800b2a4 <ai_platform_network_process+0x2f0>)
 800afba:	4691      	mov	r9, r2
 800afbc:	6802      	ldr	r2, [r0, #0]
 800afbe:	b085      	sub	sp, #20
 800afc0:	4393      	bics	r3, r2
 800afc2:	f040 812f 	bne.w	800b224 <ai_platform_network_process+0x270>
 800afc6:	6903      	ldr	r3, [r0, #16]
 800afc8:	4604      	mov	r4, r0
 800afca:	8e02      	ldrh	r2, [r0, #48]	@ 0x30
 800afcc:	f003 0303 	and.w	r3, r3, #3
 800afd0:	2a00      	cmp	r2, #0
 800afd2:	f000 811e 	beq.w	800b212 <ai_platform_network_process+0x25e>
 800afd6:	2200      	movs	r2, #0
 800afd8:	2b03      	cmp	r3, #3
 800afda:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 800afde:	6182      	str	r2, [r0, #24]
 800afe0:	f040 811a 	bne.w	800b218 <ai_platform_network_process+0x264>
 800afe4:	2900      	cmp	r1, #0
 800afe6:	f000 8128 	beq.w	800b23a <ai_platform_network_process+0x286>
 800afea:	faba f78a 	clz	r7, sl
 800afee:	097f      	lsrs	r7, r7, #5
 800aff0:	f1ba 0f00 	cmp.w	sl, #0
 800aff4:	f000 8121 	beq.w	800b23a <ai_platform_network_process+0x286>
 800aff8:	f8ba 3000 	ldrh.w	r3, [sl]
 800affc:	2b00      	cmp	r3, #0
 800affe:	f000 811c 	beq.w	800b23a <ai_platform_network_process+0x286>
 800b002:	698b      	ldr	r3, [r1, #24]
 800b004:	460d      	mov	r5, r1
 800b006:	f8cd 900c 	str.w	r9, [sp, #12]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	e9cd 3001 	strd	r3, r0, [sp, #4]
 800b010:	f8da 3004 	ldr.w	r3, [sl, #4]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d072      	beq.n	800b0fe <ai_platform_network_process+0x14a>
 800b018:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 800b01c:	2e00      	cmp	r6, #0
 800b01e:	d06e      	beq.n	800b0fe <ai_platform_network_process+0x14a>
 800b020:	f8da 3008 	ldr.w	r3, [sl, #8]
 800b024:	ea4f 1907 	mov.w	r9, r7, lsl #4
 800b028:	f8d3 b000 	ldr.w	fp, [r3]
 800b02c:	eb1b 1807 	adds.w	r8, fp, r7, lsl #4
 800b030:	f000 8102 	beq.w	800b238 <ai_platform_network_process+0x284>
 800b034:	69b3      	ldr	r3, [r6, #24]
 800b036:	2101      	movs	r1, #1
 800b038:	4628      	mov	r0, r5
 800b03a:	685c      	ldr	r4, [r3, #4]
 800b03c:	f7ff fc94 	bl	800a968 <ai_buffer_get_size>
 800b040:	4284      	cmp	r4, r0
 800b042:	f0c0 8101 	bcc.w	800b248 <ai_platform_network_process+0x294>
 800b046:	68f0      	ldr	r0, [r6, #12]
 800b048:	69a9      	ldr	r1, [r5, #24]
 800b04a:	68c2      	ldr	r2, [r0, #12]
 800b04c:	68cb      	ldr	r3, [r1, #12]
 800b04e:	429a      	cmp	r2, r3
 800b050:	f040 80fa 	bne.w	800b248 <ai_platform_network_process+0x294>
 800b054:	6882      	ldr	r2, [r0, #8]
 800b056:	688b      	ldr	r3, [r1, #8]
 800b058:	429a      	cmp	r2, r3
 800b05a:	f040 80f5 	bne.w	800b248 <ai_platform_network_process+0x294>
 800b05e:	6842      	ldr	r2, [r0, #4]
 800b060:	684b      	ldr	r3, [r1, #4]
 800b062:	429a      	cmp	r2, r3
 800b064:	f040 80f0 	bne.w	800b248 <ai_platform_network_process+0x294>
 800b068:	69b3      	ldr	r3, [r6, #24]
 800b06a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b06e:	f002 fa63 	bl	800d538 <ai_array_get_data_byte_size>
 800b072:	4604      	mov	r4, r0
 800b074:	4630      	mov	r0, r6
 800b076:	f002 fa75 	bl	800d564 <get_tensor_byte_size>
 800b07a:	4284      	cmp	r4, r0
 800b07c:	f0c0 80e4 	bcc.w	800b248 <ai_platform_network_process+0x294>
 800b080:	69b3      	ldr	r3, [r6, #24]
 800b082:	6818      	ldr	r0, [r3, #0]
 800b084:	f002 f9e8 	bl	800d458 <ai_array_to_buffer_fmt>
 800b088:	682b      	ldr	r3, [r5, #0]
 800b08a:	4058      	eors	r0, r3
 800b08c:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 800b090:	f040 8192 	bne.w	800b3b8 <ai_platform_network_process+0x404>
 800b094:	686b      	ldr	r3, [r5, #4]
 800b096:	2b00      	cmp	r3, #0
 800b098:	f000 80ce 	beq.w	800b238 <ai_platform_network_process+0x284>
 800b09c:	69ab      	ldr	r3, [r5, #24]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f000 8181 	beq.w	800b3a8 <ai_platform_network_process+0x3f4>
 800b0a6:	9a01      	ldr	r2, [sp, #4]
 800b0a8:	4630      	mov	r0, r6
 800b0aa:	3701      	adds	r7, #1
 800b0ac:	351c      	adds	r5, #28
 800b0ae:	429a      	cmp	r2, r3
 800b0b0:	bf38      	it	cc
 800b0b2:	461a      	movcc	r2, r3
 800b0b4:	9201      	str	r2, [sp, #4]
 800b0b6:	f002 fa55 	bl	800d564 <get_tensor_byte_size>
 800b0ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800b0be:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	fb00 f303 	mul.w	r3, r0, r3
 800b0c8:	f8c8 300c 	str.w	r3, [r8, #12]
 800b0cc:	f855 1c18 	ldr.w	r1, [r5, #-24]
 800b0d0:	440b      	add	r3, r1
 800b0d2:	f8c8 1004 	str.w	r1, [r8, #4]
 800b0d6:	f84b 3009 	str.w	r3, [fp, r9]
 800b0da:	69b0      	ldr	r0, [r6, #24]
 800b0dc:	6803      	ldr	r3, [r0, #0]
 800b0de:	009a      	lsls	r2, r3, #2
 800b0e0:	f100 80a4 	bmi.w	800b22c <ai_platform_network_process+0x278>
 800b0e4:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800b0e8:	1a9b      	subs	r3, r3, r2
 800b0ea:	4419      	add	r1, r3
 800b0ec:	6081      	str	r1, [r0, #8]
 800b0ee:	69b3      	ldr	r3, [r6, #24]
 800b0f0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800b0f4:	60da      	str	r2, [r3, #12]
 800b0f6:	f8ba 3000 	ldrh.w	r3, [sl]
 800b0fa:	42bb      	cmp	r3, r7
 800b0fc:	d888      	bhi.n	800b010 <ai_platform_network_process+0x5c>
 800b0fe:	e9dd 4902 	ldrd	r4, r9, [sp, #8]
 800b102:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 800b104:	f1b9 0f00 	cmp.w	r9, #0
 800b108:	f000 815e 	beq.w	800b3c8 <ai_platform_network_process+0x414>
 800b10c:	2a01      	cmp	r2, #1
 800b10e:	f240 80a4 	bls.w	800b25a <ai_platform_network_process+0x2a6>
 800b112:	f8d4 8034 	ldr.w	r8, [r4, #52]	@ 0x34
 800b116:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	f000 809d 	beq.w	800b25a <ai_platform_network_process+0x2a6>
 800b120:	464e      	mov	r6, r9
 800b122:	2700      	movs	r7, #0
 800b124:	9402      	str	r4, [sp, #8]
 800b126:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	f000 80a1 	beq.w	800b272 <ai_platform_network_process+0x2be>
 800b130:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 800b134:	2d00      	cmp	r5, #0
 800b136:	f000 809c 	beq.w	800b272 <ai_platform_network_process+0x2be>
 800b13a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800b13e:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800b142:	f8d3 9000 	ldr.w	r9, [r3]
 800b146:	eb19 1a07 	adds.w	sl, r9, r7, lsl #4
 800b14a:	f000 8150 	beq.w	800b3ee <ai_platform_network_process+0x43a>
 800b14e:	69ab      	ldr	r3, [r5, #24]
 800b150:	2101      	movs	r1, #1
 800b152:	4630      	mov	r0, r6
 800b154:	685c      	ldr	r4, [r3, #4]
 800b156:	f7ff fc07 	bl	800a968 <ai_buffer_get_size>
 800b15a:	4284      	cmp	r4, r0
 800b15c:	d37c      	bcc.n	800b258 <ai_platform_network_process+0x2a4>
 800b15e:	68e8      	ldr	r0, [r5, #12]
 800b160:	69b1      	ldr	r1, [r6, #24]
 800b162:	68c2      	ldr	r2, [r0, #12]
 800b164:	68cb      	ldr	r3, [r1, #12]
 800b166:	429a      	cmp	r2, r3
 800b168:	d176      	bne.n	800b258 <ai_platform_network_process+0x2a4>
 800b16a:	6882      	ldr	r2, [r0, #8]
 800b16c:	688b      	ldr	r3, [r1, #8]
 800b16e:	429a      	cmp	r2, r3
 800b170:	d172      	bne.n	800b258 <ai_platform_network_process+0x2a4>
 800b172:	6842      	ldr	r2, [r0, #4]
 800b174:	684b      	ldr	r3, [r1, #4]
 800b176:	429a      	cmp	r2, r3
 800b178:	d16e      	bne.n	800b258 <ai_platform_network_process+0x2a4>
 800b17a:	69ab      	ldr	r3, [r5, #24]
 800b17c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b180:	f002 f9da 	bl	800d538 <ai_array_get_data_byte_size>
 800b184:	9003      	str	r0, [sp, #12]
 800b186:	4628      	mov	r0, r5
 800b188:	f002 f9ec 	bl	800d564 <get_tensor_byte_size>
 800b18c:	9b03      	ldr	r3, [sp, #12]
 800b18e:	4283      	cmp	r3, r0
 800b190:	d362      	bcc.n	800b258 <ai_platform_network_process+0x2a4>
 800b192:	69ab      	ldr	r3, [r5, #24]
 800b194:	6818      	ldr	r0, [r3, #0]
 800b196:	f002 f95f 	bl	800d458 <ai_array_to_buffer_fmt>
 800b19a:	6833      	ldr	r3, [r6, #0]
 800b19c:	4043      	eors	r3, r0
 800b19e:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 800b1a2:	f040 8114 	bne.w	800b3ce <ai_platform_network_process+0x41a>
 800b1a6:	6873      	ldr	r3, [r6, #4]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	f000 8120 	beq.w	800b3ee <ai_platform_network_process+0x43a>
 800b1ae:	69b3      	ldr	r3, [r6, #24]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	f000 8113 	beq.w	800b3de <ai_platform_network_process+0x42a>
 800b1b8:	9a01      	ldr	r2, [sp, #4]
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	3701      	adds	r7, #1
 800b1be:	361c      	adds	r6, #28
 800b1c0:	429a      	cmp	r2, r3
 800b1c2:	bf38      	it	cc
 800b1c4:	461a      	movcc	r2, r3
 800b1c6:	9201      	str	r2, [sp, #4]
 800b1c8:	f002 f9cc 	bl	800d564 <get_tensor_byte_size>
 800b1cc:	f8ca 0008 	str.w	r0, [sl, #8]
 800b1d0:	4603      	mov	r3, r0
 800b1d2:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b1d6:	6812      	ldr	r2, [r2, #0]
 800b1d8:	fb02 f303 	mul.w	r3, r2, r3
 800b1dc:	f8ca 300c 	str.w	r3, [sl, #12]
 800b1e0:	f856 1c18 	ldr.w	r1, [r6, #-24]
 800b1e4:	440b      	add	r3, r1
 800b1e6:	f8ca 1004 	str.w	r1, [sl, #4]
 800b1ea:	f849 300b 	str.w	r3, [r9, fp]
 800b1ee:	69a8      	ldr	r0, [r5, #24]
 800b1f0:	6803      	ldr	r3, [r0, #0]
 800b1f2:	009b      	lsls	r3, r3, #2
 800b1f4:	d438      	bmi.n	800b268 <ai_platform_network_process+0x2b4>
 800b1f6:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800b1fa:	1a9b      	subs	r3, r3, r2
 800b1fc:	4419      	add	r1, r3
 800b1fe:	6081      	str	r1, [r0, #8]
 800b200:	69ab      	ldr	r3, [r5, #24]
 800b202:	f8da 2004 	ldr.w	r2, [sl, #4]
 800b206:	60da      	str	r2, [r3, #12]
 800b208:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800b20c:	429f      	cmp	r7, r3
 800b20e:	d38a      	bcc.n	800b126 <ai_platform_network_process+0x172>
 800b210:	e02f      	b.n	800b272 <ai_platform_network_process+0x2be>
 800b212:	2b03      	cmp	r3, #3
 800b214:	6182      	str	r2, [r0, #24]
 800b216:	d010      	beq.n	800b23a <ai_platform_network_process+0x286>
 800b218:	2230      	movs	r2, #48	@ 0x30
 800b21a:	2111      	movs	r1, #17
 800b21c:	f104 000c 	add.w	r0, r4, #12
 800b220:	f000 f8f6 	bl	800b410 <core_set_error>
 800b224:	2000      	movs	r0, #0
 800b226:	b005      	add	sp, #20
 800b228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b22c:	f8ba 3000 	ldrh.w	r3, [sl]
 800b230:	429f      	cmp	r7, r3
 800b232:	f4ff aeed 	bcc.w	800b010 <ai_platform_network_process+0x5c>
 800b236:	e762      	b.n	800b0fe <ai_platform_network_process+0x14a>
 800b238:	9c02      	ldr	r4, [sp, #8]
 800b23a:	2217      	movs	r2, #23
 800b23c:	2112      	movs	r1, #18
 800b23e:	f104 000c 	add.w	r0, r4, #12
 800b242:	f000 f8e5 	bl	800b410 <core_set_error>
 800b246:	e7ed      	b.n	800b224 <ai_platform_network_process+0x270>
 800b248:	9c02      	ldr	r4, [sp, #8]
 800b24a:	2218      	movs	r2, #24
 800b24c:	2112      	movs	r1, #18
 800b24e:	f104 000c 	add.w	r0, r4, #12
 800b252:	f000 f8dd 	bl	800b410 <core_set_error>
 800b256:	e7e5      	b.n	800b224 <ai_platform_network_process+0x270>
 800b258:	9c02      	ldr	r4, [sp, #8]
 800b25a:	2218      	movs	r2, #24
 800b25c:	2113      	movs	r1, #19
 800b25e:	f104 000c 	add.w	r0, r4, #12
 800b262:	f000 f8d5 	bl	800b410 <core_set_error>
 800b266:	e7dd      	b.n	800b224 <ai_platform_network_process+0x270>
 800b268:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800b26c:	429f      	cmp	r7, r3
 800b26e:	f4ff af5a 	bcc.w	800b126 <ai_platform_network_process+0x172>
 800b272:	9c02      	ldr	r4, [sp, #8]
 800b274:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800b278:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 800b27a:	8323      	strh	r3, [r4, #24]
 800b27c:	2a00      	cmp	r2, #0
 800b27e:	f000 808d 	beq.w	800b39c <ai_platform_network_process+0x3e8>
 800b282:	2a01      	cmp	r2, #1
 800b284:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 800b286:	f000 808c 	beq.w	800b3a2 <ai_platform_network_process+0x3ee>
 800b28a:	f107 080c 	add.w	r8, r7, #12
 800b28e:	8b60      	ldrh	r0, [r4, #26]
 800b290:	4283      	cmp	r3, r0
 800b292:	d9c8      	bls.n	800b226 <ai_platform_network_process+0x272>
 800b294:	4646      	mov	r6, r8
 800b296:	46a3      	mov	fp, r4
 800b298:	2f00      	cmp	r7, #0
 800b29a:	d031      	beq.n	800b300 <ai_platform_network_process+0x34c>
 800b29c:	f04f 0800 	mov.w	r8, #0
 800b2a0:	e015      	b.n	800b2ce <ai_platform_network_process+0x31a>
 800b2a2:	bf00      	nop
 800b2a4:	a1c00100 	.word	0xa1c00100
 800b2a8:	68dc      	ldr	r4, [r3, #12]
 800b2aa:	1b09      	subs	r1, r1, r4
 800b2ac:	4408      	add	r0, r1
 800b2ae:	6098      	str	r0, [r3, #8]
 800b2b0:	6993      	ldr	r3, [r2, #24]
 800b2b2:	686a      	ldr	r2, [r5, #4]
 800b2b4:	60da      	str	r2, [r3, #12]
 800b2b6:	f859 200a 	ldr.w	r2, [r9, sl]
 800b2ba:	f108 0801 	add.w	r8, r8, #1
 800b2be:	e9d5 3101 	ldrd	r3, r1, [r5, #4]
 800b2c2:	440b      	add	r3, r1
 800b2c4:	4293      	cmp	r3, r2
 800b2c6:	d301      	bcc.n	800b2cc <ai_platform_network_process+0x318>
 800b2c8:	68eb      	ldr	r3, [r5, #12]
 800b2ca:	1ad3      	subs	r3, r2, r3
 800b2cc:	606b      	str	r3, [r5, #4]
 800b2ce:	883b      	ldrh	r3, [r7, #0]
 800b2d0:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800b2d4:	4543      	cmp	r3, r8
 800b2d6:	d913      	bls.n	800b300 <ai_platform_network_process+0x34c>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	b18b      	cbz	r3, 800b300 <ai_platform_network_process+0x34c>
 800b2dc:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800b2e0:	b172      	cbz	r2, 800b300 <ai_platform_network_process+0x34c>
 800b2e2:	68b9      	ldr	r1, [r7, #8]
 800b2e4:	6993      	ldr	r3, [r2, #24]
 800b2e6:	f8d1 9000 	ldr.w	r9, [r1]
 800b2ea:	681c      	ldr	r4, [r3, #0]
 800b2ec:	eb09 1508 	add.w	r5, r9, r8, lsl #4
 800b2f0:	6899      	ldr	r1, [r3, #8]
 800b2f2:	00a4      	lsls	r4, r4, #2
 800b2f4:	6868      	ldr	r0, [r5, #4]
 800b2f6:	d5d7      	bpl.n	800b2a8 <ai_platform_network_process+0x2f4>
 800b2f8:	68aa      	ldr	r2, [r5, #8]
 800b2fa:	f002 f805 	bl	800d308 <st_int8_copy>
 800b2fe:	e7da      	b.n	800b2b6 <ai_platform_network_process+0x302>
 800b300:	4658      	mov	r0, fp
 800b302:	f000 f8e1 	bl	800b4c8 <ai_layers_forward_all>
 800b306:	2e00      	cmp	r6, #0
 800b308:	d03b      	beq.n	800b382 <ai_platform_network_process+0x3ce>
 800b30a:	2500      	movs	r5, #0
 800b30c:	e014      	b.n	800b338 <ai_platform_network_process+0x384>
 800b30e:	4411      	add	r1, r2
 800b310:	f859 300a 	ldr.w	r3, [r9, sl]
 800b314:	4299      	cmp	r1, r3
 800b316:	d302      	bcc.n	800b31e <ai_platform_network_process+0x36a>
 800b318:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800b31c:	1a59      	subs	r1, r3, r1
 800b31e:	f8c8 1004 	str.w	r1, [r8, #4]
 800b322:	6982      	ldr	r2, [r0, #24]
 800b324:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 800b328:	1b1b      	subs	r3, r3, r4
 800b32a:	4419      	add	r1, r3
 800b32c:	6091      	str	r1, [r2, #8]
 800b32e:	6983      	ldr	r3, [r0, #24]
 800b330:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800b334:	60da      	str	r2, [r3, #12]
 800b336:	3501      	adds	r5, #1
 800b338:	8833      	ldrh	r3, [r6, #0]
 800b33a:	42ab      	cmp	r3, r5
 800b33c:	d921      	bls.n	800b382 <ai_platform_network_process+0x3ce>
 800b33e:	6873      	ldr	r3, [r6, #4]
 800b340:	b1fb      	cbz	r3, 800b382 <ai_platform_network_process+0x3ce>
 800b342:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b346:	b1e0      	cbz	r0, 800b382 <ai_platform_network_process+0x3ce>
 800b348:	68b2      	ldr	r2, [r6, #8]
 800b34a:	ea4f 1a05 	mov.w	sl, r5, lsl #4
 800b34e:	6983      	ldr	r3, [r0, #24]
 800b350:	f8d2 9000 	ldr.w	r9, [r2]
 800b354:	681c      	ldr	r4, [r3, #0]
 800b356:	eb09 1805 	add.w	r8, r9, r5, lsl #4
 800b35a:	00a4      	lsls	r4, r4, #2
 800b35c:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 800b360:	d5d5      	bpl.n	800b30e <ai_platform_network_process+0x35a>
 800b362:	6898      	ldr	r0, [r3, #8]
 800b364:	f001 ffd0 	bl	800d308 <st_int8_copy>
 800b368:	f859 200a 	ldr.w	r2, [r9, sl]
 800b36c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800b370:	440b      	add	r3, r1
 800b372:	4293      	cmp	r3, r2
 800b374:	d302      	bcc.n	800b37c <ai_platform_network_process+0x3c8>
 800b376:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b37a:	1ad3      	subs	r3, r2, r3
 800b37c:	f8c8 3004 	str.w	r3, [r8, #4]
 800b380:	e7d9      	b.n	800b336 <ai_platform_network_process+0x382>
 800b382:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 800b386:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 800b38a:	3001      	adds	r0, #1
 800b38c:	b280      	uxth	r0, r0
 800b38e:	4283      	cmp	r3, r0
 800b390:	f8ab 001a 	strh.w	r0, [fp, #26]
 800b394:	d880      	bhi.n	800b298 <ai_platform_network_process+0x2e4>
 800b396:	b005      	add	sp, #20
 800b398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b39c:	4617      	mov	r7, r2
 800b39e:	4690      	mov	r8, r2
 800b3a0:	e775      	b.n	800b28e <ai_platform_network_process+0x2da>
 800b3a2:	f04f 0800 	mov.w	r8, #0
 800b3a6:	e772      	b.n	800b28e <ai_platform_network_process+0x2da>
 800b3a8:	9c02      	ldr	r4, [sp, #8]
 800b3aa:	2221      	movs	r2, #33	@ 0x21
 800b3ac:	2112      	movs	r1, #18
 800b3ae:	f104 000c 	add.w	r0, r4, #12
 800b3b2:	f000 f82d 	bl	800b410 <core_set_error>
 800b3b6:	e735      	b.n	800b224 <ai_platform_network_process+0x270>
 800b3b8:	9c02      	ldr	r4, [sp, #8]
 800b3ba:	2219      	movs	r2, #25
 800b3bc:	2112      	movs	r1, #18
 800b3be:	f104 000c 	add.w	r0, r4, #12
 800b3c2:	f000 f825 	bl	800b410 <core_set_error>
 800b3c6:	e72d      	b.n	800b224 <ai_platform_network_process+0x270>
 800b3c8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800b3cc:	e755      	b.n	800b27a <ai_platform_network_process+0x2c6>
 800b3ce:	9c02      	ldr	r4, [sp, #8]
 800b3d0:	2219      	movs	r2, #25
 800b3d2:	2113      	movs	r1, #19
 800b3d4:	f104 000c 	add.w	r0, r4, #12
 800b3d8:	f000 f81a 	bl	800b410 <core_set_error>
 800b3dc:	e722      	b.n	800b224 <ai_platform_network_process+0x270>
 800b3de:	9c02      	ldr	r4, [sp, #8]
 800b3e0:	2221      	movs	r2, #33	@ 0x21
 800b3e2:	2113      	movs	r1, #19
 800b3e4:	f104 000c 	add.w	r0, r4, #12
 800b3e8:	f000 f812 	bl	800b410 <core_set_error>
 800b3ec:	e71a      	b.n	800b224 <ai_platform_network_process+0x270>
 800b3ee:	9c02      	ldr	r4, [sp, #8]
 800b3f0:	2217      	movs	r2, #23
 800b3f2:	2113      	movs	r1, #19
 800b3f4:	f104 000c 	add.w	r0, r4, #12
 800b3f8:	f000 f80a 	bl	800b410 <core_set_error>
 800b3fc:	e712      	b.n	800b224 <ai_platform_network_process+0x270>
 800b3fe:	bf00      	nop

0800b400 <core_init>:
 800b400:	2001      	movs	r0, #1
 800b402:	4770      	bx	lr

0800b404 <core_get_error>:
 800b404:	4603      	mov	r3, r0
 800b406:	2200      	movs	r2, #0
 800b408:	6800      	ldr	r0, [r0, #0]
 800b40a:	601a      	str	r2, [r3, #0]
 800b40c:	4770      	bx	lr
 800b40e:	bf00      	nop

0800b410 <core_set_error>:
 800b410:	4603      	mov	r3, r0
 800b412:	7800      	ldrb	r0, [r0, #0]
 800b414:	b108      	cbz	r0, 800b41a <core_set_error+0xa>
 800b416:	2000      	movs	r0, #0
 800b418:	4770      	bx	lr
 800b41a:	7019      	strb	r1, [r3, #0]
 800b41c:	2001      	movs	r0, #1
 800b41e:	6819      	ldr	r1, [r3, #0]
 800b420:	f362 211f 	bfi	r1, r2, #8, #24
 800b424:	6019      	str	r1, [r3, #0]
 800b426:	4770      	bx	lr

0800b428 <ai_check_custom_types>:
 800b428:	b082      	sub	sp, #8
 800b42a:	4b12      	ldr	r3, [pc, #72]	@ (800b474 <ai_check_custom_types+0x4c>)
 800b42c:	9301      	str	r3, [sp, #4]
 800b42e:	b118      	cbz	r0, 800b438 <ai_check_custom_types+0x10>
 800b430:	7803      	ldrb	r3, [r0, #0]
 800b432:	2b03      	cmp	r3, #3
 800b434:	d002      	beq.n	800b43c <ai_check_custom_types+0x14>
 800b436:	2000      	movs	r0, #0
 800b438:	b002      	add	sp, #8
 800b43a:	4770      	bx	lr
 800b43c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800b440:	4293      	cmp	r3, r2
 800b442:	d004      	beq.n	800b44e <ai_check_custom_types+0x26>
 800b444:	2001      	movs	r0, #1
 800b446:	f080 0001 	eor.w	r0, r0, #1
 800b44a:	b002      	add	sp, #8
 800b44c:	4770      	bx	lr
 800b44e:	7842      	ldrb	r2, [r0, #1]
 800b450:	3001      	adds	r0, #1
 800b452:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800b456:	429a      	cmp	r2, r3
 800b458:	d1f4      	bne.n	800b444 <ai_check_custom_types+0x1c>
 800b45a:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800b45e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800b462:	429a      	cmp	r2, r3
 800b464:	d1ee      	bne.n	800b444 <ai_check_custom_types+0x1c>
 800b466:	7842      	ldrb	r2, [r0, #1]
 800b468:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800b46c:	429a      	cmp	r2, r3
 800b46e:	d1e9      	bne.n	800b444 <ai_check_custom_types+0x1c>
 800b470:	2000      	movs	r0, #0
 800b472:	e7e8      	b.n	800b446 <ai_check_custom_types+0x1e>
 800b474:	84048403 	.word	0x84048403

0800b478 <ai_layers_init_all>:
 800b478:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b47a:	4601      	mov	r1, r0
 800b47c:	b14b      	cbz	r3, 800b492 <ai_layers_init_all+0x1a>
 800b47e:	2000      	movs	r0, #0
 800b480:	461a      	mov	r2, r3
 800b482:	60d9      	str	r1, [r3, #12]
 800b484:	691b      	ldr	r3, [r3, #16]
 800b486:	3001      	adds	r0, #1
 800b488:	4293      	cmp	r3, r2
 800b48a:	d003      	beq.n	800b494 <ai_layers_init_all+0x1c>
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d1f7      	bne.n	800b480 <ai_layers_init_all+0x8>
 800b490:	4770      	bx	lr
 800b492:	4618      	mov	r0, r3
 800b494:	4770      	bx	lr
 800b496:	bf00      	nop

0800b498 <ai_layers_post_init_all>:
 800b498:	b538      	push	{r3, r4, r5, lr}
 800b49a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800b49c:	b184      	cbz	r4, 800b4c0 <ai_layers_post_init_all+0x28>
 800b49e:	2500      	movs	r5, #0
 800b4a0:	6863      	ldr	r3, [r4, #4]
 800b4a2:	07db      	lsls	r3, r3, #31
 800b4a4:	d504      	bpl.n	800b4b0 <ai_layers_post_init_all+0x18>
 800b4a6:	6a23      	ldr	r3, [r4, #32]
 800b4a8:	4620      	mov	r0, r4
 800b4aa:	b10b      	cbz	r3, 800b4b0 <ai_layers_post_init_all+0x18>
 800b4ac:	3501      	adds	r5, #1
 800b4ae:	4798      	blx	r3
 800b4b0:	6923      	ldr	r3, [r4, #16]
 800b4b2:	42a3      	cmp	r3, r4
 800b4b4:	461c      	mov	r4, r3
 800b4b6:	d001      	beq.n	800b4bc <ai_layers_post_init_all+0x24>
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d1f1      	bne.n	800b4a0 <ai_layers_post_init_all+0x8>
 800b4bc:	4628      	mov	r0, r5
 800b4be:	bd38      	pop	{r3, r4, r5, pc}
 800b4c0:	4625      	mov	r5, r4
 800b4c2:	4628      	mov	r0, r5
 800b4c4:	bd38      	pop	{r3, r4, r5, pc}
 800b4c6:	bf00      	nop

0800b4c8 <ai_layers_forward_all>:
 800b4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4cc:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 800b4ce:	4604      	mov	r4, r0
 800b4d0:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 800b4d4:	63c5      	str	r5, [r0, #60]	@ 0x3c
 800b4d6:	f1b8 0f00 	cmp.w	r8, #0
 800b4da:	d029      	beq.n	800b530 <ai_layers_forward_all+0x68>
 800b4dc:	b325      	cbz	r5, 800b528 <ai_layers_forward_all+0x60>
 800b4de:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800b4e0:	4629      	mov	r1, r5
 800b4e2:	2001      	movs	r0, #1
 800b4e4:	47c0      	blx	r8
 800b4e6:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 800b4e8:	b1f6      	cbz	r6, 800b528 <ai_layers_forward_all+0x60>
 800b4ea:	2700      	movs	r7, #0
 800b4ec:	4631      	mov	r1, r6
 800b4ee:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800b4f0:	2002      	movs	r0, #2
 800b4f2:	47c0      	blx	r8
 800b4f4:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800b4f6:	4628      	mov	r0, r5
 800b4f8:	696b      	ldr	r3, [r5, #20]
 800b4fa:	4798      	blx	r3
 800b4fc:	692e      	ldr	r6, [r5, #16]
 800b4fe:	2003      	movs	r0, #3
 800b500:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800b502:	42b5      	cmp	r5, r6
 800b504:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800b506:	d007      	beq.n	800b518 <ai_layers_forward_all+0x50>
 800b508:	47c0      	blx	r8
 800b50a:	3701      	adds	r7, #1
 800b50c:	63e6      	str	r6, [r4, #60]	@ 0x3c
 800b50e:	2e00      	cmp	r6, #0
 800b510:	d1ec      	bne.n	800b4ec <ai_layers_forward_all+0x24>
 800b512:	4638      	mov	r0, r7
 800b514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b518:	2003      	movs	r0, #3
 800b51a:	3701      	adds	r7, #1
 800b51c:	47c0      	blx	r8
 800b51e:	2300      	movs	r3, #0
 800b520:	4638      	mov	r0, r7
 800b522:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800b524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b528:	2700      	movs	r7, #0
 800b52a:	4638      	mov	r0, r7
 800b52c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b530:	2d00      	cmp	r5, #0
 800b532:	d0f9      	beq.n	800b528 <ai_layers_forward_all+0x60>
 800b534:	4647      	mov	r7, r8
 800b536:	696b      	ldr	r3, [r5, #20]
 800b538:	4628      	mov	r0, r5
 800b53a:	4798      	blx	r3
 800b53c:	462b      	mov	r3, r5
 800b53e:	692d      	ldr	r5, [r5, #16]
 800b540:	429d      	cmp	r5, r3
 800b542:	d004      	beq.n	800b54e <ai_layers_forward_all+0x86>
 800b544:	3701      	adds	r7, #1
 800b546:	63e5      	str	r5, [r4, #60]	@ 0x3c
 800b548:	2d00      	cmp	r5, #0
 800b54a:	d1f4      	bne.n	800b536 <ai_layers_forward_all+0x6e>
 800b54c:	e7e1      	b.n	800b512 <ai_layers_forward_all+0x4a>
 800b54e:	2300      	movs	r3, #0
 800b550:	3701      	adds	r7, #1
 800b552:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800b554:	e7dd      	b.n	800b512 <ai_layers_forward_all+0x4a>
 800b556:	bf00      	nop

0800b558 <forward_conv2d_if32of32wf32>:
 800b558:	6982      	ldr	r2, [r0, #24]
 800b55a:	8813      	ldrh	r3, [r2, #0]
 800b55c:	b90b      	cbnz	r3, 800b562 <forward_conv2d_if32of32wf32+0xa>
 800b55e:	685b      	ldr	r3, [r3, #4]
 800b560:	deff      	udf	#255	@ 0xff
 800b562:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b566:	6857      	ldr	r7, [r2, #4]
 800b568:	b0a3      	sub	sp, #140	@ 0x8c
 800b56a:	4686      	mov	lr, r0
 800b56c:	687a      	ldr	r2, [r7, #4]
 800b56e:	b102      	cbz	r2, 800b572 <forward_conv2d_if32of32wf32+0x1a>
 800b570:	6812      	ldr	r2, [r2, #0]
 800b572:	2b01      	cmp	r3, #1
 800b574:	f000 80c0 	beq.w	800b6f8 <forward_conv2d_if32of32wf32+0x1a0>
 800b578:	6938      	ldr	r0, [r7, #16]
 800b57a:	b100      	cbz	r0, 800b57e <forward_conv2d_if32of32wf32+0x26>
 800b57c:	6800      	ldr	r0, [r0, #0]
 800b57e:	2b02      	cmp	r3, #2
 800b580:	f000 80b5 	beq.w	800b6ee <forward_conv2d_if32of32wf32+0x196>
 800b584:	69fe      	ldr	r6, [r7, #28]
 800b586:	2e00      	cmp	r6, #0
 800b588:	f000 80b4 	beq.w	800b6f4 <forward_conv2d_if32of32wf32+0x19c>
 800b58c:	8b39      	ldrh	r1, [r7, #24]
 800b58e:	6834      	ldr	r4, [r6, #0]
 800b590:	2901      	cmp	r1, #1
 800b592:	f240 80b4 	bls.w	800b6fe <forward_conv2d_if32of32wf32+0x1a6>
 800b596:	6876      	ldr	r6, [r6, #4]
 800b598:	f8d2 800c 	ldr.w	r8, [r2, #12]
 800b59c:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800b5a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b5a4:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 800b5a8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b5aa:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b5ae:	6992      	ldr	r2, [r2, #24]
 800b5b0:	9115      	str	r1, [sp, #84]	@ 0x54
 800b5b2:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800b5b6:	6892      	ldr	r2, [r2, #8]
 800b5b8:	9116      	str	r1, [sp, #88]	@ 0x58
 800b5ba:	f8d9 1008 	ldr.w	r1, [r9, #8]
 800b5be:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800b5c2:	9117      	str	r1, [sp, #92]	@ 0x5c
 800b5c4:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800b5c8:	9220      	str	r2, [sp, #128]	@ 0x80
 800b5ca:	9118      	str	r1, [sp, #96]	@ 0x60
 800b5cc:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800b5d0:	69a2      	ldr	r2, [r4, #24]
 800b5d2:	9119      	str	r1, [sp, #100]	@ 0x64
 800b5d4:	f8be 102c 	ldrh.w	r1, [lr, #44]	@ 0x2c
 800b5d8:	f8be b028 	ldrh.w	fp, [lr, #40]	@ 0x28
 800b5dc:	911a      	str	r1, [sp, #104]	@ 0x68
 800b5de:	f8de 101c 	ldr.w	r1, [lr, #28]
 800b5e2:	911f      	str	r1, [sp, #124]	@ 0x7c
 800b5e4:	f8bc 1000 	ldrh.w	r1, [ip]
 800b5e8:	e9de 540c 	ldrd	r5, r4, [lr, #48]	@ 0x30
 800b5ec:	911b      	str	r1, [sp, #108]	@ 0x6c
 800b5ee:	f8bc 1004 	ldrh.w	r1, [ip, #4]
 800b5f2:	911c      	str	r1, [sp, #112]	@ 0x70
 800b5f4:	b2a9      	uxth	r1, r5
 800b5f6:	911d      	str	r1, [sp, #116]	@ 0x74
 800b5f8:	b2a1      	uxth	r1, r4
 800b5fa:	911e      	str	r1, [sp, #120]	@ 0x78
 800b5fc:	6891      	ldr	r1, [r2, #8]
 800b5fe:	e9da 9801 	ldrd	r9, r8, [sl, #4]
 800b602:	b10e      	cbz	r6, 800b608 <forward_conv2d_if32of32wf32+0xb0>
 800b604:	69b6      	ldr	r6, [r6, #24]
 800b606:	68b6      	ldr	r6, [r6, #8]
 800b608:	6980      	ldr	r0, [r0, #24]
 800b60a:	b2a4      	uxth	r4, r4
 800b60c:	b2ad      	uxth	r5, r5
 800b60e:	2b03      	cmp	r3, #3
 800b610:	6880      	ldr	r0, [r0, #8]
 800b612:	f104 34ff 	add.w	r4, r4, #4294967295
 800b616:	f105 35ff 	add.w	r5, r5, #4294967295
 800b61a:	9014      	str	r0, [sp, #80]	@ 0x50
 800b61c:	f108 30ff 	add.w	r0, r8, #4294967295
 800b620:	fb00 8404 	mla	r4, r0, r4, r8
 800b624:	f109 30ff 	add.w	r0, r9, #4294967295
 800b628:	fb00 9505 	mla	r5, r0, r5, r9
 800b62c:	d074      	beq.n	800b718 <forward_conv2d_if32of32wf32+0x1c0>
 800b62e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b630:	2b00      	cmp	r3, #0
 800b632:	d03e      	beq.n	800b6b2 <forward_conv2d_if32of32wf32+0x15a>
 800b634:	f8d3 a000 	ldr.w	sl, [r3]
 800b638:	f1ba 0f00 	cmp.w	sl, #0
 800b63c:	d003      	beq.n	800b646 <forward_conv2d_if32of32wf32+0xee>
 800b63e:	f8da 0018 	ldr.w	r0, [sl, #24]
 800b642:	f8d0 a008 	ldr.w	sl, [r0, #8]
 800b646:	6858      	ldr	r0, [r3, #4]
 800b648:	2800      	cmp	r0, #0
 800b64a:	d033      	beq.n	800b6b4 <forward_conv2d_if32of32wf32+0x15c>
 800b64c:	6983      	ldr	r3, [r0, #24]
 800b64e:	f8d2 c000 	ldr.w	ip, [r2]
 800b652:	689f      	ldr	r7, [r3, #8]
 800b654:	f3cc 4343 	ubfx	r3, ip, #17, #4
 800b658:	2b08      	cmp	r3, #8
 800b65a:	d052      	beq.n	800b702 <forward_conv2d_if32of32wf32+0x1aa>
 800b65c:	2f00      	cmp	r7, #0
 800b65e:	bf08      	it	eq
 800b660:	460f      	moveq	r7, r1
 800b662:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b664:	463a      	mov	r2, r7
 800b666:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800b668:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800b66a:	940d      	str	r4, [sp, #52]	@ 0x34
 800b66c:	f8cd 901c 	str.w	r9, [sp, #28]
 800b670:	950e      	str	r5, [sp, #56]	@ 0x38
 800b672:	e9cd b30b 	strd	fp, r3, [sp, #44]	@ 0x2c
 800b676:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b678:	930a      	str	r3, [sp, #40]	@ 0x28
 800b67a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800b67c:	e9cd 8308 	strd	r8, r3, [sp, #32]
 800b680:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b682:	9306      	str	r3, [sp, #24]
 800b684:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b686:	9305      	str	r3, [sp, #20]
 800b688:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800b68a:	9304      	str	r3, [sp, #16]
 800b68c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b68e:	9303      	str	r3, [sp, #12]
 800b690:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b692:	9302      	str	r3, [sp, #8]
 800b694:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b696:	e9cd a300 	strd	sl, r3, [sp]
 800b69a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b69c:	9311      	str	r3, [sp, #68]	@ 0x44
 800b69e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b6a0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b6a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b6a4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b6a6:	4633      	mov	r3, r6
 800b6a8:	f000 fb90 	bl	800bdcc <forward_lite_conv2d_if32of32wf32>
 800b6ac:	b023      	add	sp, #140	@ 0x8c
 800b6ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6b2:	469a      	mov	sl, r3
 800b6b4:	6810      	ldr	r0, [r2, #0]
 800b6b6:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800b6ba:	2b08      	cmp	r3, #8
 800b6bc:	d001      	beq.n	800b6c2 <forward_conv2d_if32of32wf32+0x16a>
 800b6be:	460f      	mov	r7, r1
 800b6c0:	e7cf      	b.n	800b662 <forward_conv2d_if32of32wf32+0x10a>
 800b6c2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800b6c6:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800b6ca:	68d2      	ldr	r2, [r2, #12]
 800b6cc:	4103      	asrs	r3, r0
 800b6ce:	b29b      	uxth	r3, r3
 800b6d0:	2a00      	cmp	r2, #0
 800b6d2:	d0f4      	beq.n	800b6be <forward_conv2d_if32of32wf32+0x166>
 800b6d4:	2700      	movs	r7, #0
 800b6d6:	4638      	mov	r0, r7
 800b6d8:	6980      	ldr	r0, [r0, #24]
 800b6da:	9121      	str	r1, [sp, #132]	@ 0x84
 800b6dc:	6840      	ldr	r0, [r0, #4]
 800b6de:	9001      	str	r0, [sp, #4]
 800b6e0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b6e2:	9000      	str	r0, [sp, #0]
 800b6e4:	4638      	mov	r0, r7
 800b6e6:	f001 f84d 	bl	800c784 <lite_decompress_ilutof32>
 800b6ea:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800b6ec:	e7b6      	b.n	800b65c <forward_conv2d_if32of32wf32+0x104>
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	deff      	udf	#255	@ 0xff
 800b6f4:	4634      	mov	r4, r6
 800b6f6:	e74f      	b.n	800b598 <forward_conv2d_if32of32wf32+0x40>
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	685b      	ldr	r3, [r3, #4]
 800b6fc:	deff      	udf	#255	@ 0xff
 800b6fe:	2600      	movs	r6, #0
 800b700:	e74a      	b.n	800b598 <forward_conv2d_if32of32wf32+0x40>
 800b702:	68d2      	ldr	r2, [r2, #12]
 800b704:	2a00      	cmp	r2, #0
 800b706:	d0a9      	beq.n	800b65c <forward_conv2d_if32of32wf32+0x104>
 800b708:	f3cc 13c6 	ubfx	r3, ip, #7, #7
 800b70c:	f3cc 5c41 	ubfx	ip, ip, #21, #2
 800b710:	fa43 f30c 	asr.w	r3, r3, ip
 800b714:	b29b      	uxth	r3, r3
 800b716:	e7df      	b.n	800b6d8 <forward_conv2d_if32of32wf32+0x180>
 800b718:	2300      	movs	r3, #0
 800b71a:	685b      	ldr	r3, [r3, #4]
 800b71c:	deff      	udf	#255	@ 0xff
 800b71e:	bf00      	nop

0800b720 <forward_dw_if32of32wf32>:
 800b720:	6982      	ldr	r2, [r0, #24]
 800b722:	8813      	ldrh	r3, [r2, #0]
 800b724:	b90b      	cbnz	r3, 800b72a <forward_dw_if32of32wf32+0xa>
 800b726:	685b      	ldr	r3, [r3, #4]
 800b728:	deff      	udf	#255	@ 0xff
 800b72a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b72e:	4686      	mov	lr, r0
 800b730:	6850      	ldr	r0, [r2, #4]
 800b732:	b0a1      	sub	sp, #132	@ 0x84
 800b734:	6841      	ldr	r1, [r0, #4]
 800b736:	b101      	cbz	r1, 800b73a <forward_dw_if32of32wf32+0x1a>
 800b738:	6809      	ldr	r1, [r1, #0]
 800b73a:	2b01      	cmp	r3, #1
 800b73c:	f000 80a4 	beq.w	800b888 <forward_dw_if32of32wf32+0x168>
 800b740:	6902      	ldr	r2, [r0, #16]
 800b742:	b102      	cbz	r2, 800b746 <forward_dw_if32of32wf32+0x26>
 800b744:	6812      	ldr	r2, [r2, #0]
 800b746:	2b02      	cmp	r3, #2
 800b748:	f000 8084 	beq.w	800b854 <forward_dw_if32of32wf32+0x134>
 800b74c:	69c6      	ldr	r6, [r0, #28]
 800b74e:	2e00      	cmp	r6, #0
 800b750:	f000 8098 	beq.w	800b884 <forward_dw_if32of32wf32+0x164>
 800b754:	8b05      	ldrh	r5, [r0, #24]
 800b756:	6834      	ldr	r4, [r6, #0]
 800b758:	2d01      	cmp	r5, #1
 800b75a:	f240 8098 	bls.w	800b88e <forward_dw_if32of32wf32+0x16e>
 800b75e:	6876      	ldr	r6, [r6, #4]
 800b760:	f8d2 900c 	ldr.w	r9, [r2, #12]
 800b764:	68e7      	ldr	r7, [r4, #12]
 800b766:	f8d1 800c 	ldr.w	r8, [r1, #12]
 800b76a:	9713      	str	r7, [sp, #76]	@ 0x4c
 800b76c:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800b770:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 800b774:	9714      	str	r7, [sp, #80]	@ 0x50
 800b776:	f8d9 700c 	ldr.w	r7, [r9, #12]
 800b77a:	6989      	ldr	r1, [r1, #24]
 800b77c:	9715      	str	r7, [sp, #84]	@ 0x54
 800b77e:	f8d9 7008 	ldr.w	r7, [r9, #8]
 800b782:	6889      	ldr	r1, [r1, #8]
 800b784:	9716      	str	r7, [sp, #88]	@ 0x58
 800b786:	f8d8 700c 	ldr.w	r7, [r8, #12]
 800b78a:	911f      	str	r1, [sp, #124]	@ 0x7c
 800b78c:	9717      	str	r7, [sp, #92]	@ 0x5c
 800b78e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800b792:	69a1      	ldr	r1, [r4, #24]
 800b794:	9718      	str	r7, [sp, #96]	@ 0x60
 800b796:	f8be 7028 	ldrh.w	r7, [lr, #40]	@ 0x28
 800b79a:	f8d8 a004 	ldr.w	sl, [r8, #4]
 800b79e:	9719      	str	r7, [sp, #100]	@ 0x64
 800b7a0:	f8be 702c 	ldrh.w	r7, [lr, #44]	@ 0x2c
 800b7a4:	971a      	str	r7, [sp, #104]	@ 0x68
 800b7a6:	f8de 701c 	ldr.w	r7, [lr, #28]
 800b7aa:	971e      	str	r7, [sp, #120]	@ 0x78
 800b7ac:	f8bc 7000 	ldrh.w	r7, [ip]
 800b7b0:	e9de 540c 	ldrd	r5, r4, [lr, #48]	@ 0x30
 800b7b4:	971b      	str	r7, [sp, #108]	@ 0x6c
 800b7b6:	f8bc 7004 	ldrh.w	r7, [ip, #4]
 800b7ba:	fa1f fb85 	uxth.w	fp, r5
 800b7be:	971c      	str	r7, [sp, #112]	@ 0x70
 800b7c0:	b2a7      	uxth	r7, r4
 800b7c2:	971d      	str	r7, [sp, #116]	@ 0x74
 800b7c4:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800b7c6:	f8d1 9008 	ldr.w	r9, [r1, #8]
 800b7ca:	e9d7 7801 	ldrd	r7, r8, [r7, #4]
 800b7ce:	b10e      	cbz	r6, 800b7d4 <forward_dw_if32of32wf32+0xb4>
 800b7d0:	69b6      	ldr	r6, [r6, #24]
 800b7d2:	68b6      	ldr	r6, [r6, #8]
 800b7d4:	6992      	ldr	r2, [r2, #24]
 800b7d6:	b2a4      	uxth	r4, r4
 800b7d8:	b2ad      	uxth	r5, r5
 800b7da:	2b03      	cmp	r3, #3
 800b7dc:	6892      	ldr	r2, [r2, #8]
 800b7de:	f104 34ff 	add.w	r4, r4, #4294967295
 800b7e2:	f105 35ff 	add.w	r5, r5, #4294967295
 800b7e6:	9213      	str	r2, [sp, #76]	@ 0x4c
 800b7e8:	f108 32ff 	add.w	r2, r8, #4294967295
 800b7ec:	fb02 8404 	mla	r4, r2, r4, r8
 800b7f0:	f107 32ff 	add.w	r2, r7, #4294967295
 800b7f4:	fb02 7505 	mla	r5, r2, r5, r7
 800b7f8:	d04b      	beq.n	800b892 <forward_dw_if32of32wf32+0x172>
 800b7fa:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b7fc:	b103      	cbz	r3, 800b800 <forward_dw_if32of32wf32+0xe0>
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	6808      	ldr	r0, [r1, #0]
 800b802:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800b806:	2a08      	cmp	r2, #8
 800b808:	d027      	beq.n	800b85a <forward_dw_if32of32wf32+0x13a>
 800b80a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b80c:	464a      	mov	r2, r9
 800b80e:	940c      	str	r4, [sp, #48]	@ 0x30
 800b810:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b812:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b814:	9c1d      	ldr	r4, [sp, #116]	@ 0x74
 800b816:	930a      	str	r3, [sp, #40]	@ 0x28
 800b818:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b81a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b81c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b81e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800b820:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 800b822:	9706      	str	r7, [sp, #24]
 800b824:	940f      	str	r4, [sp, #60]	@ 0x3c
 800b826:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800b82a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b82c:	9305      	str	r3, [sp, #20]
 800b82e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b830:	9304      	str	r3, [sp, #16]
 800b832:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b834:	9303      	str	r3, [sp, #12]
 800b836:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800b838:	9302      	str	r3, [sp, #8]
 800b83a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b83c:	e9cd a300 	strd	sl, r3, [sp]
 800b840:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b842:	9310      	str	r3, [sp, #64]	@ 0x40
 800b844:	4633      	mov	r3, r6
 800b846:	e9cd 5b0d 	strd	r5, fp, [sp, #52]	@ 0x34
 800b84a:	f000 fd97 	bl	800c37c <forward_lite_dw_if32of32wf32>
 800b84e:	b021      	add	sp, #132	@ 0x84
 800b850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b854:	2300      	movs	r3, #0
 800b856:	685b      	ldr	r3, [r3, #4]
 800b858:	deff      	udf	#255	@ 0xff
 800b85a:	68ca      	ldr	r2, [r1, #12]
 800b85c:	2a00      	cmp	r2, #0
 800b85e:	d0d4      	beq.n	800b80a <forward_dw_if32of32wf32+0xea>
 800b860:	6999      	ldr	r1, [r3, #24]
 800b862:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800b866:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800b86a:	4103      	asrs	r3, r0
 800b86c:	e9d1 1001 	ldrd	r1, r0, [r1, #4]
 800b870:	b29b      	uxth	r3, r3
 800b872:	e9cd a100 	strd	sl, r1, [sp]
 800b876:	4649      	mov	r1, r9
 800b878:	2800      	cmp	r0, #0
 800b87a:	bf18      	it	ne
 800b87c:	4681      	movne	r9, r0
 800b87e:	f000 ff81 	bl	800c784 <lite_decompress_ilutof32>
 800b882:	e7c2      	b.n	800b80a <forward_dw_if32of32wf32+0xea>
 800b884:	4634      	mov	r4, r6
 800b886:	e76b      	b.n	800b760 <forward_dw_if32of32wf32+0x40>
 800b888:	2300      	movs	r3, #0
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	deff      	udf	#255	@ 0xff
 800b88e:	2600      	movs	r6, #0
 800b890:	e766      	b.n	800b760 <forward_dw_if32of32wf32+0x40>
 800b892:	2300      	movs	r3, #0
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	deff      	udf	#255	@ 0xff

0800b898 <forward_dense>:
 800b898:	6982      	ldr	r2, [r0, #24]
 800b89a:	8813      	ldrh	r3, [r2, #0]
 800b89c:	b90b      	cbnz	r3, 800b8a2 <forward_dense+0xa>
 800b89e:	685b      	ldr	r3, [r3, #4]
 800b8a0:	deff      	udf	#255	@ 0xff
 800b8a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8a6:	f8d2 a004 	ldr.w	sl, [r2, #4]
 800b8aa:	b08e      	sub	sp, #56	@ 0x38
 800b8ac:	f8da 0004 	ldr.w	r0, [sl, #4]
 800b8b0:	b100      	cbz	r0, 800b8b4 <forward_dense+0x1c>
 800b8b2:	6800      	ldr	r0, [r0, #0]
 800b8b4:	2b01      	cmp	r3, #1
 800b8b6:	d061      	beq.n	800b97c <forward_dense+0xe4>
 800b8b8:	f8da 2010 	ldr.w	r2, [sl, #16]
 800b8bc:	b102      	cbz	r2, 800b8c0 <forward_dense+0x28>
 800b8be:	6812      	ldr	r2, [r2, #0]
 800b8c0:	2b02      	cmp	r3, #2
 800b8c2:	d035      	beq.n	800b930 <forward_dense+0x98>
 800b8c4:	f8da 501c 	ldr.w	r5, [sl, #28]
 800b8c8:	2d00      	cmp	r5, #0
 800b8ca:	d055      	beq.n	800b978 <forward_dense+0xe0>
 800b8cc:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 800b8d0:	6829      	ldr	r1, [r5, #0]
 800b8d2:	2c01      	cmp	r4, #1
 800b8d4:	d955      	bls.n	800b982 <forward_dense+0xea>
 800b8d6:	686d      	ldr	r5, [r5, #4]
 800b8d8:	698e      	ldr	r6, [r1, #24]
 800b8da:	2b03      	cmp	r3, #3
 800b8dc:	68d1      	ldr	r1, [r2, #12]
 800b8de:	68c4      	ldr	r4, [r0, #12]
 800b8e0:	f8d1 9004 	ldr.w	r9, [r1, #4]
 800b8e4:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800b8e8:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 800b8ec:	6831      	ldr	r1, [r6, #0]
 800b8ee:	fb07 f804 	mul.w	r8, r7, r4
 800b8f2:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 800b8f6:	d046      	beq.n	800b986 <forward_dense+0xee>
 800b8f8:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 800b8fc:	b11c      	cbz	r4, 800b906 <forward_dense+0x6e>
 800b8fe:	6824      	ldr	r4, [r4, #0]
 800b900:	b10c      	cbz	r4, 800b906 <forward_dense+0x6e>
 800b902:	69a3      	ldr	r3, [r4, #24]
 800b904:	689c      	ldr	r4, [r3, #8]
 800b906:	6983      	ldr	r3, [r0, #24]
 800b908:	6992      	ldr	r2, [r2, #24]
 800b90a:	6899      	ldr	r1, [r3, #8]
 800b90c:	6890      	ldr	r0, [r2, #8]
 800b90e:	b10d      	cbz	r5, 800b914 <forward_dense+0x7c>
 800b910:	69ab      	ldr	r3, [r5, #24]
 800b912:	689d      	ldr	r5, [r3, #8]
 800b914:	4f1d      	ldr	r7, [pc, #116]	@ (800b98c <forward_dense+0xf4>)
 800b916:	45bc      	cmp	ip, r7
 800b918:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 800b91c:	d022      	beq.n	800b964 <forward_dense+0xcc>
 800b91e:	4e1c      	ldr	r6, [pc, #112]	@ (800b990 <forward_dense+0xf8>)
 800b920:	45b4      	cmp	ip, r6
 800b922:	d015      	beq.n	800b950 <forward_dense+0xb8>
 800b924:	4b1b      	ldr	r3, [pc, #108]	@ (800b994 <forward_dense+0xfc>)
 800b926:	459c      	cmp	ip, r3
 800b928:	d005      	beq.n	800b936 <forward_dense+0x9e>
 800b92a:	b00e      	add	sp, #56	@ 0x38
 800b92c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b930:	2300      	movs	r3, #0
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	deff      	udf	#255	@ 0xff
 800b936:	e9cd 0107 	strd	r0, r1, [sp, #28]
 800b93a:	a807      	add	r0, sp, #28
 800b93c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b93e:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 800b942:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 800b946:	f000 ff73 	bl	800c830 <forward_lite_dense_if32of32wf32>
 800b94a:	b00e      	add	sp, #56	@ 0x38
 800b94c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b950:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800b954:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 800b958:	9400      	str	r4, [sp, #0]
 800b95a:	f001 f8c3 	bl	800cae4 <forward_lite_dense_if32of32wf32_lut4>
 800b95e:	b00e      	add	sp, #56	@ 0x38
 800b960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b964:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800b968:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 800b96c:	9400      	str	r4, [sp, #0]
 800b96e:	f001 fa01 	bl	800cd74 <forward_lite_dense_if32of32wf32_lut8>
 800b972:	b00e      	add	sp, #56	@ 0x38
 800b974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b978:	4629      	mov	r1, r5
 800b97a:	e7ad      	b.n	800b8d8 <forward_dense+0x40>
 800b97c:	2300      	movs	r3, #0
 800b97e:	685b      	ldr	r3, [r3, #4]
 800b980:	deff      	udf	#255	@ 0xff
 800b982:	2500      	movs	r5, #0
 800b984:	e7a8      	b.n	800b8d8 <forward_dense+0x40>
 800b986:	2300      	movs	r3, #0
 800b988:	685b      	ldr	r3, [r3, #4]
 800b98a:	deff      	udf	#255	@ 0xff
 800b98c:	00d01040 	.word	0x00d01040
 800b990:	00f01040 	.word	0x00f01040
 800b994:	00821040 	.word	0x00821040

0800b998 <forward_transpose>:
 800b998:	6983      	ldr	r3, [r0, #24]
 800b99a:	8819      	ldrh	r1, [r3, #0]
 800b99c:	b909      	cbnz	r1, 800b9a2 <forward_transpose+0xa>
 800b99e:	684b      	ldr	r3, [r1, #4]
 800b9a0:	deff      	udf	#255	@ 0xff
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	6858      	ldr	r0, [r3, #4]
 800b9a6:	6843      	ldr	r3, [r0, #4]
 800b9a8:	b103      	cbz	r3, 800b9ac <forward_transpose+0x14>
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	2901      	cmp	r1, #1
 800b9ae:	f000 80a7 	beq.w	800bb00 <forward_transpose+0x168>
 800b9b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9b6:	6904      	ldr	r4, [r0, #16]
 800b9b8:	b08b      	sub	sp, #44	@ 0x2c
 800b9ba:	b104      	cbz	r4, 800b9be <forward_transpose+0x26>
 800b9bc:	6824      	ldr	r4, [r4, #0]
 800b9be:	6a15      	ldr	r5, [r2, #32]
 800b9c0:	e9d3 6004 	ldrd	r6, r0, [r3, #16]
 800b9c4:	6869      	ldr	r1, [r5, #4]
 800b9c6:	f5b6 6fa0 	cmp.w	r6, #1280	@ 0x500
 800b9ca:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 800b9ce:	9100      	str	r1, [sp, #0]
 800b9d0:	68a9      	ldr	r1, [r5, #8]
 800b9d2:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 800b9d6:	9104      	str	r1, [sp, #16]
 800b9d8:	68e9      	ldr	r1, [r5, #12]
 800b9da:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 800b9de:	9105      	str	r1, [sp, #20]
 800b9e0:	f0c0 808a 	bcc.w	800baf8 <forward_transpose+0x160>
 800b9e4:	69d1      	ldr	r1, [r2, #28]
 800b9e6:	f5b1 6fa0 	cmp.w	r1, #1280	@ 0x500
 800b9ea:	f080 8082 	bcs.w	800baf2 <forward_transpose+0x15a>
 800b9ee:	2104      	movs	r1, #4
 800b9f0:	5841      	ldr	r1, [r0, r1]
 800b9f2:	f026 06ff 	bic.w	r6, r6, #255	@ 0xff
 800b9f6:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
 800b9fa:	d071      	beq.n	800bae0 <forward_transpose+0x148>
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	9202      	str	r2, [sp, #8]
 800ba00:	6998      	ldr	r0, [r3, #24]
 800ba02:	69a2      	ldr	r2, [r4, #24]
 800ba04:	68e3      	ldr	r3, [r4, #12]
 800ba06:	6896      	ldr	r6, [r2, #8]
 800ba08:	6802      	ldr	r2, [r0, #0]
 800ba0a:	6880      	ldr	r0, [r0, #8]
 800ba0c:	f3c2 2b83 	ubfx	fp, r2, #10, #4
 800ba10:	68da      	ldr	r2, [r3, #12]
 800ba12:	9001      	str	r0, [sp, #4]
 800ba14:	2a00      	cmp	r2, #0
 800ba16:	d060      	beq.n	800bada <forward_transpose+0x142>
 800ba18:	2700      	movs	r7, #0
 800ba1a:	6898      	ldr	r0, [r3, #8]
 800ba1c:	46a0      	mov	r8, r4
 800ba1e:	46ba      	mov	sl, r7
 800ba20:	2800      	cmp	r0, #0
 800ba22:	d05a      	beq.n	800bada <forward_transpose+0x142>
 800ba24:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ba28:	2400      	movs	r4, #0
 800ba2a:	f8cd a018 	str.w	sl, [sp, #24]
 800ba2e:	46ba      	mov	sl, r7
 800ba30:	f3c5 2517 	ubfx	r5, r5, #8, #24
 800ba34:	4628      	mov	r0, r5
 800ba36:	f04f 0900 	mov.w	r9, #0
 800ba3a:	4655      	mov	r5, sl
 800ba3c:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 800ba40:	e9cd 4707 	strd	r4, r7, [sp, #28]
 800ba44:	2804      	cmp	r0, #4
 800ba46:	bf8c      	ite	hi
 800ba48:	691f      	ldrhi	r7, [r3, #16]
 800ba4a:	2701      	movls	r7, #1
 800ba4c:	45b9      	cmp	r9, r7
 800ba4e:	d22e      	bcs.n	800baae <forward_transpose+0x116>
 800ba50:	46aa      	mov	sl, r5
 800ba52:	2700      	movs	r7, #0
 800ba54:	2805      	cmp	r0, #5
 800ba56:	9103      	str	r1, [sp, #12]
 800ba58:	463d      	mov	r5, r7
 800ba5a:	4657      	mov	r7, sl
 800ba5c:	d91f      	bls.n	800ba9e <forward_transpose+0x106>
 800ba5e:	695a      	ldr	r2, [r3, #20]
 800ba60:	4295      	cmp	r5, r2
 800ba62:	d21e      	bcs.n	800baa2 <forward_transpose+0x10a>
 800ba64:	685a      	ldr	r2, [r3, #4]
 800ba66:	b1a2      	cbz	r2, 800ba92 <forward_transpose+0xfa>
 800ba68:	2400      	movs	r4, #0
 800ba6a:	9b00      	ldr	r3, [sp, #0]
 800ba6c:	4631      	mov	r1, r6
 800ba6e:	465a      	mov	r2, fp
 800ba70:	445e      	add	r6, fp
 800ba72:	fb03 a004 	mla	r0, r3, r4, sl
 800ba76:	9b01      	ldr	r3, [sp, #4]
 800ba78:	3401      	adds	r4, #1
 800ba7a:	4418      	add	r0, r3
 800ba7c:	f001 fc44 	bl	800d308 <st_int8_copy>
 800ba80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ba84:	685a      	ldr	r2, [r3, #4]
 800ba86:	4294      	cmp	r4, r2
 800ba88:	d3ef      	bcc.n	800ba6a <forward_transpose+0xd2>
 800ba8a:	f8d8 1008 	ldr.w	r1, [r8, #8]
 800ba8e:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800ba92:	9a02      	ldr	r2, [sp, #8]
 800ba94:	2805      	cmp	r0, #5
 800ba96:	f105 0501 	add.w	r5, r5, #1
 800ba9a:	4492      	add	sl, r2
 800ba9c:	d8df      	bhi.n	800ba5e <forward_transpose+0xc6>
 800ba9e:	2d00      	cmp	r5, #0
 800baa0:	d0e0      	beq.n	800ba64 <forward_transpose+0xcc>
 800baa2:	9903      	ldr	r1, [sp, #12]
 800baa4:	463d      	mov	r5, r7
 800baa6:	f109 0901 	add.w	r9, r9, #1
 800baaa:	440d      	add	r5, r1
 800baac:	e7ca      	b.n	800ba44 <forward_transpose+0xac>
 800baae:	e9dd 4707 	ldrd	r4, r7, [sp, #28]
 800bab2:	4605      	mov	r5, r0
 800bab4:	6898      	ldr	r0, [r3, #8]
 800bab6:	3401      	adds	r4, #1
 800bab8:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 800babc:	9a04      	ldr	r2, [sp, #16]
 800babe:	4284      	cmp	r4, r0
 800bac0:	4492      	add	sl, r2
 800bac2:	d3b7      	bcc.n	800ba34 <forward_transpose+0x9c>
 800bac4:	f8dd a018 	ldr.w	sl, [sp, #24]
 800bac8:	68da      	ldr	r2, [r3, #12]
 800baca:	f10a 0a01 	add.w	sl, sl, #1
 800bace:	4592      	cmp	sl, r2
 800bad0:	d203      	bcs.n	800bada <forward_transpose+0x142>
 800bad2:	9a05      	ldr	r2, [sp, #20]
 800bad4:	4417      	add	r7, r2
 800bad6:	2800      	cmp	r0, #0
 800bad8:	d1a4      	bne.n	800ba24 <forward_transpose+0x8c>
 800bada:	b00b      	add	sp, #44	@ 0x2c
 800badc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bae0:	69d2      	ldr	r2, [r2, #28]
 800bae2:	f5b2 6fc0 	cmp.w	r2, #1536	@ 0x600
 800bae6:	d309      	bcc.n	800bafc <forward_transpose+0x164>
 800bae8:	696a      	ldr	r2, [r5, #20]
 800baea:	0092      	lsls	r2, r2, #2
 800baec:	5882      	ldr	r2, [r0, r2]
 800baee:	9202      	str	r2, [sp, #8]
 800baf0:	e786      	b.n	800ba00 <forward_transpose+0x68>
 800baf2:	6929      	ldr	r1, [r5, #16]
 800baf4:	0089      	lsls	r1, r1, #2
 800baf6:	e77b      	b.n	800b9f0 <forward_transpose+0x58>
 800baf8:	2100      	movs	r1, #0
 800bafa:	e77a      	b.n	800b9f2 <forward_transpose+0x5a>
 800bafc:	2204      	movs	r2, #4
 800bafe:	e7f5      	b.n	800baec <forward_transpose+0x154>
 800bb00:	2300      	movs	r3, #0
 800bb02:	685b      	ldr	r3, [r3, #4]
 800bb04:	deff      	udf	#255	@ 0xff
 800bb06:	bf00      	nop

0800bb08 <forward_clip>:
 800bb08:	6982      	ldr	r2, [r0, #24]
 800bb0a:	8813      	ldrh	r3, [r2, #0]
 800bb0c:	b90b      	cbnz	r3, 800bb12 <forward_clip+0xa>
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	deff      	udf	#255	@ 0xff
 800bb12:	6851      	ldr	r1, [r2, #4]
 800bb14:	684a      	ldr	r2, [r1, #4]
 800bb16:	b102      	cbz	r2, 800bb1a <forward_clip+0x12>
 800bb18:	6812      	ldr	r2, [r2, #0]
 800bb1a:	2b01      	cmp	r3, #1
 800bb1c:	d03e      	beq.n	800bb9c <forward_clip+0x94>
 800bb1e:	690b      	ldr	r3, [r1, #16]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d03e      	beq.n	800bba2 <forward_clip+0x9a>
 800bb24:	b470      	push	{r4, r5, r6}
 800bb26:	6819      	ldr	r1, [r3, #0]
 800bb28:	6893      	ldr	r3, [r2, #8]
 800bb2a:	6994      	ldr	r4, [r2, #24]
 800bb2c:	6989      	ldr	r1, [r1, #24]
 800bb2e:	0a1b      	lsrs	r3, r3, #8
 800bb30:	68a6      	ldr	r6, [r4, #8]
 800bb32:	6889      	ldr	r1, [r1, #8]
 800bb34:	d02a      	beq.n	800bb8c <forward_clip+0x84>
 800bb36:	68d5      	ldr	r5, [r2, #12]
 800bb38:	2201      	movs	r2, #1
 800bb3a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800bb3e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800bb42:	429d      	cmp	r5, r3
 800bb44:	fb04 f202 	mul.w	r2, r4, r2
 800bb48:	d1f9      	bne.n	800bb3e <forward_clip+0x36>
 800bb4a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800bb4e:	69c0      	ldr	r0, [r0, #28]
 800bb50:	4413      	add	r3, r2
 800bb52:	6882      	ldr	r2, [r0, #8]
 800bb54:	eb06 0083 	add.w	r0, r6, r3, lsl #2
 800bb58:	edd2 6a00 	vldr	s13, [r2]
 800bb5c:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800bb60:	ed92 7a01 	vldr	s14, [r2, #4]
 800bb64:	4286      	cmp	r6, r0
 800bb66:	d80f      	bhi.n	800bb88 <forward_clip+0x80>
 800bb68:	1b86      	subs	r6, r0, r6
 800bb6a:	1d0a      	adds	r2, r1, #4
 800bb6c:	1d03      	adds	r3, r0, #4
 800bb6e:	f026 0603 	bic.w	r6, r6, #3
 800bb72:	1b81      	subs	r1, r0, r6
 800bb74:	ed73 7a01 	vldmdb	r3!, {s15}
 800bb78:	428b      	cmp	r3, r1
 800bb7a:	fec6 7aa7 	vmaxnm.f32	s15, s13, s15
 800bb7e:	fec7 7ac7 	vminnm.f32	s15, s15, s14
 800bb82:	ed62 7a01 	vstmdb	r2!, {s15}
 800bb86:	d1f5      	bne.n	800bb74 <forward_clip+0x6c>
 800bb88:	bc70      	pop	{r4, r5, r6}
 800bb8a:	4770      	bx	lr
 800bb8c:	69c3      	ldr	r3, [r0, #28]
 800bb8e:	4630      	mov	r0, r6
 800bb90:	689b      	ldr	r3, [r3, #8]
 800bb92:	edd3 6a00 	vldr	s13, [r3]
 800bb96:	ed93 7a01 	vldr	s14, [r3, #4]
 800bb9a:	e7e5      	b.n	800bb68 <forward_clip+0x60>
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	685b      	ldr	r3, [r3, #4]
 800bba0:	deff      	udf	#255	@ 0xff
 800bba2:	699b      	ldr	r3, [r3, #24]
 800bba4:	deff      	udf	#255	@ 0xff
 800bba6:	bf00      	nop

0800bba8 <forward_ap>:
 800bba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbac:	6983      	ldr	r3, [r0, #24]
 800bbae:	b09d      	sub	sp, #116	@ 0x74
 800bbb0:	881a      	ldrh	r2, [r3, #0]
 800bbb2:	900c      	str	r0, [sp, #48]	@ 0x30
 800bbb4:	b90a      	cbnz	r2, 800bbba <forward_ap+0x12>
 800bbb6:	6853      	ldr	r3, [r2, #4]
 800bbb8:	deff      	udf	#255	@ 0xff
 800bbba:	6859      	ldr	r1, [r3, #4]
 800bbbc:	684b      	ldr	r3, [r1, #4]
 800bbbe:	b103      	cbz	r3, 800bbc2 <forward_ap+0x1a>
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	2a01      	cmp	r2, #1
 800bbc4:	f000 80fd 	beq.w	800bdc2 <forward_ap+0x21a>
 800bbc8:	690a      	ldr	r2, [r1, #16]
 800bbca:	2a00      	cmp	r2, #0
 800bbcc:	f000 80fc 	beq.w	800bdc8 <forward_ap+0x220>
 800bbd0:	6811      	ldr	r1, [r2, #0]
 800bbd2:	68dc      	ldr	r4, [r3, #12]
 800bbd4:	68ca      	ldr	r2, [r1, #12]
 800bbd6:	699b      	ldr	r3, [r3, #24]
 800bbd8:	68d5      	ldr	r5, [r2, #12]
 800bbda:	6892      	ldr	r2, [r2, #8]
 800bbdc:	6989      	ldr	r1, [r1, #24]
 800bbde:	9205      	str	r2, [sp, #20]
 800bbe0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bbe2:	689b      	ldr	r3, [r3, #8]
 800bbe4:	6888      	ldr	r0, [r1, #8]
 800bbe6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800bbe8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bbea:	6867      	ldr	r7, [r4, #4]
 800bbec:	950d      	str	r5, [sp, #52]	@ 0x34
 800bbee:	e9d1 6300 	ldrd	r6, r3, [r1]
 800bbf2:	e9d4 c102 	ldrd	ip, r1, [r4, #8]
 800bbf6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbf8:	69d4      	ldr	r4, [r2, #28]
 800bbfa:	e9d2 a308 	ldrd	sl, r3, [r2, #32]
 800bbfe:	9408      	str	r4, [sp, #32]
 800bc00:	4274      	negs	r4, r6
 800bc02:	930e      	str	r3, [sp, #56]	@ 0x38
 800bc04:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800bc06:	2d00      	cmp	r5, #0
 800bc08:	f000 80ce 	beq.w	800bda8 <forward_ap+0x200>
 800bc0c:	fb07 f20c 	mul.w	r2, r7, ip
 800bc10:	440e      	add	r6, r1
 800bc12:	9d08      	ldr	r5, [sp, #32]
 800bc14:	ea4f 0987 	mov.w	r9, r7, lsl #2
 800bc18:	0091      	lsls	r1, r2, #2
 800bc1a:	9a05      	ldr	r2, [sp, #20]
 800bc1c:	fb0a f505 	mul.w	r5, sl, r5
 800bc20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800bc24:	9102      	str	r1, [sp, #8]
 800bc26:	f04f 0800 	mov.w	r8, #0
 800bc2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bc2c:	fb09 f202 	mul.w	r2, r9, r2
 800bc30:	9510      	str	r5, [sp, #64]	@ 0x40
 800bc32:	46cb      	mov	fp, r9
 800bc34:	4249      	negs	r1, r1
 800bc36:	463d      	mov	r5, r7
 800bc38:	4657      	mov	r7, sl
 800bc3a:	9213      	str	r2, [sp, #76]	@ 0x4c
 800bc3c:	9111      	str	r1, [sp, #68]	@ 0x44
 800bc3e:	42b7      	cmp	r7, r6
 800bc40:	bf94      	ite	ls
 800bc42:	19e2      	addls	r2, r4, r7
 800bc44:	19a2      	addhi	r2, r4, r6
 800bc46:	9905      	ldr	r1, [sp, #20]
 800bc48:	ea24 7ae4 	bic.w	sl, r4, r4, asr #31
 800bc4c:	9201      	str	r2, [sp, #4]
 800bc4e:	2900      	cmp	r1, #0
 800bc50:	f000 80a2 	beq.w	800bd98 <forward_ap+0x1f0>
 800bc54:	ebaa 0202 	sub.w	r2, sl, r2
 800bc58:	fb0c f10a 	mul.w	r1, ip, sl
 800bc5c:	f8dd e044 	ldr.w	lr, [sp, #68]	@ 0x44
 800bc60:	4681      	mov	r9, r0
 800bc62:	9212      	str	r2, [sp, #72]	@ 0x48
 800bc64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc66:	9107      	str	r1, [sp, #28]
 800bc68:	eb00 010b 	add.w	r1, r0, fp
 800bc6c:	4462      	add	r2, ip
 800bc6e:	9206      	str	r2, [sp, #24]
 800bc70:	2200      	movs	r2, #0
 800bc72:	e9cd c714 	strd	ip, r7, [sp, #80]	@ 0x50
 800bc76:	920a      	str	r2, [sp, #40]	@ 0x28
 800bc78:	e9cd 3416 	strd	r3, r4, [sp, #88]	@ 0x58
 800bc7c:	e9cd 8018 	strd	r8, r0, [sp, #96]	@ 0x60
 800bc80:	f1be 0f00 	cmp.w	lr, #0
 800bc84:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 800bc88:	f2c0 8097 	blt.w	800bdba <forward_ap+0x212>
 800bc8c:	9b07      	ldr	r3, [sp, #28]
 800bc8e:	eb03 000e 	add.w	r0, r3, lr
 800bc92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc94:	9a06      	ldr	r2, [sp, #24]
 800bc96:	fb00 300b 	mla	r0, r0, fp, r3
 800bc9a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800bc9c:	9b08      	ldr	r3, [sp, #32]
 800bc9e:	4293      	cmp	r3, r2
 800bca0:	bf94      	ite	ls
 800bca2:	18e4      	addls	r4, r4, r3
 800bca4:	18a4      	addhi	r4, r4, r2
 800bca6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bca8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcaa:	ebae 0804 	sub.w	r8, lr, r4
 800bcae:	eba4 0e0e 	sub.w	lr, r4, lr
 800bcb2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800bcb6:	fb02 f808 	mul.w	r8, r2, r8
 800bcba:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	bf08      	it	eq
 800bcc0:	4642      	moveq	r2, r8
 800bcc2:	9b01      	ldr	r3, [sp, #4]
 800bcc4:	459a      	cmp	sl, r3
 800bcc6:	9204      	str	r2, [sp, #16]
 800bcc8:	da4e      	bge.n	800bd68 <forward_ap+0x1c0>
 800bcca:	fb0b f30e 	mul.w	r3, fp, lr
 800bcce:	46d4      	mov	ip, sl
 800bcd0:	2700      	movs	r7, #0
 800bcd2:	9303      	str	r3, [sp, #12]
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	e9cd a61a 	strd	sl, r6, [sp, #104]	@ 0x68
 800bcda:	4477      	add	r7, lr
 800bcdc:	9a03      	ldr	r2, [sp, #12]
 800bcde:	45b8      	cmp	r8, r7
 800bce0:	eb00 0402 	add.w	r4, r0, r2
 800bce4:	d063      	beq.n	800bdae <forward_ap+0x206>
 800bce6:	42a0      	cmp	r0, r4
 800bce8:	d233      	bcs.n	800bd52 <forward_ap+0x1aa>
 800bcea:	2600      	movs	r6, #0
 800bcec:	eb0b 0a00 	add.w	sl, fp, r0
 800bcf0:	b14d      	cbz	r5, 800bd06 <forward_ap+0x15e>
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d05f      	beq.n	800bdb6 <forward_ap+0x20e>
 800bcf6:	464a      	mov	r2, r9
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	ecf3 7a01 	vldmia	r3!, {s15}
 800bcfe:	459a      	cmp	sl, r3
 800bd00:	ece2 7a01 	vstmia	r2!, {s15}
 800bd04:	d1f9      	bne.n	800bcfa <forward_ap+0x152>
 800bd06:	4682      	mov	sl, r0
 800bd08:	44da      	add	sl, fp
 800bd0a:	45a2      	cmp	sl, r4
 800bd0c:	d210      	bcs.n	800bd30 <forward_ap+0x188>
 800bd0e:	2d00      	cmp	r5, #0
 800bd10:	d0fa      	beq.n	800bd08 <forward_ap+0x160>
 800bd12:	464b      	mov	r3, r9
 800bd14:	4652      	mov	r2, sl
 800bd16:	edd3 7a00 	vldr	s15, [r3]
 800bd1a:	ecb2 7a01 	vldmia	r2!, {s14}
 800bd1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bd22:	ece3 7a01 	vstmia	r3!, {s15}
 800bd26:	4299      	cmp	r1, r3
 800bd28:	d1f5      	bne.n	800bd16 <forward_ap+0x16e>
 800bd2a:	44da      	add	sl, fp
 800bd2c:	45a2      	cmp	sl, r4
 800bd2e:	d3ee      	bcc.n	800bd0e <forward_ap+0x166>
 800bd30:	b17e      	cbz	r6, 800bd52 <forward_ap+0x1aa>
 800bd32:	ee07 6a90 	vmov	s15, r6
 800bd36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bd3e:	b145      	cbz	r5, 800bd52 <forward_ap+0x1aa>
 800bd40:	464b      	mov	r3, r9
 800bd42:	edd3 7a00 	vldr	s15, [r3]
 800bd46:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd4a:	ece3 7a01 	vstmia	r3!, {s15}
 800bd4e:	428b      	cmp	r3, r1
 800bd50:	d1f7      	bne.n	800bd42 <forward_ap+0x19a>
 800bd52:	f10c 0c01 	add.w	ip, ip, #1
 800bd56:	9a01      	ldr	r2, [sp, #4]
 800bd58:	9b02      	ldr	r3, [sp, #8]
 800bd5a:	4562      	cmp	r2, ip
 800bd5c:	4418      	add	r0, r3
 800bd5e:	f04f 0300 	mov.w	r3, #0
 800bd62:	d1ba      	bne.n	800bcda <forward_ap+0x132>
 800bd64:	e9dd a61a 	ldrd	sl, r6, [sp, #104]	@ 0x68
 800bd68:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800bd6a:	44d9      	add	r9, fp
 800bd6c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bd6e:	4459      	add	r1, fp
 800bd70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd72:	4402      	add	r2, r0
 800bd74:	3301      	adds	r3, #1
 800bd76:	4696      	mov	lr, r2
 800bd78:	9a06      	ldr	r2, [sp, #24]
 800bd7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd7c:	1a12      	subs	r2, r2, r0
 800bd7e:	9206      	str	r2, [sp, #24]
 800bd80:	9a05      	ldr	r2, [sp, #20]
 800bd82:	429a      	cmp	r2, r3
 800bd84:	f47f af7c 	bne.w	800bc80 <forward_ap+0xd8>
 800bd88:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bd8a:	e9dd 8018 	ldrd	r8, r0, [sp, #96]	@ 0x60
 800bd8e:	e9dd c714 	ldrd	ip, r7, [sp, #80]	@ 0x50
 800bd92:	e9dd 3416 	ldrd	r3, r4, [sp, #88]	@ 0x58
 800bd96:	4410      	add	r0, r2
 800bd98:	f108 0801 	add.w	r8, r8, #1
 800bd9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd9e:	441c      	add	r4, r3
 800bda0:	1af6      	subs	r6, r6, r3
 800bda2:	4542      	cmp	r2, r8
 800bda4:	f47f af4b 	bne.w	800bc3e <forward_ap+0x96>
 800bda8:	b01d      	add	sp, #116	@ 0x74
 800bdaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdae:	42a0      	cmp	r0, r4
 800bdb0:	9e04      	ldr	r6, [sp, #16]
 800bdb2:	d39b      	bcc.n	800bcec <forward_ap+0x144>
 800bdb4:	e7bc      	b.n	800bd30 <forward_ap+0x188>
 800bdb6:	4682      	mov	sl, r0
 800bdb8:	e7ab      	b.n	800bd12 <forward_ap+0x16a>
 800bdba:	9807      	ldr	r0, [sp, #28]
 800bdbc:	f04f 0e00 	mov.w	lr, #0
 800bdc0:	e767      	b.n	800bc92 <forward_ap+0xea>
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	685b      	ldr	r3, [r3, #4]
 800bdc6:	deff      	udf	#255	@ 0xff
 800bdc8:	68d3      	ldr	r3, [r2, #12]
 800bdca:	deff      	udf	#255	@ 0xff

0800bdcc <forward_lite_conv2d_if32of32wf32>:
 800bdcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdd0:	ed2d 8b0e 	vpush	{d8-d14}
 800bdd4:	b0a1      	sub	sp, #132	@ 0x84
 800bdd6:	4681      	mov	r9, r0
 800bdd8:	460c      	mov	r4, r1
 800bdda:	4690      	mov	r8, r2
 800bddc:	f8bd 5104 	ldrh.w	r5, [sp, #260]	@ 0x104
 800bde0:	f8bd 610c 	ldrh.w	r6, [sp, #268]	@ 0x10c
 800bde4:	9f3e      	ldr	r7, [sp, #248]	@ 0xf8
 800bde6:	9018      	str	r0, [sp, #96]	@ 0x60
 800bde8:	9211      	str	r2, [sp, #68]	@ 0x44
 800bdea:	930c      	str	r3, [sp, #48]	@ 0x30
 800bdec:	f8bd 2108 	ldrh.w	r2, [sp, #264]	@ 0x108
 800bdf0:	983a      	ldr	r0, [sp, #232]	@ 0xe8
 800bdf2:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 800bdf4:	f8bd 1110 	ldrh.w	r1, [sp, #272]	@ 0x110
 800bdf8:	9512      	str	r5, [sp, #72]	@ 0x48
 800bdfa:	9605      	str	r6, [sp, #20]
 800bdfc:	2f00      	cmp	r7, #0
 800bdfe:	f000 817a 	beq.w	800c0f6 <forward_lite_conv2d_if32of32wf32+0x32a>
 800be02:	9f3f      	ldr	r7, [sp, #252]	@ 0xfc
 800be04:	f1c2 0e00 	rsb	lr, r2, #0
 800be08:	4694      	mov	ip, r2
 800be0a:	426d      	negs	r5, r5
 800be0c:	fb07 f303 	mul.w	r3, r7, r3
 800be10:	9f39      	ldr	r7, [sp, #228]	@ 0xe4
 800be12:	9510      	str	r5, [sp, #64]	@ 0x40
 800be14:	fb07 f303 	mul.w	r3, r7, r3
 800be18:	ed9f 8ac0 	vldr	s16, [pc, #768]	@ 800c11c <forward_lite_conv2d_if32of32wf32+0x350>
 800be1c:	9119      	str	r1, [sp, #100]	@ 0x64
 800be1e:	009b      	lsls	r3, r3, #2
 800be20:	930d      	str	r3, [sp, #52]	@ 0x34
 800be22:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 800be24:	fb07 f303 	mul.w	r3, r7, r3
 800be28:	9f3d      	ldr	r7, [sp, #244]	@ 0xf4
 800be2a:	fb07 f200 	mul.w	r2, r7, r0
 800be2e:	0087      	lsls	r7, r0, #2
 800be30:	9702      	str	r7, [sp, #8]
 800be32:	0097      	lsls	r7, r2, #2
 800be34:	fb01 f203 	mul.w	r2, r1, r3
 800be38:	fb03 f30e 	mul.w	r3, r3, lr
 800be3c:	9714      	str	r7, [sp, #80]	@ 0x50
 800be3e:	0097      	lsls	r7, r2, #2
 800be40:	eb09 0083 	add.w	r0, r9, r3, lsl #2
 800be44:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800be46:	f108 4278 	add.w	r2, r8, #4160749568	@ 0xf8000000
 800be4a:	9716      	str	r7, [sp, #88]	@ 0x58
 800be4c:	fb06 f303 	mul.w	r3, r6, r3
 800be50:	4677      	mov	r7, lr
 800be52:	9213      	str	r2, [sp, #76]	@ 0x4c
 800be54:	4606      	mov	r6, r0
 800be56:	009b      	lsls	r3, r3, #2
 800be58:	2200      	movs	r2, #0
 800be5a:	9304      	str	r3, [sp, #16]
 800be5c:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 800be5e:	920f      	str	r2, [sp, #60]	@ 0x3c
 800be60:	009b      	lsls	r3, r3, #2
 800be62:	fb03 f905 	mul.w	r9, r3, r5
 800be66:	4665      	mov	r5, ip
 800be68:	9300      	str	r3, [sp, #0]
 800be6a:	2f00      	cmp	r7, #0
 800be6c:	f2c0 8281 	blt.w	800c372 <forward_lite_conv2d_if32of32wf32+0x5a6>
 800be70:	2300      	movs	r3, #0
 800be72:	960b      	str	r6, [sp, #44]	@ 0x2c
 800be74:	9a3c      	ldr	r2, [sp, #240]	@ 0xf0
 800be76:	9945      	ldr	r1, [sp, #276]	@ 0x114
 800be78:	442a      	add	r2, r5
 800be7a:	428a      	cmp	r2, r1
 800be7c:	bf94      	ite	ls
 800be7e:	ebc3 0202 	rsbls	r2, r3, r2
 800be82:	ebc3 0201 	rsbhi	r2, r3, r1
 800be86:	4610      	mov	r0, r2
 800be88:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 800be8a:	2a00      	cmp	r2, #0
 800be8c:	f000 8148 	beq.w	800c120 <forward_lite_conv2d_if32of32wf32+0x354>
 800be90:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800be92:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800be96:	f0c0 8143 	bcc.w	800c120 <forward_lite_conv2d_if32of32wf32+0x354>
 800be9a:	9a02      	ldr	r2, [sp, #8]
 800be9c:	18a2      	adds	r2, r4, r2
 800be9e:	4294      	cmp	r4, r2
 800bea0:	9215      	str	r2, [sp, #84]	@ 0x54
 800bea2:	f080 811a 	bcs.w	800c0da <forward_lite_conv2d_if32of32wf32+0x30e>
 800bea6:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800bea8:	46a2      	mov	sl, r4
 800beaa:	4680      	mov	r8, r0
 800beac:	941e      	str	r4, [sp, #120]	@ 0x78
 800beae:	fb02 f303 	mul.w	r3, r2, r3
 800beb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800beb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800beb6:	444b      	add	r3, r9
 800beb8:	9317      	str	r3, [sp, #92]	@ 0x5c
 800beba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bebc:	930e      	str	r3, [sp, #56]	@ 0x38
 800bebe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bec0:	e9cd 761a 	strd	r7, r6, [sp, #104]	@ 0x68
 800bec4:	930a      	str	r3, [sp, #40]	@ 0x28
 800bec6:	e9cd 591c 	strd	r5, r9, [sp, #112]	@ 0x70
 800beca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800becc:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 800bece:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bed0:	f001 fa1a 	bl	800d308 <st_int8_copy>
 800bed4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	f000 811d 	beq.w	800c116 <forward_lite_conv2d_if32of32wf32+0x34a>
 800bedc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bede:	ecf3 6a01 	vldmia	r3!, {s13}
 800bee2:	930e      	str	r3, [sp, #56]	@ 0x38
 800bee4:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	f000 80e8 	beq.w	800c0bc <forward_lite_conv2d_if32of32wf32+0x2f0>
 800beec:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800beee:	2000      	movs	r0, #0
 800bef0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bef2:	9201      	str	r2, [sp, #4]
 800bef4:	4602      	mov	r2, r0
 800bef6:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800bef8:	4650      	mov	r0, sl
 800befa:	4614      	mov	r4, r2
 800befc:	f8cd a07c 	str.w	sl, [sp, #124]	@ 0x7c
 800bf00:	2d00      	cmp	r5, #0
 800bf02:	f2c0 80ff 	blt.w	800c104 <forward_lite_conv2d_if32of32wf32+0x338>
 800bf06:	9a01      	ldr	r2, [sp, #4]
 800bf08:	2600      	movs	r6, #0
 800bf0a:	9203      	str	r2, [sp, #12]
 800bf0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf0e:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 800bf10:	9f00      	ldr	r7, [sp, #0]
 800bf12:	fb02 1207 	mla	r2, r2, r7, r1
 800bf16:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800bf18:	18cf      	adds	r7, r1, r3
 800bf1a:	993f      	ldr	r1, [sp, #252]	@ 0xfc
 800bf1c:	428f      	cmp	r7, r1
 800bf1e:	bf94      	ite	ls
 800bf20:	ebc6 0607 	rsbls	r6, r6, r7
 800bf24:	ebc6 0601 	rsbhi	r6, r6, r1
 800bf28:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800bf2a:	f1b8 0f00 	cmp.w	r8, #0
 800bf2e:	eba1 0b06 	sub.w	fp, r1, r6
 800bf32:	993f      	ldr	r1, [sp, #252]	@ 0xfc
 800bf34:	eba1 0a06 	sub.w	sl, r1, r6
 800bf38:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 800bf3a:	fb01 f606 	mul.w	r6, r1, r6
 800bf3e:	f340 80e7 	ble.w	800c110 <forward_lite_conv2d_if32of32wf32+0x344>
 800bf42:	9f00      	ldr	r7, [sp, #0]
 800bf44:	eeb0 7a66 	vmov.f32	s14, s13
 800bf48:	f04f 0c00 	mov.w	ip, #0
 800bf4c:	9903      	ldr	r1, [sp, #12]
 800bf4e:	fb07 fb0b 	mul.w	fp, r7, fp
 800bf52:	fb07 fa0a 	mul.w	sl, r7, sl
 800bf56:	f026 070f 	bic.w	r7, r6, #15
 800bf5a:	9408      	str	r4, [sp, #32]
 800bf5c:	f107 39ff 	add.w	r9, r7, #4294967295
 800bf60:	9303      	str	r3, [sp, #12]
 800bf62:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800bf66:	f109 0901 	add.w	r9, r9, #1
 800bf6a:	ea4f 1e89 	mov.w	lr, r9, lsl #6
 800bf6e:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800bf72:	e9cd 0506 	strd	r0, r5, [sp, #24]
 800bf76:	2f00      	cmp	r7, #0
 800bf78:	f340 80c2 	ble.w	800c100 <forward_lite_conv2d_if32of32wf32+0x334>
 800bf7c:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 800bf80:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 800bf84:	2400      	movs	r4, #0
 800bf86:	ed10 6a0f 	vldr	s12, [r0, #-60]	@ 0xffffffc4
 800bf8a:	3410      	adds	r4, #16
 800bf8c:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 800bf90:	3040      	adds	r0, #64	@ 0x40
 800bf92:	ed53 4a10 	vldr	s9, [r3, #-64]	@ 0xffffffc0
 800bf96:	42bc      	cmp	r4, r7
 800bf98:	ee67 7a86 	vmul.f32	s15, s15, s12
 800bf9c:	ed10 5a20 	vldr	s10, [r0, #-128]	@ 0xffffff80
 800bfa0:	ed53 5a0e 	vldr	s11, [r3, #-56]	@ 0xffffffc8
 800bfa4:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800bfa8:	ed10 6a1e 	vldr	s12, [r0, #-120]	@ 0xffffff88
 800bfac:	eee4 7a85 	vfma.f32	s15, s9, s10
 800bfb0:	ed53 da1d 	vldr	s27, [r3, #-116]	@ 0xffffff8c
 800bfb4:	ed10 ea1d 	vldr	s28, [r0, #-116]	@ 0xffffff8c
 800bfb8:	ed13 da1c 	vldr	s26, [r3, #-112]	@ 0xffffff90
 800bfbc:	ed50 ca1c 	vldr	s25, [r0, #-112]	@ 0xffffff90
 800bfc0:	ed10 ca1b 	vldr	s24, [r0, #-108]	@ 0xffffff94
 800bfc4:	ed53 ba1b 	vldr	s23, [r3, #-108]	@ 0xffffff94
 800bfc8:	eee5 7a86 	vfma.f32	s15, s11, s12
 800bfcc:	ed10 ba1a 	vldr	s22, [r0, #-104]	@ 0xffffff98
 800bfd0:	ed53 aa1a 	vldr	s21, [r3, #-104]	@ 0xffffff98
 800bfd4:	ed10 aa19 	vldr	s20, [r0, #-100]	@ 0xffffff9c
 800bfd8:	ed53 9a19 	vldr	s19, [r3, #-100]	@ 0xffffff9c
 800bfdc:	ed13 9a18 	vldr	s18, [r3, #-96]	@ 0xffffffa0
 800bfe0:	ed50 8a18 	vldr	s17, [r0, #-96]	@ 0xffffffa0
 800bfe4:	eeed 7a8e 	vfma.f32	s15, s27, s28
 800bfe8:	ed10 0a17 	vldr	s0, [r0, #-92]	@ 0xffffffa4
 800bfec:	ed53 0a17 	vldr	s1, [r3, #-92]	@ 0xffffffa4
 800bff0:	ed10 1a16 	vldr	s2, [r0, #-88]	@ 0xffffffa8
 800bff4:	ed53 1a16 	vldr	s3, [r3, #-88]	@ 0xffffffa8
 800bff8:	ed10 2a15 	vldr	s4, [r0, #-84]	@ 0xffffffac
 800bffc:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 800c000:	eeed 7a2c 	vfma.f32	s15, s26, s25
 800c004:	ed13 3a14 	vldr	s6, [r3, #-80]	@ 0xffffffb0
 800c008:	ed50 3a14 	vldr	s7, [r0, #-80]	@ 0xffffffb0
 800c00c:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 800c010:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800c014:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 800c018:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 800c01c:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800c020:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800c024:	ed53 da11 	vldr	s27, [r3, #-68]	@ 0xffffffbc
 800c028:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 800c02c:	eeea 7a29 	vfma.f32	s15, s20, s19
 800c030:	eee9 7a28 	vfma.f32	s15, s18, s17
 800c034:	eee0 7a20 	vfma.f32	s15, s0, s1
 800c038:	eee1 7a21 	vfma.f32	s15, s2, s3
 800c03c:	eee2 7a22 	vfma.f32	s15, s4, s5
 800c040:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c044:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c048:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c04c:	eee6 7a2d 	vfma.f32	s15, s12, s27
 800c050:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c054:	db97      	blt.n	800bf86 <forward_lite_conv2d_if32of32wf32+0x1ba>
 800c056:	4471      	add	r1, lr
 800c058:	4472      	add	r2, lr
 800c05a:	4648      	mov	r0, r9
 800c05c:	4286      	cmp	r6, r0
 800c05e:	dd10      	ble.n	800c082 <forward_lite_conv2d_if32of32wf32+0x2b6>
 800c060:	4603      	mov	r3, r0
 800c062:	460d      	mov	r5, r1
 800c064:	4614      	mov	r4, r2
 800c066:	3301      	adds	r3, #1
 800c068:	ecb4 6a01 	vldmia	r4!, {s12}
 800c06c:	ecf5 7a01 	vldmia	r5!, {s15}
 800c070:	429e      	cmp	r6, r3
 800c072:	eea6 7a27 	vfma.f32	s14, s12, s15
 800c076:	d1f6      	bne.n	800c066 <forward_lite_conv2d_if32of32wf32+0x29a>
 800c078:	1a30      	subs	r0, r6, r0
 800c07a:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800c07e:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800c082:	f10c 0c01 	add.w	ip, ip, #1
 800c086:	4459      	add	r1, fp
 800c088:	4452      	add	r2, sl
 800c08a:	45e0      	cmp	r8, ip
 800c08c:	f47f af73 	bne.w	800bf76 <forward_lite_conv2d_if32of32wf32+0x1aa>
 800c090:	9c08      	ldr	r4, [sp, #32]
 800c092:	9b03      	ldr	r3, [sp, #12]
 800c094:	e9dd 0506 	ldrd	r0, r5, [sp, #24]
 800c098:	9a05      	ldr	r2, [sp, #20]
 800c09a:	3401      	adds	r4, #1
 800c09c:	9902      	ldr	r1, [sp, #8]
 800c09e:	4415      	add	r5, r2
 800c0a0:	1a9b      	subs	r3, r3, r2
 800c0a2:	ed80 7a00 	vstr	s14, [r0]
 800c0a6:	4408      	add	r0, r1
 800c0a8:	9a01      	ldr	r2, [sp, #4]
 800c0aa:	9904      	ldr	r1, [sp, #16]
 800c0ac:	440a      	add	r2, r1
 800c0ae:	9201      	str	r2, [sp, #4]
 800c0b0:	9a3d      	ldr	r2, [sp, #244]	@ 0xf4
 800c0b2:	42a2      	cmp	r2, r4
 800c0b4:	f47f af24 	bne.w	800bf00 <forward_lite_conv2d_if32of32wf32+0x134>
 800c0b8:	f8dd a07c 	ldr.w	sl, [sp, #124]	@ 0x7c
 800c0bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c0be:	f10a 0a04 	add.w	sl, sl, #4
 800c0c2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c0c4:	4413      	add	r3, r2
 800c0c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c0c8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c0ca:	459a      	cmp	sl, r3
 800c0cc:	f4ff aefd 	bcc.w	800beca <forward_lite_conv2d_if32of32wf32+0xfe>
 800c0d0:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 800c0d2:	e9dd 761a 	ldrd	r7, r6, [sp, #104]	@ 0x68
 800c0d6:	e9dd 591c 	ldrd	r5, r9, [sp, #112]	@ 0x70
 800c0da:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c0dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0de:	4414      	add	r4, r2
 800c0e0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c0e2:	3301      	adds	r3, #1
 800c0e4:	4417      	add	r7, r2
 800c0e6:	1aad      	subs	r5, r5, r2
 800c0e8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c0ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c0ec:	4416      	add	r6, r2
 800c0ee:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	f47f aeba 	bne.w	800be6a <forward_lite_conv2d_if32of32wf32+0x9e>
 800c0f6:	b021      	add	sp, #132	@ 0x84
 800c0f8:	ecbd 8b0e 	vpop	{d8-d14}
 800c0fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c100:	2000      	movs	r0, #0
 800c102:	e7ab      	b.n	800c05c <forward_lite_conv2d_if32of32wf32+0x290>
 800c104:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c106:	461e      	mov	r6, r3
 800c108:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c10a:	441a      	add	r2, r3
 800c10c:	9103      	str	r1, [sp, #12]
 800c10e:	e6fe      	b.n	800bf0e <forward_lite_conv2d_if32of32wf32+0x142>
 800c110:	eeb0 7a66 	vmov.f32	s14, s13
 800c114:	e7c0      	b.n	800c098 <forward_lite_conv2d_if32of32wf32+0x2cc>
 800c116:	eef0 6a48 	vmov.f32	s13, s16
 800c11a:	e6e3      	b.n	800bee4 <forward_lite_conv2d_if32of32wf32+0x118>
 800c11c:	00000000 	.word	0x00000000
 800c120:	9a02      	ldr	r2, [sp, #8]
 800c122:	eb04 0c02 	add.w	ip, r4, r2
 800c126:	4564      	cmp	r4, ip
 800c128:	d2d7      	bcs.n	800c0da <forward_lite_conv2d_if32of32wf32+0x30e>
 800c12a:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800c12c:	4683      	mov	fp, r0
 800c12e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c130:	fb02 f303 	mul.w	r3, r2, r3
 800c134:	4622      	mov	r2, r4
 800c136:	9109      	str	r1, [sp, #36]	@ 0x24
 800c138:	930a      	str	r3, [sp, #40]	@ 0x28
 800c13a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c13c:	970e      	str	r7, [sp, #56]	@ 0x38
 800c13e:	eb03 0e09 	add.w	lr, r3, r9
 800c142:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c144:	9615      	str	r6, [sp, #84]	@ 0x54
 800c146:	9517      	str	r5, [sp, #92]	@ 0x5c
 800c148:	941a      	str	r4, [sp, #104]	@ 0x68
 800c14a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c14c:	2900      	cmp	r1, #0
 800c14e:	f000 810d 	beq.w	800c36c <forward_lite_conv2d_if32of32wf32+0x5a0>
 800c152:	ecf3 6a01 	vldmia	r3!, {s13}
 800c156:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 800c158:	2900      	cmp	r1, #0
 800c15a:	f000 80ef 	beq.w	800c33c <forward_lite_conv2d_if32of32wf32+0x570>
 800c15e:	2100      	movs	r1, #0
 800c160:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c162:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800c164:	f8cd e004 	str.w	lr, [sp, #4]
 800c168:	f8cd e07c 	str.w	lr, [sp, #124]	@ 0x7c
 800c16c:	e9cd 321b 	strd	r3, r2, [sp, #108]	@ 0x6c
 800c170:	460b      	mov	r3, r1
 800c172:	4611      	mov	r1, r2
 800c174:	461d      	mov	r5, r3
 800c176:	e9cd c91d 	strd	ip, r9, [sp, #116]	@ 0x74
 800c17a:	2e00      	cmp	r6, #0
 800c17c:	f2c0 80ed 	blt.w	800c35a <forward_lite_conv2d_if32of32wf32+0x58e>
 800c180:	9b01      	ldr	r3, [sp, #4]
 800c182:	2400      	movs	r4, #0
 800c184:	9303      	str	r3, [sp, #12]
 800c186:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c188:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c18a:	9f00      	ldr	r7, [sp, #0]
 800c18c:	fb03 2307 	mla	r3, r3, r7, r2
 800c190:	9a3b      	ldr	r2, [sp, #236]	@ 0xec
 800c192:	1817      	adds	r7, r2, r0
 800c194:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800c196:	4297      	cmp	r7, r2
 800c198:	bf94      	ite	ls
 800c19a:	ebc4 0407 	rsbls	r4, r4, r7
 800c19e:	ebc4 0402 	rsbhi	r4, r4, r2
 800c1a2:	9a3b      	ldr	r2, [sp, #236]	@ 0xec
 800c1a4:	f1bb 0f00 	cmp.w	fp, #0
 800c1a8:	eba2 0a04 	sub.w	sl, r2, r4
 800c1ac:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800c1ae:	eba2 0904 	sub.w	r9, r2, r4
 800c1b2:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 800c1b4:	fb02 f404 	mul.w	r4, r2, r4
 800c1b8:	f340 80d5 	ble.w	800c366 <forward_lite_conv2d_if32of32wf32+0x59a>
 800c1bc:	f024 0c0f 	bic.w	ip, r4, #15
 800c1c0:	9f00      	ldr	r7, [sp, #0]
 800c1c2:	eeb0 7a66 	vmov.f32	s14, s13
 800c1c6:	9a03      	ldr	r2, [sp, #12]
 800c1c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 800c1cc:	fb07 fa0a 	mul.w	sl, r7, sl
 800c1d0:	fb07 f909 	mul.w	r9, r7, r9
 800c1d4:	2700      	movs	r7, #0
 800c1d6:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800c1da:	9508      	str	r5, [sp, #32]
 800c1dc:	9003      	str	r0, [sp, #12]
 800c1de:	f108 0801 	add.w	r8, r8, #1
 800c1e2:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800c1e6:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800c1ea:	e9cd 1606 	strd	r1, r6, [sp, #24]
 800c1ee:	f1bc 0f00 	cmp.w	ip, #0
 800c1f2:	f340 80b0 	ble.w	800c356 <forward_lite_conv2d_if32of32wf32+0x58a>
 800c1f6:	f102 0040 	add.w	r0, r2, #64	@ 0x40
 800c1fa:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800c1fe:	2500      	movs	r5, #0
 800c200:	ed11 6a0f 	vldr	s12, [r1, #-60]	@ 0xffffffc4
 800c204:	3510      	adds	r5, #16
 800c206:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800c20a:	3140      	adds	r1, #64	@ 0x40
 800c20c:	ed10 5a10 	vldr	s10, [r0, #-64]	@ 0xffffffc0
 800c210:	4565      	cmp	r5, ip
 800c212:	ee67 7a86 	vmul.f32	s15, s15, s12
 800c216:	ed51 4a20 	vldr	s9, [r1, #-128]	@ 0xffffff80
 800c21a:	ed10 6a0e 	vldr	s12, [r0, #-56]	@ 0xffffffc8
 800c21e:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800c222:	ed51 5a1e 	vldr	s11, [r1, #-120]	@ 0xffffff88
 800c226:	eee4 7a85 	vfma.f32	s15, s9, s10
 800c22a:	ed51 da1d 	vldr	s27, [r1, #-116]	@ 0xffffff8c
 800c22e:	ed10 ea1d 	vldr	s28, [r0, #-116]	@ 0xffffff8c
 800c232:	ed10 da1c 	vldr	s26, [r0, #-112]	@ 0xffffff90
 800c236:	ed51 ca1c 	vldr	s25, [r1, #-112]	@ 0xffffff90
 800c23a:	ed10 ca1b 	vldr	s24, [r0, #-108]	@ 0xffffff94
 800c23e:	ed51 ba1b 	vldr	s23, [r1, #-108]	@ 0xffffff94
 800c242:	eee5 7a86 	vfma.f32	s15, s11, s12
 800c246:	ed10 ba1a 	vldr	s22, [r0, #-104]	@ 0xffffff98
 800c24a:	ed51 aa1a 	vldr	s21, [r1, #-104]	@ 0xffffff98
 800c24e:	ed10 aa19 	vldr	s20, [r0, #-100]	@ 0xffffff9c
 800c252:	ed51 9a19 	vldr	s19, [r1, #-100]	@ 0xffffff9c
 800c256:	ed11 9a18 	vldr	s18, [r1, #-96]	@ 0xffffffa0
 800c25a:	ed50 8a18 	vldr	s17, [r0, #-96]	@ 0xffffffa0
 800c25e:	eeed 7a8e 	vfma.f32	s15, s27, s28
 800c262:	ed50 0a17 	vldr	s1, [r0, #-92]	@ 0xffffffa4
 800c266:	ed11 0a17 	vldr	s0, [r1, #-92]	@ 0xffffffa4
 800c26a:	ed50 1a16 	vldr	s3, [r0, #-88]	@ 0xffffffa8
 800c26e:	ed11 1a16 	vldr	s2, [r1, #-88]	@ 0xffffffa8
 800c272:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 800c276:	ed11 2a15 	vldr	s4, [r1, #-84]	@ 0xffffffac
 800c27a:	eeed 7a2c 	vfma.f32	s15, s26, s25
 800c27e:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800c282:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 800c286:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 800c28a:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 800c28e:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 800c292:	ed11 5a12 	vldr	s10, [r1, #-72]	@ 0xffffffb8
 800c296:	eeec 7a2b 	vfma.f32	s15, s24, s23
 800c29a:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800c29e:	ed51 da11 	vldr	s27, [r1, #-68]	@ 0xffffffbc
 800c2a2:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 800c2a6:	eeea 7a29 	vfma.f32	s15, s20, s19
 800c2aa:	eee9 7a28 	vfma.f32	s15, s18, s17
 800c2ae:	eee0 7a20 	vfma.f32	s15, s0, s1
 800c2b2:	eee1 7a21 	vfma.f32	s15, s2, s3
 800c2b6:	eee2 7a22 	vfma.f32	s15, s4, s5
 800c2ba:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c2be:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c2c2:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c2c6:	eee6 7a2d 	vfma.f32	s15, s12, s27
 800c2ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c2ce:	db97      	blt.n	800c200 <forward_lite_conv2d_if32of32wf32+0x434>
 800c2d0:	4472      	add	r2, lr
 800c2d2:	4473      	add	r3, lr
 800c2d4:	4641      	mov	r1, r8
 800c2d6:	428c      	cmp	r4, r1
 800c2d8:	dd10      	ble.n	800c2fc <forward_lite_conv2d_if32of32wf32+0x530>
 800c2da:	4608      	mov	r0, r1
 800c2dc:	4616      	mov	r6, r2
 800c2de:	461d      	mov	r5, r3
 800c2e0:	3001      	adds	r0, #1
 800c2e2:	ecb5 6a01 	vldmia	r5!, {s12}
 800c2e6:	ecf6 7a01 	vldmia	r6!, {s15}
 800c2ea:	4284      	cmp	r4, r0
 800c2ec:	eea6 7a27 	vfma.f32	s14, s12, s15
 800c2f0:	d1f6      	bne.n	800c2e0 <forward_lite_conv2d_if32of32wf32+0x514>
 800c2f2:	1a61      	subs	r1, r4, r1
 800c2f4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800c2f8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800c2fc:	3701      	adds	r7, #1
 800c2fe:	4452      	add	r2, sl
 800c300:	444b      	add	r3, r9
 800c302:	45bb      	cmp	fp, r7
 800c304:	f47f af73 	bne.w	800c1ee <forward_lite_conv2d_if32of32wf32+0x422>
 800c308:	9d08      	ldr	r5, [sp, #32]
 800c30a:	9803      	ldr	r0, [sp, #12]
 800c30c:	e9dd 1606 	ldrd	r1, r6, [sp, #24]
 800c310:	9b05      	ldr	r3, [sp, #20]
 800c312:	3501      	adds	r5, #1
 800c314:	9a02      	ldr	r2, [sp, #8]
 800c316:	441e      	add	r6, r3
 800c318:	1ac0      	subs	r0, r0, r3
 800c31a:	ed81 7a00 	vstr	s14, [r1]
 800c31e:	4411      	add	r1, r2
 800c320:	9b01      	ldr	r3, [sp, #4]
 800c322:	9a04      	ldr	r2, [sp, #16]
 800c324:	4413      	add	r3, r2
 800c326:	9301      	str	r3, [sp, #4]
 800c328:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800c32a:	42ab      	cmp	r3, r5
 800c32c:	f47f af25 	bne.w	800c17a <forward_lite_conv2d_if32of32wf32+0x3ae>
 800c330:	f8dd e07c 	ldr.w	lr, [sp, #124]	@ 0x7c
 800c334:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	@ 0x6c
 800c338:	e9dd c91d 	ldrd	ip, r9, [sp, #116]	@ 0x74
 800c33c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c33e:	3204      	adds	r2, #4
 800c340:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800c342:	4562      	cmp	r2, ip
 800c344:	4401      	add	r1, r0
 800c346:	9109      	str	r1, [sp, #36]	@ 0x24
 800c348:	f4ff aeff 	bcc.w	800c14a <forward_lite_conv2d_if32of32wf32+0x37e>
 800c34c:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 800c34e:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c350:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800c352:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800c354:	e6c1      	b.n	800c0da <forward_lite_conv2d_if32of32wf32+0x30e>
 800c356:	2100      	movs	r1, #0
 800c358:	e7bd      	b.n	800c2d6 <forward_lite_conv2d_if32of32wf32+0x50a>
 800c35a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c35c:	4604      	mov	r4, r0
 800c35e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c360:	4403      	add	r3, r0
 800c362:	9203      	str	r2, [sp, #12]
 800c364:	e710      	b.n	800c188 <forward_lite_conv2d_if32of32wf32+0x3bc>
 800c366:	eeb0 7a66 	vmov.f32	s14, s13
 800c36a:	e7d1      	b.n	800c310 <forward_lite_conv2d_if32of32wf32+0x544>
 800c36c:	eef0 6a48 	vmov.f32	s13, s16
 800c370:	e6f1      	b.n	800c156 <forward_lite_conv2d_if32of32wf32+0x38a>
 800c372:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800c374:	462b      	mov	r3, r5
 800c376:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c378:	e57c      	b.n	800be74 <forward_lite_conv2d_if32of32wf32+0xa8>
 800c37a:	bf00      	nop

0800c37c <forward_lite_dw_if32of32wf32>:
 800c37c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c380:	b0a5      	sub	sp, #148	@ 0x94
 800c382:	4615      	mov	r5, r2
 800c384:	460c      	mov	r4, r1
 800c386:	9016      	str	r0, [sp, #88]	@ 0x58
 800c388:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c38a:	461a      	mov	r2, r3
 800c38c:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 800c38e:	f8bd 30e0 	ldrh.w	r3, [sp, #224]	@ 0xe0
 800c392:	f8bd 10dc 	ldrh.w	r1, [sp, #220]	@ 0xdc
 800c396:	f8bd b0d8 	ldrh.w	fp, [sp, #216]	@ 0xd8
 800c39a:	f8bd 70e4 	ldrh.w	r7, [sp, #228]	@ 0xe4
 800c39e:	9318      	str	r3, [sp, #96]	@ 0x60
 800c3a0:	2800      	cmp	r0, #0
 800c3a2:	f000 8148 	beq.w	800c636 <forward_lite_dw_if32of32wf32+0x2ba>
 800c3a6:	424b      	negs	r3, r1
 800c3a8:	4608      	mov	r0, r1
 800c3aa:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800c3ac:	2a00      	cmp	r2, #0
 800c3ae:	f1cb 0a00 	rsb	sl, fp, #0
 800c3b2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c3b6:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800c3ba:	bf08      	it	eq
 800c3bc:	462a      	moveq	r2, r5
 800c3be:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 800c64c <forward_lite_dw_if32of32wf32+0x2d0>
 800c3c2:	f04f 0500 	mov.w	r5, #0
 800c3c6:	9114      	str	r1, [sp, #80]	@ 0x50
 800c3c8:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800c3ca:	fe46 6aa7 	vseleq.f32	s13, s13, s15
 800c3ce:	9210      	str	r2, [sp, #64]	@ 0x40
 800c3d0:	ea4f 1801 	mov.w	r8, r1, lsl #4
 800c3d4:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 800c3d6:	00c9      	lsls	r1, r1, #3
 800c3d8:	0092      	lsls	r2, r2, #2
 800c3da:	9101      	str	r1, [sp, #4]
 800c3dc:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 800c3de:	9213      	str	r2, [sp, #76]	@ 0x4c
 800c3e0:	fb01 fc02 	mul.w	ip, r1, r2
 800c3e4:	4621      	mov	r1, r4
 800c3e6:	463a      	mov	r2, r7
 800c3e8:	4654      	mov	r4, sl
 800c3ea:	46e1      	mov	r9, ip
 800c3ec:	468a      	mov	sl, r1
 800c3ee:	46c4      	mov	ip, r8
 800c3f0:	9e31      	ldr	r6, [sp, #196]	@ 0xc4
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	993a      	ldr	r1, [sp, #232]	@ 0xe8
 800c3f6:	eb06 0700 	add.w	r7, r6, r0
 800c3fa:	bfb4      	ite	lt
 800c3fc:	4606      	movlt	r6, r0
 800c3fe:	2600      	movge	r6, #0
 800c400:	428f      	cmp	r7, r1
 800c402:	bf28      	it	cs
 800c404:	460f      	movcs	r7, r1
 800c406:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 800c408:	2900      	cmp	r1, #0
 800c40a:	f000 810d 	beq.w	800c628 <forward_lite_dw_if32of32wf32+0x2ac>
 800c40e:	eba7 0e06 	sub.w	lr, r7, r6
 800c412:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
 800c416:	e9dd 712e 	ldrd	r7, r1, [sp, #184]	@ 0xb8
 800c41a:	e9cd 3519 	strd	r3, r5, [sp, #100]	@ 0x64
 800c41e:	fbb1 f7f7 	udiv	r7, r1, r7
 800c422:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800c424:	4625      	mov	r5, r4
 800c426:	9707      	str	r7, [sp, #28]
 800c428:	18f7      	adds	r7, r6, r3
 800c42a:	fb06 f101 	mul.w	r1, r6, r1
 800c42e:	f8cd e048 	str.w	lr, [sp, #72]	@ 0x48
 800c432:	910f      	str	r1, [sp, #60]	@ 0x3c
 800c434:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 800c436:	fb01 f107 	mul.w	r1, r1, r7
 800c43a:	465f      	mov	r7, fp
 800c43c:	9115      	str	r1, [sp, #84]	@ 0x54
 800c43e:	9935      	ldr	r1, [sp, #212]	@ 0xd4
 800c440:	eba1 060e 	sub.w	r6, r1, lr
 800c444:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800c446:	fb01 f606 	mul.w	r6, r1, r6
 800c44a:	00b1      	lsls	r1, r6, #2
 800c44c:	9e07      	ldr	r6, [sp, #28]
 800c44e:	9108      	str	r1, [sp, #32]
 800c450:	2100      	movs	r1, #0
 800c452:	e9cd 491b 	strd	r4, r9, [sp, #108]	@ 0x6c
 800c456:	910e      	str	r1, [sp, #56]	@ 0x38
 800c458:	1e71      	subs	r1, r6, #1
 800c45a:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 800c45e:	9111      	str	r1, [sp, #68]	@ 0x44
 800c460:	e9cd 0a1d 	strd	r0, sl, [sp, #116]	@ 0x74
 800c464:	e9cd b21f 	strd	fp, r2, [sp, #124]	@ 0x7c
 800c468:	2d00      	cmp	r5, #0
 800c46a:	f2c0 80e9 	blt.w	800c640 <forward_lite_dw_if32of32wf32+0x2c4>
 800c46e:	2100      	movs	r1, #0
 800c470:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c472:	4608      	mov	r0, r1
 800c474:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c476:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c47a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c47c:	18aa      	adds	r2, r5, r2
 800c47e:	440a      	add	r2, r1
 800c480:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800c482:	fb09 1802 	mla	r8, r9, r2, r1
 800c486:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 800c488:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800c48a:	443a      	add	r2, r7
 800c48c:	eb08 0409 	add.w	r4, r8, r9
 800c490:	428a      	cmp	r2, r1
 800c492:	bf94      	ite	ls
 800c494:	ebc0 0002 	rsbls	r0, r0, r2
 800c498:	ebc0 0001 	rsbhi	r0, r0, r1
 800c49c:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 800c49e:	4544      	cmp	r4, r8
 800c4a0:	940d      	str	r4, [sp, #52]	@ 0x34
 800c4a2:	eba2 0100 	sub.w	r1, r2, r0
 800c4a6:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 800c4a8:	eba2 0200 	sub.w	r2, r2, r0
 800c4ac:	f240 80a5 	bls.w	800c5fa <forward_lite_dw_if32of32wf32+0x27e>
 800c4b0:	fb09 f101 	mul.w	r1, r9, r1
 800c4b4:	0092      	lsls	r2, r2, #2
 800c4b6:	f020 0603 	bic.w	r6, r0, #3
 800c4ba:	4614      	mov	r4, r2
 800c4bc:	9102      	str	r1, [sp, #8]
 800c4be:	e9dd 212e 	ldrd	r2, r1, [sp, #184]	@ 0xb8
 800c4c2:	428a      	cmp	r2, r1
 800c4c4:	f200 8099 	bhi.w	800c5fa <forward_lite_dw_if32of32wf32+0x27e>
 800c4c8:	2a01      	cmp	r2, #1
 800c4ca:	f040 80c1 	bne.w	800c650 <forward_lite_dw_if32of32wf32+0x2d4>
 800c4ce:	1e71      	subs	r1, r6, #1
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	46c3      	mov	fp, r8
 800c4d4:	f8cd 9084 	str.w	r9, [sp, #132]	@ 0x84
 800c4d8:	0889      	lsrs	r1, r1, #2
 800c4da:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c4dc:	f8dd e048 	ldr.w	lr, [sp, #72]	@ 0x48
 800c4e0:	46a1      	mov	r9, r4
 800c4e2:	1c4a      	adds	r2, r1, #1
 800c4e4:	fb01 c10c 	mla	r1, r1, ip, ip
 800c4e8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c4ec:	9105      	str	r1, [sp, #20]
 800c4ee:	0111      	lsls	r1, r2, #4
 800c4f0:	0092      	lsls	r2, r2, #2
 800c4f2:	950c      	str	r5, [sp, #48]	@ 0x30
 800c4f4:	9104      	str	r1, [sp, #16]
 800c4f6:	9203      	str	r2, [sp, #12]
 800c4f8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800c4fa:	2400      	movs	r4, #0
 800c4fc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c4fe:	9722      	str	r7, [sp, #136]	@ 0x88
 800c500:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 800c504:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c506:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800c50a:	eb01 0a82 	add.w	sl, r1, r2, lsl #2
 800c50e:	462f      	mov	r7, r5
 800c510:	4655      	mov	r5, sl
 800c512:	ecb7 7a01 	vldmia	r7!, {s14}
 800c516:	f1be 0f00 	cmp.w	lr, #0
 800c51a:	ee26 7a87 	vmul.f32	s14, s13, s14
 800c51e:	dd4f      	ble.n	800c5c0 <forward_lite_dw_if32of32wf32+0x244>
 800c520:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c522:	f04f 0a00 	mov.w	sl, #0
 800c526:	9402      	str	r4, [sp, #8]
 800c528:	9706      	str	r7, [sp, #24]
 800c52a:	2e00      	cmp	r6, #0
 800c52c:	f340 8086 	ble.w	800c63c <forward_lite_dw_if32of32wf32+0x2c0>
 800c530:	9c01      	ldr	r4, [sp, #4]
 800c532:	f103 0110 	add.w	r1, r3, #16
 800c536:	f04f 0b00 	mov.w	fp, #0
 800c53a:	1917      	adds	r7, r2, r4
 800c53c:	4614      	mov	r4, r2
 800c53e:	ed11 6a03 	vldr	s12, [r1, #-12]
 800c542:	f10b 0b04 	add.w	fp, fp, #4
 800c546:	edd4 7a01 	vldr	s15, [r4, #4]
 800c54a:	3110      	adds	r1, #16
 800c54c:	ed94 4a00 	vldr	s8, [r4]
 800c550:	45b3      	cmp	fp, r6
 800c552:	ee67 7a86 	vmul.f32	s15, s15, s12
 800c556:	ed51 4a08 	vldr	s9, [r1, #-32]	@ 0xffffffe0
 800c55a:	ed97 5a00 	vldr	s10, [r7]
 800c55e:	4464      	add	r4, ip
 800c560:	ed51 5a06 	vldr	s11, [r1, #-24]	@ 0xffffffe8
 800c564:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c568:	ed97 6a01 	vldr	s12, [r7, #4]
 800c56c:	ed51 3a05 	vldr	s7, [r1, #-20]	@ 0xffffffec
 800c570:	4467      	add	r7, ip
 800c572:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c576:	eee6 7a23 	vfma.f32	s15, s12, s7
 800c57a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c57e:	dbde      	blt.n	800c53e <forward_lite_dw_if32of32wf32+0x1c2>
 800c580:	9905      	ldr	r1, [sp, #20]
 800c582:	440a      	add	r2, r1
 800c584:	9904      	ldr	r1, [sp, #16]
 800c586:	440b      	add	r3, r1
 800c588:	9903      	ldr	r1, [sp, #12]
 800c58a:	4288      	cmp	r0, r1
 800c58c:	dd10      	ble.n	800c5b0 <forward_lite_dw_if32of32wf32+0x234>
 800c58e:	460c      	mov	r4, r1
 800c590:	4693      	mov	fp, r2
 800c592:	461f      	mov	r7, r3
 800c594:	3401      	adds	r4, #1
 800c596:	ecbb 6a01 	vldmia	fp!, {s12}
 800c59a:	ecf7 7a01 	vldmia	r7!, {s15}
 800c59e:	42a0      	cmp	r0, r4
 800c5a0:	eea6 7a27 	vfma.f32	s14, s12, s15
 800c5a4:	d1f6      	bne.n	800c594 <forward_lite_dw_if32of32wf32+0x218>
 800c5a6:	1a41      	subs	r1, r0, r1
 800c5a8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800c5ac:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800c5b0:	f10a 0a01 	add.w	sl, sl, #1
 800c5b4:	4442      	add	r2, r8
 800c5b6:	444b      	add	r3, r9
 800c5b8:	45d6      	cmp	lr, sl
 800c5ba:	d1b6      	bne.n	800c52a <forward_lite_dw_if32of32wf32+0x1ae>
 800c5bc:	9c02      	ldr	r4, [sp, #8]
 800c5be:	9f06      	ldr	r7, [sp, #24]
 800c5c0:	9a08      	ldr	r2, [sp, #32]
 800c5c2:	3401      	adds	r4, #1
 800c5c4:	eca5 7a01 	vstmia	r5!, {s14}
 800c5c8:	4413      	add	r3, r2
 800c5ca:	9a07      	ldr	r2, [sp, #28]
 800c5cc:	4294      	cmp	r4, r2
 800c5ce:	d3a0      	bcc.n	800c512 <forward_lite_dw_if32of32wf32+0x196>
 800c5d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c5d2:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 800c5d6:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 800c5d8:	f10b 0b04 	add.w	fp, fp, #4
 800c5dc:	e9dd 142e 	ldrd	r1, r4, [sp, #184]	@ 0xb8
 800c5e0:	42a1      	cmp	r1, r4
 800c5e2:	bf88      	it	hi
 800c5e4:	2200      	movhi	r2, #0
 800c5e6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c5e8:	3201      	adds	r2, #1
 800c5ea:	4411      	add	r1, r2
 800c5ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c5ee:	455a      	cmp	r2, fp
 800c5f0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c5f2:	d881      	bhi.n	800c4f8 <forward_lite_dw_if32of32wf32+0x17c>
 800c5f4:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800c5f6:	f8dd 9084 	ldr.w	r9, [sp, #132]	@ 0x84
 800c5fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c5fc:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c5fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c600:	440a      	add	r2, r1
 800c602:	3301      	adds	r3, #1
 800c604:	920a      	str	r2, [sp, #40]	@ 0x28
 800c606:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800c608:	930e      	str	r3, [sp, #56]	@ 0x38
 800c60a:	4415      	add	r5, r2
 800c60c:	1abf      	subs	r7, r7, r2
 800c60e:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800c610:	429a      	cmp	r2, r3
 800c612:	f47f af29 	bne.w	800c468 <forward_lite_dw_if32of32wf32+0xec>
 800c616:	e9dd 491b 	ldrd	r4, r9, [sp, #108]	@ 0x6c
 800c61a:	e9dd 0a1d 	ldrd	r0, sl, [sp, #116]	@ 0x74
 800c61e:	e9dd 3519 	ldrd	r3, r5, [sp, #100]	@ 0x64
 800c622:	e9dd b21f 	ldrd	fp, r2, [sp, #124]	@ 0x7c
 800c626:	44ca      	add	sl, r9
 800c628:	3501      	adds	r5, #1
 800c62a:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 800c62c:	4413      	add	r3, r2
 800c62e:	1a80      	subs	r0, r0, r2
 800c630:	42a9      	cmp	r1, r5
 800c632:	f47f aedd 	bne.w	800c3f0 <forward_lite_dw_if32of32wf32+0x74>
 800c636:	b025      	add	sp, #148	@ 0x94
 800c638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c63c:	2100      	movs	r1, #0
 800c63e:	e7a4      	b.n	800c58a <forward_lite_dw_if32of32wf32+0x20e>
 800c640:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c642:	4638      	mov	r0, r7
 800c644:	4639      	mov	r1, r7
 800c646:	443b      	add	r3, r7
 800c648:	e714      	b.n	800c474 <forward_lite_dw_if32of32wf32+0xf8>
 800c64a:	bf00      	nop
 800c64c:	00000000 	.word	0x00000000
 800c650:	1e71      	subs	r1, r6, #1
 800c652:	f04f 0e00 	mov.w	lr, #0
 800c656:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 800c65a:	46a3      	mov	fp, r4
 800c65c:	0889      	lsrs	r1, r1, #2
 800c65e:	9521      	str	r5, [sp, #132]	@ 0x84
 800c660:	9722      	str	r7, [sp, #136]	@ 0x88
 800c662:	1c4a      	adds	r2, r1, #1
 800c664:	fb01 c10c 	mla	r1, r1, ip, ip
 800c668:	9104      	str	r1, [sp, #16]
 800c66a:	0111      	lsls	r1, r2, #4
 800c66c:	0092      	lsls	r2, r2, #2
 800c66e:	9103      	str	r1, [sp, #12]
 800c670:	4671      	mov	r1, lr
 800c672:	9205      	str	r2, [sp, #20]
 800c674:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800c676:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c678:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800c67c:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
 800c680:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800c684:	9123      	str	r1, [sp, #140]	@ 0x8c
 800c686:	4615      	mov	r5, r2
 800c688:	9406      	str	r4, [sp, #24]
 800c68a:	2400      	movs	r4, #0
 800c68c:	ecb5 7a01 	vldmia	r5!, {s14}
 800c690:	f1ba 0f00 	cmp.w	sl, #0
 800c694:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c698:	dd53      	ble.n	800c742 <forward_lite_dw_if32of32wf32+0x3c6>
 800c69a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c69c:	f04f 0e00 	mov.w	lr, #0
 800c6a0:	e9cd 450b 	strd	r4, r5, [sp, #44]	@ 0x2c
 800c6a4:	2e00      	cmp	r6, #0
 800c6a6:	dd6a      	ble.n	800c77e <forward_lite_dw_if32of32wf32+0x402>
 800c6a8:	9c01      	ldr	r4, [sp, #4]
 800c6aa:	f103 0210 	add.w	r2, r3, #16
 800c6ae:	2700      	movs	r7, #0
 800c6b0:	190d      	adds	r5, r1, r4
 800c6b2:	460c      	mov	r4, r1
 800c6b4:	eb04 0809 	add.w	r8, r4, r9
 800c6b8:	ed12 4a03 	vldr	s8, [r2, #-12]
 800c6bc:	edd4 4a00 	vldr	s9, [r4]
 800c6c0:	3704      	adds	r7, #4
 800c6c2:	edd8 7a00 	vldr	s15, [r8]
 800c6c6:	eb05 0809 	add.w	r8, r5, r9
 800c6ca:	ed12 5a04 	vldr	s10, [r2, #-16]
 800c6ce:	42b7      	cmp	r7, r6
 800c6d0:	ee67 7a84 	vmul.f32	s15, s15, s8
 800c6d4:	ed12 6a02 	vldr	s12, [r2, #-8]
 800c6d8:	edd5 5a00 	vldr	s11, [r5]
 800c6dc:	f102 0210 	add.w	r2, r2, #16
 800c6e0:	ed52 3a05 	vldr	s7, [r2, #-20]	@ 0xffffffec
 800c6e4:	4464      	add	r4, ip
 800c6e6:	eee4 7a85 	vfma.f32	s15, s9, s10
 800c6ea:	4465      	add	r5, ip
 800c6ec:	eee5 7a86 	vfma.f32	s15, s11, s12
 800c6f0:	ed98 6a00 	vldr	s12, [r8]
 800c6f4:	eee6 7a23 	vfma.f32	s15, s12, s7
 800c6f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c6fc:	dbda      	blt.n	800c6b4 <forward_lite_dw_if32of32wf32+0x338>
 800c6fe:	9a04      	ldr	r2, [sp, #16]
 800c700:	4411      	add	r1, r2
 800c702:	9a03      	ldr	r2, [sp, #12]
 800c704:	4413      	add	r3, r2
 800c706:	9a05      	ldr	r2, [sp, #20]
 800c708:	4290      	cmp	r0, r2
 800c70a:	dd11      	ble.n	800c730 <forward_lite_dw_if32of32wf32+0x3b4>
 800c70c:	4615      	mov	r5, r2
 800c70e:	460c      	mov	r4, r1
 800c710:	461f      	mov	r7, r3
 800c712:	3501      	adds	r5, #1
 800c714:	edd4 7a00 	vldr	s15, [r4]
 800c718:	ecb7 6a01 	vldmia	r7!, {s12}
 800c71c:	444c      	add	r4, r9
 800c71e:	42a8      	cmp	r0, r5
 800c720:	eea6 7a27 	vfma.f32	s14, s12, s15
 800c724:	d1f5      	bne.n	800c712 <forward_lite_dw_if32of32wf32+0x396>
 800c726:	1a82      	subs	r2, r0, r2
 800c728:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800c72c:	fb02 1109 	mla	r1, r2, r9, r1
 800c730:	f10e 0e01 	add.w	lr, lr, #1
 800c734:	9a02      	ldr	r2, [sp, #8]
 800c736:	445b      	add	r3, fp
 800c738:	45f2      	cmp	sl, lr
 800c73a:	4411      	add	r1, r2
 800c73c:	d1b2      	bne.n	800c6a4 <forward_lite_dw_if32of32wf32+0x328>
 800c73e:	e9dd 450b 	ldrd	r4, r5, [sp, #44]	@ 0x2c
 800c742:	9a06      	ldr	r2, [sp, #24]
 800c744:	3401      	adds	r4, #1
 800c746:	eca2 7a01 	vstmia	r2!, {s14}
 800c74a:	9206      	str	r2, [sp, #24]
 800c74c:	9a08      	ldr	r2, [sp, #32]
 800c74e:	4413      	add	r3, r2
 800c750:	9a07      	ldr	r2, [sp, #28]
 800c752:	42a2      	cmp	r2, r4
 800c754:	d89a      	bhi.n	800c68c <forward_lite_dw_if32of32wf32+0x310>
 800c756:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c758:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 800c75c:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800c75e:	f108 0804 	add.w	r8, r8, #4
 800c762:	e9dd 452e 	ldrd	r4, r5, [sp, #184]	@ 0xb8
 800c766:	42ac      	cmp	r4, r5
 800c768:	bf88      	it	hi
 800c76a:	2200      	movhi	r2, #0
 800c76c:	3201      	adds	r2, #1
 800c76e:	4411      	add	r1, r2
 800c770:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c772:	4542      	cmp	r2, r8
 800c774:	f63f af7e 	bhi.w	800c674 <forward_lite_dw_if32of32wf32+0x2f8>
 800c778:	e9dd 5721 	ldrd	r5, r7, [sp, #132]	@ 0x84
 800c77c:	e73d      	b.n	800c5fa <forward_lite_dw_if32of32wf32+0x27e>
 800c77e:	2200      	movs	r2, #0
 800c780:	e7c2      	b.n	800c708 <forward_lite_dw_if32of32wf32+0x38c>
 800c782:	bf00      	nop

0800c784 <lite_decompress_ilutof32>:
 800c784:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c788:	9d08      	ldr	r5, [sp, #32]
 800c78a:	4604      	mov	r4, r0
 800c78c:	2b04      	cmp	r3, #4
 800c78e:	4608      	mov	r0, r1
 800c790:	ea4f 0685 	mov.w	r6, r5, lsl #2
 800c794:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800c798:	d012      	beq.n	800c7c0 <lite_decompress_ilutof32+0x3c>
 800c79a:	2b08      	cmp	r3, #8
 800c79c:	d10e      	bne.n	800c7bc <lite_decompress_ilutof32+0x38>
 800c79e:	42ac      	cmp	r4, r5
 800c7a0:	d20c      	bcs.n	800c7bc <lite_decompress_ilutof32+0x38>
 800c7a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	f844 3b04 	str.w	r3, [r4], #4
 800c7b0:	42a5      	cmp	r5, r4
 800c7b2:	d8f6      	bhi.n	800c7a2 <lite_decompress_ilutof32+0x1e>
 800c7b4:	3e01      	subs	r6, #1
 800c7b6:	eb00 0696 	add.w	r6, r0, r6, lsr #2
 800c7ba:	1c70      	adds	r0, r6, #1
 800c7bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c7c0:	9b07      	ldr	r3, [sp, #28]
 800c7c2:	085f      	lsrs	r7, r3, #1
 800c7c4:	f003 0601 	and.w	r6, r3, #1
 800c7c8:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800c7cc:	f107 38ff 	add.w	r8, r7, #4294967295
 800c7d0:	42ac      	cmp	r4, r5
 800c7d2:	d2f3      	bcs.n	800c7bc <lite_decompress_ilutof32+0x38>
 800c7d4:	b30f      	cbz	r7, 800c81a <lite_decompress_ilutof32+0x96>
 800c7d6:	f104 0e08 	add.w	lr, r4, #8
 800c7da:	f100 3cff 	add.w	ip, r0, #4294967295
 800c7de:	eb00 0108 	add.w	r1, r0, r8
 800c7e2:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800c7e6:	f10e 0e08 	add.w	lr, lr, #8
 800c7ea:	091b      	lsrs	r3, r3, #4
 800c7ec:	4561      	cmp	r1, ip
 800c7ee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	f84e 3c10 	str.w	r3, [lr, #-16]
 800c7f8:	f89c 3000 	ldrb.w	r3, [ip]
 800c7fc:	f003 030f 	and.w	r3, r3, #15
 800c800:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800c80a:	d1ea      	bne.n	800c7e2 <lite_decompress_ilutof32+0x5e>
 800c80c:	4438      	add	r0, r7
 800c80e:	444c      	add	r4, r9
 800c810:	b92e      	cbnz	r6, 800c81e <lite_decompress_ilutof32+0x9a>
 800c812:	42a5      	cmp	r5, r4
 800c814:	d8df      	bhi.n	800c7d6 <lite_decompress_ilutof32+0x52>
 800c816:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c81a:	b906      	cbnz	r6, 800c81e <lite_decompress_ilutof32+0x9a>
 800c81c:	e7fe      	b.n	800c81c <lite_decompress_ilutof32+0x98>
 800c81e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c822:	091b      	lsrs	r3, r3, #4
 800c824:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	f844 3b04 	str.w	r3, [r4], #4
 800c82e:	e7cf      	b.n	800c7d0 <lite_decompress_ilutof32+0x4c>

0800c830 <forward_lite_dense_if32of32wf32>:
 800c830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c834:	ed2d 8b0c 	vpush	{d8-d13}
 800c838:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 800c83c:	e9d0 1700 	ldrd	r1, r7, [r0]
 800c840:	fb03 f30c 	mul.w	r3, r3, ip
 800c844:	4602      	mov	r2, r0
 800c846:	b083      	sub	sp, #12
 800c848:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800c84c:	4281      	cmp	r1, r0
 800c84e:	f080 811d 	bcs.w	800ca8c <forward_lite_dense_if32of32wf32+0x25c>
 800c852:	6915      	ldr	r5, [r2, #16]
 800c854:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800c858:	4664      	mov	r4, ip
 800c85a:	eb01 0806 	add.w	r8, r1, r6
 800c85e:	6896      	ldr	r6, [r2, #8]
 800c860:	4588      	cmp	r8, r1
 800c862:	f240 8108 	bls.w	800ca76 <forward_lite_dense_if32of32wf32+0x246>
 800c866:	f1a5 0e10 	sub.w	lr, r5, #16
 800c86a:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800c86e:	468c      	mov	ip, r1
 800c870:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800c874:	f10e 0e01 	add.w	lr, lr, #1
 800c878:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800c87c:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800c880:	e9cd 0100 	strd	r0, r1, [sp]
 800c884:	2d0f      	cmp	r5, #15
 800c886:	f240 8106 	bls.w	800ca96 <forward_lite_dense_if32of32wf32+0x266>
 800c88a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800c88e:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800c892:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 800cae0 <forward_lite_dense_if32of32wf32+0x2b0>
 800c896:	4628      	mov	r0, r5
 800c898:	ed53 6a0f 	vldr	s13, [r3, #-60]	@ 0xffffffc4
 800c89c:	3810      	subs	r0, #16
 800c89e:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800c8a2:	3340      	adds	r3, #64	@ 0x40
 800c8a4:	ed51 4a10 	vldr	s9, [r1, #-64]	@ 0xffffffc0
 800c8a8:	280f      	cmp	r0, #15
 800c8aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c8ae:	ed13 5a20 	vldr	s10, [r3, #-128]	@ 0xffffff80
 800c8b2:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 800c8b6:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800c8ba:	ed53 6a1e 	vldr	s13, [r3, #-120]	@ 0xffffff88
 800c8be:	eee4 7a85 	vfma.f32	s15, s9, s10
 800c8c2:	ed11 6a1d 	vldr	s12, [r1, #-116]	@ 0xffffff8c
 800c8c6:	ed13 da1d 	vldr	s26, [r3, #-116]	@ 0xffffff8c
 800c8ca:	ed53 ca1c 	vldr	s25, [r3, #-112]	@ 0xffffff90
 800c8ce:	ed11 ca1c 	vldr	s24, [r1, #-112]	@ 0xffffff90
 800c8d2:	ed11 ba1b 	vldr	s22, [r1, #-108]	@ 0xffffff94
 800c8d6:	ed53 ba1b 	vldr	s23, [r3, #-108]	@ 0xffffff94
 800c8da:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800c8de:	ed11 aa1a 	vldr	s20, [r1, #-104]	@ 0xffffff98
 800c8e2:	ed53 aa1a 	vldr	s21, [r3, #-104]	@ 0xffffff98
 800c8e6:	ed11 9a19 	vldr	s18, [r1, #-100]	@ 0xffffff9c
 800c8ea:	ed53 9a19 	vldr	s19, [r3, #-100]	@ 0xffffff9c
 800c8ee:	ed51 8a18 	vldr	s17, [r1, #-96]	@ 0xffffffa0
 800c8f2:	ed13 8a18 	vldr	s16, [r3, #-96]	@ 0xffffffa0
 800c8f6:	eeed 7a06 	vfma.f32	s15, s26, s12
 800c8fa:	ed11 0a17 	vldr	s0, [r1, #-92]	@ 0xffffffa4
 800c8fe:	ed53 0a17 	vldr	s1, [r3, #-92]	@ 0xffffffa4
 800c902:	ed11 1a16 	vldr	s2, [r1, #-88]	@ 0xffffffa8
 800c906:	ed53 1a16 	vldr	s3, [r3, #-88]	@ 0xffffffa8
 800c90a:	ed11 2a15 	vldr	s4, [r1, #-84]	@ 0xffffffac
 800c90e:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 800c912:	eeec 7a8c 	vfma.f32	s15, s25, s24
 800c916:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 800c91a:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800c91e:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 800c922:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800c926:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800c92a:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800c92e:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 800c932:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800c936:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800c93a:	eeea 7a8a 	vfma.f32	s15, s21, s20
 800c93e:	eee9 7a89 	vfma.f32	s15, s19, s18
 800c942:	eee8 7a88 	vfma.f32	s15, s17, s16
 800c946:	eee0 7a20 	vfma.f32	s15, s0, s1
 800c94a:	eee1 7a21 	vfma.f32	s15, s2, s3
 800c94e:	eee2 7a22 	vfma.f32	s15, s4, s5
 800c952:	eee3 7a23 	vfma.f32	s15, s6, s7
 800c956:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c95a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c95e:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c962:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c966:	d897      	bhi.n	800c898 <forward_lite_dense_if32of32wf32+0x68>
 800c968:	eb06 010b 	add.w	r1, r6, fp
 800c96c:	f005 000f 	and.w	r0, r5, #15
 800c970:	4673      	mov	r3, lr
 800c972:	2803      	cmp	r0, #3
 800c974:	d95f      	bls.n	800ca36 <forward_lite_dense_if32of32wf32+0x206>
 800c976:	edd1 6a01 	vldr	s13, [r1, #4]
 800c97a:	1f04      	subs	r4, r0, #4
 800c97c:	edd3 7a01 	vldr	s15, [r3, #4]
 800c980:	ed93 4a00 	vldr	s8, [r3]
 800c984:	2c03      	cmp	r4, #3
 800c986:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c98a:	edd1 4a00 	vldr	s9, [r1]
 800c98e:	ed93 5a02 	vldr	s10, [r3, #8]
 800c992:	edd1 5a02 	vldr	s11, [r1, #8]
 800c996:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c99a:	ed93 6a03 	vldr	s12, [r3, #12]
 800c99e:	edd1 6a03 	vldr	s13, [r1, #12]
 800c9a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9a6:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c9aa:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c9ae:	eeb0 7a67 	vmov.f32	s14, s15
 800c9b2:	d938      	bls.n	800ca26 <forward_lite_dense_if32of32wf32+0x1f6>
 800c9b4:	edd1 6a05 	vldr	s13, [r1, #20]
 800c9b8:	f1a0 0a08 	sub.w	sl, r0, #8
 800c9bc:	edd3 7a05 	vldr	s15, [r3, #20]
 800c9c0:	ed93 4a04 	vldr	s8, [r3, #16]
 800c9c4:	f1ba 0f03 	cmp.w	sl, #3
 800c9c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c9cc:	edd1 4a04 	vldr	s9, [r1, #16]
 800c9d0:	ed93 5a06 	vldr	s10, [r3, #24]
 800c9d4:	edd1 5a06 	vldr	s11, [r1, #24]
 800c9d8:	eee4 7a24 	vfma.f32	s15, s8, s9
 800c9dc:	ed93 6a07 	vldr	s12, [r3, #28]
 800c9e0:	edd1 6a07 	vldr	s13, [r1, #28]
 800c9e4:	eee5 7a25 	vfma.f32	s15, s10, s11
 800c9e8:	eee6 7a26 	vfma.f32	s15, s12, s13
 800c9ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c9f0:	d919      	bls.n	800ca26 <forward_lite_dense_if32of32wf32+0x1f6>
 800c9f2:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800c9f6:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 800c9fa:	ed91 4a08 	vldr	s8, [r1, #32]
 800c9fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ca02:	edd3 4a08 	vldr	s9, [r3, #32]
 800ca06:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 800ca0a:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 800ca0e:	eee4 7a24 	vfma.f32	s15, s8, s9
 800ca12:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 800ca16:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800ca1a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ca1e:	eee6 7a26 	vfma.f32	s15, s12, s13
 800ca22:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ca26:	08a4      	lsrs	r4, r4, #2
 800ca28:	f000 0003 	and.w	r0, r0, #3
 800ca2c:	3401      	adds	r4, #1
 800ca2e:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800ca32:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 800ca36:	b1a8      	cbz	r0, 800ca64 <forward_lite_dense_if32of32wf32+0x234>
 800ca38:	edd3 6a00 	vldr	s13, [r3]
 800ca3c:	2801      	cmp	r0, #1
 800ca3e:	edd1 7a00 	vldr	s15, [r1]
 800ca42:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ca46:	d00d      	beq.n	800ca64 <forward_lite_dense_if32of32wf32+0x234>
 800ca48:	edd3 6a01 	vldr	s13, [r3, #4]
 800ca4c:	2802      	cmp	r0, #2
 800ca4e:	edd1 7a01 	vldr	s15, [r1, #4]
 800ca52:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ca56:	d005      	beq.n	800ca64 <forward_lite_dense_if32of32wf32+0x234>
 800ca58:	edd1 6a02 	vldr	s13, [r1, #8]
 800ca5c:	edd3 7a02 	vldr	s15, [r3, #8]
 800ca60:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ca64:	ecac 7a01 	vstmia	ip!, {s14}
 800ca68:	45e0      	cmp	r8, ip
 800ca6a:	444e      	add	r6, r9
 800ca6c:	f63f af0a 	bhi.w	800c884 <forward_lite_dense_if32of32wf32+0x54>
 800ca70:	6954      	ldr	r4, [r2, #20]
 800ca72:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ca76:	68d3      	ldr	r3, [r2, #12]
 800ca78:	b99b      	cbnz	r3, 800caa2 <forward_lite_dense_if32of32wf32+0x272>
 800ca7a:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ca7e:	6915      	ldr	r5, [r2, #16]
 800ca80:	00a6      	lsls	r6, r4, #2
 800ca82:	4288      	cmp	r0, r1
 800ca84:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 800ca88:	f63f aee7 	bhi.w	800c85a <forward_lite_dense_if32of32wf32+0x2a>
 800ca8c:	b003      	add	sp, #12
 800ca8e:	ecbd 8b0c 	vpop	{d8-d13}
 800ca92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca96:	4628      	mov	r0, r5
 800ca98:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800cae0 <forward_lite_dense_if32of32wf32+0x2b0>
 800ca9c:	4631      	mov	r1, r6
 800ca9e:	463b      	mov	r3, r7
 800caa0:	e767      	b.n	800c972 <forward_lite_dense_if32of32wf32+0x142>
 800caa2:	2c00      	cmp	r4, #0
 800caa4:	d0e9      	beq.n	800ca7a <forward_lite_dense_if32of32wf32+0x24a>
 800caa6:	edd1 7a00 	vldr	s15, [r1]
 800caaa:	ed93 7a00 	vldr	s14, [r3]
 800caae:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cab2:	edc1 7a00 	vstr	s15, [r1]
 800cab6:	6954      	ldr	r4, [r2, #20]
 800cab8:	2c01      	cmp	r4, #1
 800caba:	d9de      	bls.n	800ca7a <forward_lite_dense_if32of32wf32+0x24a>
 800cabc:	1d0d      	adds	r5, r1, #4
 800cabe:	2301      	movs	r3, #1
 800cac0:	68d4      	ldr	r4, [r2, #12]
 800cac2:	ed95 7a00 	vldr	s14, [r5]
 800cac6:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800caca:	3301      	adds	r3, #1
 800cacc:	edd4 7a00 	vldr	s15, [r4]
 800cad0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cad4:	ece5 7a01 	vstmia	r5!, {s15}
 800cad8:	6954      	ldr	r4, [r2, #20]
 800cada:	429c      	cmp	r4, r3
 800cadc:	d8f0      	bhi.n	800cac0 <forward_lite_dense_if32of32wf32+0x290>
 800cade:	e7cc      	b.n	800ca7a <forward_lite_dense_if32of32wf32+0x24a>
 800cae0:	00000000 	.word	0x00000000

0800cae4 <forward_lite_dense_if32of32wf32_lut4>:
 800cae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cae8:	b08d      	sub	sp, #52	@ 0x34
 800caea:	4604      	mov	r4, r0
 800caec:	4618      	mov	r0, r3
 800caee:	460d      	mov	r5, r1
 800caf0:	920a      	str	r2, [sp, #40]	@ 0x28
 800caf2:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800caf6:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 800cafa:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 800cafe:	fb02 f303 	mul.w	r3, r2, r3
 800cb02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cb06:	9308      	str	r3, [sp, #32]
 800cb08:	f1b8 0f00 	cmp.w	r8, #0
 800cb0c:	d004      	beq.n	800cb18 <forward_lite_dense_if32of32wf32_lut4+0x34>
 800cb0e:	2240      	movs	r2, #64	@ 0x40
 800cb10:	4641      	mov	r1, r8
 800cb12:	f000 fbf9 	bl	800d308 <st_int8_copy>
 800cb16:	4640      	mov	r0, r8
 800cb18:	9b08      	ldr	r3, [sp, #32]
 800cb1a:	429c      	cmp	r4, r3
 800cb1c:	f080 810c 	bcs.w	800cd38 <forward_lite_dense_if32of32wf32_lut4+0x254>
 800cb20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cb22:	08fa      	lsrs	r2, r7, #3
 800cb24:	f027 0901 	bic.w	r9, r7, #1
 800cb28:	9405      	str	r4, [sp, #20]
 800cb2a:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800cb2e:	f007 0301 	and.w	r3, r7, #1
 800cb32:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 800cb36:	9202      	str	r2, [sp, #8]
 800cb38:	9303      	str	r3, [sp, #12]
 800cb3a:	00bb      	lsls	r3, r7, #2
 800cb3c:	0092      	lsls	r2, r2, #2
 800cb3e:	f105 0120 	add.w	r1, r5, #32
 800cb42:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb44:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 800cb48:	46e6      	mov	lr, ip
 800cb4a:	465c      	mov	r4, fp
 800cb4c:	9b05      	ldr	r3, [sp, #20]
 800cb4e:	9204      	str	r2, [sp, #16]
 800cb50:	f8cd c01c 	str.w	ip, [sp, #28]
 800cb54:	9617      	str	r6, [sp, #92]	@ 0x5c
 800cb56:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800cb5a:	9a07      	ldr	r2, [sp, #28]
 800cb5c:	eb03 0a02 	add.w	sl, r3, r2
 800cb60:	f1a1 0220 	sub.w	r2, r1, #32
 800cb64:	459a      	cmp	sl, r3
 800cb66:	9206      	str	r2, [sp, #24]
 800cb68:	f240 80e9 	bls.w	800cd3e <forward_lite_dense_if32of32wf32_lut4+0x25a>
 800cb6c:	f109 3bff 	add.w	fp, r9, #4294967295
 800cb70:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb72:	4698      	mov	r8, r3
 800cb74:	465d      	mov	r5, fp
 800cb76:	9b02      	ldr	r3, [sp, #8]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	f000 80c0 	beq.w	800ccfe <forward_lite_dense_if32of32wf32_lut4+0x21a>
 800cb7e:	9b04      	ldr	r3, [sp, #16]
 800cb80:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 800cd70 <forward_lite_dense_if32of32wf32_lut4+0x28c>
 800cb84:	eb02 0c03 	add.w	ip, r2, r3
 800cb88:	460b      	mov	r3, r1
 800cb8a:	f892 e000 	ldrb.w	lr, [r2]
 800cb8e:	3204      	adds	r2, #4
 800cb90:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 800cb94:	3320      	adds	r3, #32
 800cb96:	f00e 0b0f 	and.w	fp, lr, #15
 800cb9a:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800cb9e:	f812 7c03 	ldrb.w	r7, [r2, #-3]
 800cba2:	eb00 0b8b 	add.w	fp, r0, fp, lsl #2
 800cba6:	ed13 4a10 	vldr	s8, [r3, #-64]	@ 0xffffffc0
 800cbaa:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800cbae:	ed53 3a0e 	vldr	s7, [r3, #-56]	@ 0xffffffc8
 800cbb2:	eddb 7a00 	vldr	s15, [fp]
 800cbb6:	ed9e 3a00 	vldr	s6, [lr]
 800cbba:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 800cbbe:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800cbc2:	f007 070f 	and.w	r7, r7, #15
 800cbc6:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800cbca:	f812 6c02 	ldrb.w	r6, [r2, #-2]
 800cbce:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800cbd2:	ed13 5a0d 	vldr	s10, [r3, #-52]	@ 0xffffffcc
 800cbd6:	eee3 7a04 	vfma.f32	s15, s6, s8
 800cbda:	ed9e 3a00 	vldr	s6, [lr]
 800cbde:	ed97 4a00 	vldr	s8, [r7]
 800cbe2:	0937      	lsrs	r7, r6, #4
 800cbe4:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 800cbe8:	f006 060f 	and.w	r6, r6, #15
 800cbec:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800cbf0:	ed13 6a0b 	vldr	s12, [r3, #-44]	@ 0xffffffd4
 800cbf4:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800cbf8:	ed53 5a0a 	vldr	s11, [r3, #-40]	@ 0xffffffd8
 800cbfc:	ed53 6a09 	vldr	s13, [r3, #-36]	@ 0xffffffdc
 800cc00:	eee3 7a23 	vfma.f32	s15, s6, s7
 800cc04:	eee4 7a05 	vfma.f32	s15, s8, s10
 800cc08:	ed97 4a00 	vldr	s8, [r7]
 800cc0c:	ed96 5a00 	vldr	s10, [r6]
 800cc10:	f812 6c01 	ldrb.w	r6, [r2, #-1]
 800cc14:	4562      	cmp	r2, ip
 800cc16:	ea4f 1716 	mov.w	r7, r6, lsr #4
 800cc1a:	f006 060f 	and.w	r6, r6, #15
 800cc1e:	eee4 7a24 	vfma.f32	s15, s8, s9
 800cc22:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800cc26:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800cc2a:	eee5 7a06 	vfma.f32	s15, s10, s12
 800cc2e:	ed97 5a00 	vldr	s10, [r7]
 800cc32:	ed96 6a00 	vldr	s12, [r6]
 800cc36:	eee5 7a25 	vfma.f32	s15, s10, s11
 800cc3a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800cc3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cc42:	d1a2      	bne.n	800cb8a <forward_lite_dense_if32of32wf32_lut4+0xa6>
 800cc44:	46a6      	mov	lr, r4
 800cc46:	45ce      	cmp	lr, r9
 800cc48:	d260      	bcs.n	800cd0c <forward_lite_dense_if32of32wf32_lut4+0x228>
 800cc4a:	eba5 070e 	sub.w	r7, r5, lr
 800cc4e:	f10e 0208 	add.w	r2, lr, #8
 800cc52:	f10c 36ff 	add.w	r6, ip, #4294967295
 800cc56:	f8cd a004 	str.w	sl, [sp, #4]
 800cc5a:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 800cc5e:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 800cc62:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 800cc66:	3208      	adds	r2, #8
 800cc68:	ed52 5a03 	vldr	s11, [r2, #-12]
 800cc6c:	f003 0a0f 	and.w	sl, r3, #15
 800cc70:	091b      	lsrs	r3, r3, #4
 800cc72:	ed52 6a04 	vldr	s13, [r2, #-16]
 800cc76:	42b7      	cmp	r7, r6
 800cc78:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800cc7c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800cc80:	edda 7a00 	vldr	s15, [sl]
 800cc84:	ed93 6a00 	vldr	s12, [r3]
 800cc88:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800cc8c:	eee6 7a26 	vfma.f32	s15, s12, s13
 800cc90:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cc94:	d1e5      	bne.n	800cc62 <forward_lite_dense_if32of32wf32_lut4+0x17e>
 800cc96:	f10b 0b01 	add.w	fp, fp, #1
 800cc9a:	f8dd a004 	ldr.w	sl, [sp, #4]
 800cc9e:	eb0c 020b 	add.w	r2, ip, fp
 800cca2:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 800cca6:	9b03      	ldr	r3, [sp, #12]
 800cca8:	b30b      	cbz	r3, 800ccee <forward_lite_dense_if32of32wf32_lut4+0x20a>
 800ccaa:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ccae:	edde 7a00 	vldr	s15, [lr]
 800ccb2:	091b      	lsrs	r3, r3, #4
 800ccb4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800ccb8:	edd3 6a00 	vldr	s13, [r3]
 800ccbc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ccc0:	eca8 7a01 	vstmia	r8!, {s14}
 800ccc4:	45c2      	cmp	sl, r8
 800ccc6:	f63f af56 	bhi.w	800cb76 <forward_lite_dense_if32of32wf32_lut4+0x92>
 800ccca:	9b05      	ldr	r3, [sp, #20]
 800cccc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccce:	189d      	adds	r5, r3, r2
 800ccd0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ccd2:	b9eb      	cbnz	r3, 800cd10 <forward_lite_dense_if32of32wf32_lut4+0x22c>
 800ccd4:	9b08      	ldr	r3, [sp, #32]
 800ccd6:	42ab      	cmp	r3, r5
 800ccd8:	d92e      	bls.n	800cd38 <forward_lite_dense_if32of32wf32_lut4+0x254>
 800ccda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ccdc:	4499      	add	r9, r3
 800ccde:	441c      	add	r4, r3
 800cce0:	4419      	add	r1, r3
 800cce2:	9b05      	ldr	r3, [sp, #20]
 800cce4:	459a      	cmp	sl, r3
 800cce6:	d92c      	bls.n	800cd42 <forward_lite_dense_if32of32wf32_lut4+0x25e>
 800cce8:	462b      	mov	r3, r5
 800ccea:	9505      	str	r5, [sp, #20]
 800ccec:	e735      	b.n	800cb5a <forward_lite_dense_if32of32wf32_lut4+0x76>
 800ccee:	eca8 7a01 	vstmia	r8!, {s14}
 800ccf2:	45c2      	cmp	sl, r8
 800ccf4:	d9e9      	bls.n	800ccca <forward_lite_dense_if32of32wf32_lut4+0x1e6>
 800ccf6:	9b02      	ldr	r3, [sp, #8]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	f47f af40 	bne.w	800cb7e <forward_lite_dense_if32of32wf32_lut4+0x9a>
 800ccfe:	f8dd e018 	ldr.w	lr, [sp, #24]
 800cd02:	4694      	mov	ip, r2
 800cd04:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800cd70 <forward_lite_dense_if32of32wf32_lut4+0x28c>
 800cd08:	45ce      	cmp	lr, r9
 800cd0a:	d39e      	bcc.n	800cc4a <forward_lite_dense_if32of32wf32_lut4+0x166>
 800cd0c:	4662      	mov	r2, ip
 800cd0e:	e7ca      	b.n	800cca6 <forward_lite_dense_if32of32wf32_lut4+0x1c2>
 800cd10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d0de      	beq.n	800ccd4 <forward_lite_dense_if32of32wf32_lut4+0x1f0>
 800cd16:	9b07      	ldr	r3, [sp, #28]
 800cd18:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800cd1c:	1aea      	subs	r2, r5, r3
 800cd1e:	edd2 7a00 	vldr	s15, [r2]
 800cd22:	ecbc 7a01 	vldmia	ip!, {s14}
 800cd26:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cd2a:	ece2 7a01 	vstmia	r2!, {s15}
 800cd2e:	42aa      	cmp	r2, r5
 800cd30:	d1f5      	bne.n	800cd1e <forward_lite_dense_if32of32wf32_lut4+0x23a>
 800cd32:	9b08      	ldr	r3, [sp, #32]
 800cd34:	42ab      	cmp	r3, r5
 800cd36:	d8d0      	bhi.n	800ccda <forward_lite_dense_if32of32wf32_lut4+0x1f6>
 800cd38:	b00d      	add	sp, #52	@ 0x34
 800cd3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd3e:	461d      	mov	r5, r3
 800cd40:	e7c6      	b.n	800ccd0 <forward_lite_dense_if32of32wf32_lut4+0x1ec>
 800cd42:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800cd46:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800cd48:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 800cd4a:	eba5 0c0c 	sub.w	ip, r5, ip
 800cd4e:	b169      	cbz	r1, 800cd6c <forward_lite_dense_if32of32wf32_lut4+0x288>
 800cd50:	4663      	mov	r3, ip
 800cd52:	4632      	mov	r2, r6
 800cd54:	ed93 7a00 	vldr	s14, [r3]
 800cd58:	ecf2 7a01 	vldmia	r2!, {s15}
 800cd5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cd60:	ece3 7a01 	vstmia	r3!, {s15}
 800cd64:	429d      	cmp	r5, r3
 800cd66:	d1f5      	bne.n	800cd54 <forward_lite_dense_if32of32wf32_lut4+0x270>
 800cd68:	2900      	cmp	r1, #0
 800cd6a:	d1f1      	bne.n	800cd50 <forward_lite_dense_if32of32wf32_lut4+0x26c>
 800cd6c:	e7fe      	b.n	800cd6c <forward_lite_dense_if32of32wf32_lut4+0x288>
 800cd6e:	bf00      	nop
 800cd70:	00000000 	.word	0x00000000

0800cd74 <forward_lite_dense_if32of32wf32_lut8>:
 800cd74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd78:	b093      	sub	sp, #76	@ 0x4c
 800cd7a:	469a      	mov	sl, r3
 800cd7c:	4604      	mov	r4, r0
 800cd7e:	468b      	mov	fp, r1
 800cd80:	920d      	str	r2, [sp, #52]	@ 0x34
 800cd82:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800cd84:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 800cd88:	e9dd 591d 	ldrd	r5, r9, [sp, #116]	@ 0x74
 800cd8c:	fb02 f303 	mul.w	r3, r2, r3
 800cd90:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800cd94:	930c      	str	r3, [sp, #48]	@ 0x30
 800cd96:	b136      	cbz	r6, 800cda6 <forward_lite_dense_if32of32wf32_lut8+0x32>
 800cd98:	4650      	mov	r0, sl
 800cd9a:	46b2      	mov	sl, r6
 800cd9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cda0:	4631      	mov	r1, r6
 800cda2:	f000 fab1 	bl	800d308 <st_int8_copy>
 800cda6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cda8:	429c      	cmp	r4, r3
 800cdaa:	f080 8290 	bcs.w	800d2ce <forward_lite_dense_if32of32wf32_lut8+0x55a>
 800cdae:	4ab5      	ldr	r2, [pc, #724]	@ (800d084 <forward_lite_dense_if32of32wf32_lut8+0x310>)
 800cdb0:	462f      	mov	r7, r5
 800cdb2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800cdb4:	444a      	add	r2, r9
 800cdb6:	eddf 3ab4 	vldr	s7, [pc, #720]	@ 800d088 <forward_lite_dense_if32of32wf32_lut8+0x314>
 800cdba:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800cdbe:	0092      	lsls	r2, r2, #2
 800cdc0:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 800cdc4:	0953      	lsrs	r3, r2, #5
 800cdc6:	f8cd c044 	str.w	ip, [sp, #68]	@ 0x44
 800cdca:	f102 0020 	add.w	r0, r2, #32
 800cdce:	4616      	mov	r6, r2
 800cdd0:	930e      	str	r3, [sp, #56]	@ 0x38
 800cdd2:	3301      	adds	r3, #1
 800cdd4:	eb0b 0800 	add.w	r8, fp, r0
 800cdd8:	4602      	mov	r2, r0
 800cdda:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cddc:	00db      	lsls	r3, r3, #3
 800cdde:	9310      	str	r3, [sp, #64]	@ 0x40
 800cde0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cde2:	eb04 0c03 	add.w	ip, r4, r3
 800cde6:	45a4      	cmp	ip, r4
 800cde8:	d952      	bls.n	800ce90 <forward_lite_dense_if32of32wf32_lut8+0x11c>
 800cdea:	f106 031f 	add.w	r3, r6, #31
 800cdee:	eb06 000b 	add.w	r0, r6, fp
 800cdf2:	4625      	mov	r5, r4
 800cdf4:	eb0b 0e02 	add.w	lr, fp, r2
 800cdf8:	089b      	lsrs	r3, r3, #2
 800cdfa:	f100 011f 	add.w	r1, r0, #31
 800cdfe:	9001      	str	r0, [sp, #4]
 800ce00:	3301      	adds	r3, #1
 800ce02:	9103      	str	r1, [sp, #12]
 800ce04:	1f01      	subs	r1, r0, #4
 800ce06:	940a      	str	r4, [sp, #40]	@ 0x28
 800ce08:	9302      	str	r3, [sp, #8]
 800ce0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce0c:	9104      	str	r1, [sp, #16]
 800ce0e:	f10b 0104 	add.w	r1, fp, #4
 800ce12:	00db      	lsls	r3, r3, #3
 800ce14:	971d      	str	r7, [sp, #116]	@ 0x74
 800ce16:	9105      	str	r1, [sp, #20]
 800ce18:	3310      	adds	r3, #16
 800ce1a:	9307      	str	r3, [sp, #28]
 800ce1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce1e:	eb0b 1343 	add.w	r3, fp, r3, lsl #5
 800ce22:	9306      	str	r3, [sp, #24]
 800ce24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce26:	e9cd 2608 	strd	r2, r6, [sp, #32]
 800ce2a:	f1b9 0f07 	cmp.w	r9, #7
 800ce2e:	d83f      	bhi.n	800ceb0 <forward_lite_dense_if32of32wf32_lut8+0x13c>
 800ce30:	45c3      	cmp	fp, r8
 800ce32:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 800d088 <forward_lite_dense_if32of32wf32_lut8+0x314>
 800ce36:	d20f      	bcs.n	800ce58 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800ce38:	4659      	mov	r1, fp
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce40:	ecf1 7a01 	vldmia	r1!, {s15}
 800ce44:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800ce48:	4541      	cmp	r1, r8
 800ce4a:	edd2 6a00 	vldr	s13, [r2]
 800ce4e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ce52:	d3f3      	bcc.n	800ce3c <forward_lite_dense_if32of32wf32_lut8+0xc8>
 800ce54:	9a02      	ldr	r2, [sp, #8]
 800ce56:	4413      	add	r3, r2
 800ce58:	eca5 7a01 	vstmia	r5!, {s14}
 800ce5c:	45ac      	cmp	ip, r5
 800ce5e:	d8e4      	bhi.n	800ce2a <forward_lite_dense_if32of32wf32_lut8+0xb6>
 800ce60:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ce62:	46f3      	mov	fp, lr
 800ce64:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ce66:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 800ce68:	18e0      	adds	r0, r4, r3
 800ce6a:	e9dd 2608 	ldrd	r2, r6, [sp, #32]
 800ce6e:	2f00      	cmp	r7, #0
 800ce70:	f040 8218 	bne.w	800d2a4 <forward_lite_dense_if32of32wf32_lut8+0x530>
 800ce74:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce76:	4283      	cmp	r3, r0
 800ce78:	f240 8229 	bls.w	800d2ce <forward_lite_dense_if32of32wf32_lut8+0x55a>
 800ce7c:	45a4      	cmp	ip, r4
 800ce7e:	4490      	add	r8, r2
 800ce80:	f240 823d 	bls.w	800d2fe <forward_lite_dense_if32of32wf32_lut8+0x58a>
 800ce84:	4604      	mov	r4, r0
 800ce86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce88:	eb04 0c03 	add.w	ip, r4, r3
 800ce8c:	45a4      	cmp	ip, r4
 800ce8e:	d8ac      	bhi.n	800cdea <forward_lite_dense_if32of32wf32_lut8+0x76>
 800ce90:	2f00      	cmp	r7, #0
 800ce92:	f040 8205 	bne.w	800d2a0 <forward_lite_dense_if32of32wf32_lut8+0x52c>
 800ce96:	469c      	mov	ip, r3
 800ce98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce9a:	463d      	mov	r5, r7
 800ce9c:	42a3      	cmp	r3, r4
 800ce9e:	f240 8216 	bls.w	800d2ce <forward_lite_dense_if32of32wf32_lut8+0x55a>
 800cea2:	f1cc 0100 	rsb	r1, ip, #0
 800cea6:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800cea8:	2d00      	cmp	r5, #0
 800ceaa:	f040 8217 	bne.w	800d2dc <forward_lite_dense_if32of32wf32_lut8+0x568>
 800ceae:	e7fe      	b.n	800ceae <forward_lite_dense_if32of32wf32_lut8+0x13a>
 800ceb0:	f003 0203 	and.w	r2, r3, #3
 800ceb4:	2a02      	cmp	r2, #2
 800ceb6:	f000 81ef 	beq.w	800d298 <forward_lite_dense_if32of32wf32_lut8+0x524>
 800ceba:	2a03      	cmp	r2, #3
 800cebc:	f000 80e6 	beq.w	800d08c <forward_lite_dense_if32of32wf32_lut8+0x318>
 800cec0:	2a01      	cmp	r2, #1
 800cec2:	f000 81d3 	beq.w	800d26c <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 800cec6:	9a01      	ldr	r2, [sp, #4]
 800cec8:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 800d088 <forward_lite_dense_if32of32wf32_lut8+0x314>
 800cecc:	4593      	cmp	fp, r2
 800cece:	f200 8203 	bhi.w	800d2d8 <forward_lite_dense_if32of32wf32_lut8+0x564>
 800ced2:	9807      	ldr	r0, [sp, #28]
 800ced4:	f103 0208 	add.w	r2, r3, #8
 800ced8:	f10b 0120 	add.w	r1, fp, #32
 800cedc:	18c4      	adds	r4, r0, r3
 800cede:	f812 0c07 	ldrb.w	r0, [r2, #-7]
 800cee2:	3208      	adds	r2, #8
 800cee4:	ed51 2a07 	vldr	s5, [r1, #-28]	@ 0xffffffe4
 800cee8:	3120      	adds	r1, #32
 800ceea:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800ceee:	ed11 3a10 	vldr	s6, [r1, #-64]	@ 0xffffffc0
 800cef2:	ed11 4a0e 	vldr	s8, [r1, #-56]	@ 0xffffffc8
 800cef6:	edd0 7a00 	vldr	s15, [r0]
 800cefa:	f812 0c10 	ldrb.w	r0, [r2, #-16]
 800cefe:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800cf02:	ed51 4a0d 	vldr	s9, [r1, #-52]	@ 0xffffffcc
 800cf06:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800cf0a:	ed51 6a0c 	vldr	s13, [r1, #-48]	@ 0xffffffd0
 800cf0e:	ed11 5a0b 	vldr	s10, [r1, #-44]	@ 0xffffffd4
 800cf12:	edd0 2a00 	vldr	s5, [r0]
 800cf16:	f812 0c0e 	ldrb.w	r0, [r2, #-14]
 800cf1a:	eee2 7a83 	vfma.f32	s15, s5, s6
 800cf1e:	ed51 5a0a 	vldr	s11, [r1, #-40]	@ 0xffffffd8
 800cf22:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800cf26:	ed11 6a09 	vldr	s12, [r1, #-36]	@ 0xffffffdc
 800cf2a:	ed90 3a00 	vldr	s6, [r0]
 800cf2e:	f812 0c0d 	ldrb.w	r0, [r2, #-13]
 800cf32:	eee3 7a04 	vfma.f32	s15, s6, s8
 800cf36:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800cf3a:	ed90 4a00 	vldr	s8, [r0]
 800cf3e:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
 800cf42:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800cf46:	eee4 7a24 	vfma.f32	s15, s8, s9
 800cf4a:	edd0 4a00 	vldr	s9, [r0]
 800cf4e:	f812 0c0b 	ldrb.w	r0, [r2, #-11]
 800cf52:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800cf56:	eee4 7aa6 	vfma.f32	s15, s9, s13
 800cf5a:	edd0 6a00 	vldr	s13, [r0]
 800cf5e:	f812 0c0a 	ldrb.w	r0, [r2, #-10]
 800cf62:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800cf66:	eee5 7a26 	vfma.f32	s15, s10, s13
 800cf6a:	edd0 6a00 	vldr	s13, [r0]
 800cf6e:	f812 0c09 	ldrb.w	r0, [r2, #-9]
 800cf72:	4294      	cmp	r4, r2
 800cf74:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800cf78:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800cf7c:	edd0 6a00 	vldr	s13, [r0]
 800cf80:	eee6 7a26 	vfma.f32	s15, s12, s13
 800cf84:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cf88:	d1a9      	bne.n	800cede <forward_lite_dense_if32of32wf32_lut8+0x16a>
 800cf8a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800cf8c:	4413      	add	r3, r2
 800cf8e:	9a06      	ldr	r2, [sp, #24]
 800cf90:	4572      	cmp	r2, lr
 800cf92:	f4bf af61 	bcs.w	800ce58 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800cf96:	7819      	ldrb	r1, [r3, #0]
 800cf98:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800cf9c:	edd1 7a00 	vldr	s15, [r1]
 800cfa0:	4611      	mov	r1, r2
 800cfa2:	ecf1 6a01 	vldmia	r1!, {s13}
 800cfa6:	458e      	cmp	lr, r1
 800cfa8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800cfac:	d963      	bls.n	800d076 <forward_lite_dense_if32of32wf32_lut8+0x302>
 800cfae:	7859      	ldrb	r1, [r3, #1]
 800cfb0:	edd2 6a01 	vldr	s13, [r2, #4]
 800cfb4:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800cfb8:	edd1 7a00 	vldr	s15, [r1]
 800cfbc:	f102 0108 	add.w	r1, r2, #8
 800cfc0:	4588      	cmp	r8, r1
 800cfc2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800cfc6:	d956      	bls.n	800d076 <forward_lite_dense_if32of32wf32_lut8+0x302>
 800cfc8:	7899      	ldrb	r1, [r3, #2]
 800cfca:	edd2 7a02 	vldr	s15, [r2, #8]
 800cfce:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800cfd2:	edd1 6a00 	vldr	s13, [r1]
 800cfd6:	f102 010c 	add.w	r1, r2, #12
 800cfda:	4588      	cmp	r8, r1
 800cfdc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800cfe0:	d949      	bls.n	800d076 <forward_lite_dense_if32of32wf32_lut8+0x302>
 800cfe2:	78d9      	ldrb	r1, [r3, #3]
 800cfe4:	edd2 6a03 	vldr	s13, [r2, #12]
 800cfe8:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800cfec:	edd1 7a00 	vldr	s15, [r1]
 800cff0:	f102 0110 	add.w	r1, r2, #16
 800cff4:	4588      	cmp	r8, r1
 800cff6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800cffa:	d93c      	bls.n	800d076 <forward_lite_dense_if32of32wf32_lut8+0x302>
 800cffc:	7919      	ldrb	r1, [r3, #4]
 800cffe:	edd2 6a04 	vldr	s13, [r2, #16]
 800d002:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d006:	edd1 7a00 	vldr	s15, [r1]
 800d00a:	f102 0114 	add.w	r1, r2, #20
 800d00e:	4588      	cmp	r8, r1
 800d010:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d014:	d92f      	bls.n	800d076 <forward_lite_dense_if32of32wf32_lut8+0x302>
 800d016:	7959      	ldrb	r1, [r3, #5]
 800d018:	edd2 6a05 	vldr	s13, [r2, #20]
 800d01c:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d020:	edd1 7a00 	vldr	s15, [r1]
 800d024:	f102 0118 	add.w	r1, r2, #24
 800d028:	4588      	cmp	r8, r1
 800d02a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d02e:	d922      	bls.n	800d076 <forward_lite_dense_if32of32wf32_lut8+0x302>
 800d030:	7999      	ldrb	r1, [r3, #6]
 800d032:	edd2 6a06 	vldr	s13, [r2, #24]
 800d036:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d03a:	edd1 7a00 	vldr	s15, [r1]
 800d03e:	f102 011c 	add.w	r1, r2, #28
 800d042:	4588      	cmp	r8, r1
 800d044:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d048:	d915      	bls.n	800d076 <forward_lite_dense_if32of32wf32_lut8+0x302>
 800d04a:	79d9      	ldrb	r1, [r3, #7]
 800d04c:	edd2 7a07 	vldr	s15, [r2, #28]
 800d050:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d054:	edd1 6a00 	vldr	s13, [r1]
 800d058:	f102 0120 	add.w	r1, r2, #32
 800d05c:	4588      	cmp	r8, r1
 800d05e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d062:	d908      	bls.n	800d076 <forward_lite_dense_if32of32wf32_lut8+0x302>
 800d064:	7a19      	ldrb	r1, [r3, #8]
 800d066:	edd2 7a08 	vldr	s15, [r2, #32]
 800d06a:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d06e:	edd1 6a00 	vldr	s13, [r1]
 800d072:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d076:	9903      	ldr	r1, [sp, #12]
 800d078:	1a8a      	subs	r2, r1, r2
 800d07a:	eb03 0292 	add.w	r2, r3, r2, lsr #2
 800d07e:	1c53      	adds	r3, r2, #1
 800d080:	e6ea      	b.n	800ce58 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800d082:	bf00      	nop
 800d084:	3ffffff8 	.word	0x3ffffff8
 800d088:	00000000 	.word	0x00000000
 800d08c:	eeb0 7a63 	vmov.f32	s14, s7
 800d090:	465a      	mov	r2, fp
 800d092:	461f      	mov	r7, r3
 800d094:	4610      	mov	r0, r2
 800d096:	f817 1b01 	ldrb.w	r1, [r7], #1
 800d09a:	ecf0 7a01 	vldmia	r0!, {s15}
 800d09e:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d0a2:	edd1 6a00 	vldr	s13, [r1]
 800d0a6:	9901      	ldr	r1, [sp, #4]
 800d0a8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d0ac:	4288      	cmp	r0, r1
 800d0ae:	f200 8111 	bhi.w	800d2d4 <forward_lite_dense_if32of32wf32_lut8+0x560>
 800d0b2:	9904      	ldr	r1, [sp, #16]
 800d0b4:	f103 0411 	add.w	r4, r3, #17
 800d0b8:	3309      	adds	r3, #9
 800d0ba:	1a8e      	subs	r6, r1, r2
 800d0bc:	3224      	adds	r2, #36	@ 0x24
 800d0be:	0976      	lsrs	r6, r6, #5
 800d0c0:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800d0c4:	f813 1c07 	ldrb.w	r1, [r3, #-7]
 800d0c8:	3308      	adds	r3, #8
 800d0ca:	ed12 6a07 	vldr	s12, [r2, #-28]	@ 0xffffffe4
 800d0ce:	3220      	adds	r2, #32
 800d0d0:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d0d4:	ed52 2a10 	vldr	s5, [r2, #-64]	@ 0xffffffc0
 800d0d8:	ed12 3a0e 	vldr	s6, [r2, #-56]	@ 0xffffffc8
 800d0dc:	edd1 7a00 	vldr	s15, [r1]
 800d0e0:	f813 1c10 	ldrb.w	r1, [r3, #-16]
 800d0e4:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d0e8:	ed12 4a0d 	vldr	s8, [r2, #-52]	@ 0xffffffcc
 800d0ec:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d0f0:	ed52 4a0c 	vldr	s9, [r2, #-48]	@ 0xffffffd0
 800d0f4:	ed12 5a0b 	vldr	s10, [r2, #-44]	@ 0xffffffd4
 800d0f8:	ed91 6a00 	vldr	s12, [r1]
 800d0fc:	f813 1c0e 	ldrb.w	r1, [r3, #-14]
 800d100:	eee2 7a86 	vfma.f32	s15, s5, s12
 800d104:	ed52 5a0a 	vldr	s11, [r2, #-40]	@ 0xffffffd8
 800d108:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d10c:	ed52 6a09 	vldr	s13, [r2, #-36]	@ 0xffffffdc
 800d110:	ed91 6a00 	vldr	s12, [r1]
 800d114:	f813 1c0d 	ldrb.w	r1, [r3, #-13]
 800d118:	eee3 7a06 	vfma.f32	s15, s6, s12
 800d11c:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d120:	ed91 6a00 	vldr	s12, [r1]
 800d124:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 800d128:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d12c:	eee4 7a06 	vfma.f32	s15, s8, s12
 800d130:	ed91 6a00 	vldr	s12, [r1]
 800d134:	f813 1c0b 	ldrb.w	r1, [r3, #-11]
 800d138:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d13c:	eee4 7a86 	vfma.f32	s15, s9, s12
 800d140:	ed91 6a00 	vldr	s12, [r1]
 800d144:	f813 1c0a 	ldrb.w	r1, [r3, #-10]
 800d148:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d14c:	eee5 7a06 	vfma.f32	s15, s10, s12
 800d150:	ed91 6a00 	vldr	s12, [r1]
 800d154:	f813 1c09 	ldrb.w	r1, [r3, #-9]
 800d158:	429c      	cmp	r4, r3
 800d15a:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d15e:	eee5 7a86 	vfma.f32	s15, s11, s12
 800d162:	ed91 6a00 	vldr	s12, [r1]
 800d166:	eee6 7a26 	vfma.f32	s15, s12, s13
 800d16a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d16e:	d1a9      	bne.n	800d0c4 <forward_lite_dense_if32of32wf32_lut8+0x350>
 800d170:	3601      	adds	r6, #1
 800d172:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 800d176:	eb00 1046 	add.w	r0, r0, r6, lsl #5
 800d17a:	4540      	cmp	r0, r8
 800d17c:	f4bf ae6c 	bcs.w	800ce58 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800d180:	781a      	ldrb	r2, [r3, #0]
 800d182:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800d186:	edd2 7a00 	vldr	s15, [r2]
 800d18a:	4602      	mov	r2, r0
 800d18c:	ecf2 6a01 	vldmia	r2!, {s13}
 800d190:	4590      	cmp	r8, r2
 800d192:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d196:	d963      	bls.n	800d260 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800d198:	785a      	ldrb	r2, [r3, #1]
 800d19a:	edd0 6a01 	vldr	s13, [r0, #4]
 800d19e:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800d1a2:	edd2 7a00 	vldr	s15, [r2]
 800d1a6:	f100 0208 	add.w	r2, r0, #8
 800d1aa:	4590      	cmp	r8, r2
 800d1ac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d1b0:	d956      	bls.n	800d260 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800d1b2:	789a      	ldrb	r2, [r3, #2]
 800d1b4:	edd0 6a02 	vldr	s13, [r0, #8]
 800d1b8:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800d1bc:	edd2 7a00 	vldr	s15, [r2]
 800d1c0:	f100 020c 	add.w	r2, r0, #12
 800d1c4:	4590      	cmp	r8, r2
 800d1c6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d1ca:	d949      	bls.n	800d260 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800d1cc:	78da      	ldrb	r2, [r3, #3]
 800d1ce:	edd0 6a03 	vldr	s13, [r0, #12]
 800d1d2:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800d1d6:	edd2 7a00 	vldr	s15, [r2]
 800d1da:	f100 0210 	add.w	r2, r0, #16
 800d1de:	4590      	cmp	r8, r2
 800d1e0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d1e4:	d93c      	bls.n	800d260 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800d1e6:	791a      	ldrb	r2, [r3, #4]
 800d1e8:	edd0 6a04 	vldr	s13, [r0, #16]
 800d1ec:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800d1f0:	edd2 7a00 	vldr	s15, [r2]
 800d1f4:	f100 0214 	add.w	r2, r0, #20
 800d1f8:	4590      	cmp	r8, r2
 800d1fa:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d1fe:	d92f      	bls.n	800d260 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800d200:	795a      	ldrb	r2, [r3, #5]
 800d202:	edd0 6a05 	vldr	s13, [r0, #20]
 800d206:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800d20a:	edd2 7a00 	vldr	s15, [r2]
 800d20e:	f100 0218 	add.w	r2, r0, #24
 800d212:	4596      	cmp	lr, r2
 800d214:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d218:	d922      	bls.n	800d260 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800d21a:	799a      	ldrb	r2, [r3, #6]
 800d21c:	edd0 6a06 	vldr	s13, [r0, #24]
 800d220:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800d224:	edd2 7a00 	vldr	s15, [r2]
 800d228:	f100 021c 	add.w	r2, r0, #28
 800d22c:	4596      	cmp	lr, r2
 800d22e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d232:	d915      	bls.n	800d260 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800d234:	79da      	ldrb	r2, [r3, #7]
 800d236:	edd0 6a07 	vldr	s13, [r0, #28]
 800d23a:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800d23e:	edd2 7a00 	vldr	s15, [r2]
 800d242:	f100 0220 	add.w	r2, r0, #32
 800d246:	4596      	cmp	lr, r2
 800d248:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d24c:	d908      	bls.n	800d260 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 800d24e:	7a1a      	ldrb	r2, [r3, #8]
 800d250:	edd0 7a08 	vldr	s15, [r0, #32]
 800d254:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 800d258:	edd2 6a00 	vldr	s13, [r2]
 800d25c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d260:	9a03      	ldr	r2, [sp, #12]
 800d262:	1a10      	subs	r0, r2, r0
 800d264:	eb03 0090 	add.w	r0, r3, r0, lsr #2
 800d268:	1c43      	adds	r3, r0, #1
 800d26a:	e5f5      	b.n	800ce58 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 800d26c:	f813 1b01 	ldrb.w	r1, [r3], #1
 800d270:	eddb 7a00 	vldr	s15, [fp]
 800d274:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d278:	9a05      	ldr	r2, [sp, #20]
 800d27a:	ed91 7a00 	vldr	s14, [r1]
 800d27e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d282:	f813 1b01 	ldrb.w	r1, [r3], #1
 800d286:	ecf2 7a01 	vldmia	r2!, {s15}
 800d28a:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 800d28e:	edd1 6a00 	vldr	s13, [r1]
 800d292:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800d296:	e6fc      	b.n	800d092 <forward_lite_dense_if32of32wf32_lut8+0x31e>
 800d298:	eeb0 7a63 	vmov.f32	s14, s7
 800d29c:	465a      	mov	r2, fp
 800d29e:	e7f0      	b.n	800d282 <forward_lite_dense_if32of32wf32_lut8+0x50e>
 800d2a0:	4493      	add	fp, r2
 800d2a2:	4620      	mov	r0, r4
 800d2a4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	f43f ade4 	beq.w	800ce74 <forward_lite_dense_if32of32wf32_lut8+0x100>
 800d2ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2ae:	4639      	mov	r1, r7
 800d2b0:	1ac3      	subs	r3, r0, r3
 800d2b2:	edd3 7a00 	vldr	s15, [r3]
 800d2b6:	ecb1 7a01 	vldmia	r1!, {s14}
 800d2ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d2be:	ece3 7a01 	vstmia	r3!, {s15}
 800d2c2:	4298      	cmp	r0, r3
 800d2c4:	d1f5      	bne.n	800d2b2 <forward_lite_dense_if32of32wf32_lut8+0x53e>
 800d2c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2c8:	4283      	cmp	r3, r0
 800d2ca:	f63f add7 	bhi.w	800ce7c <forward_lite_dense_if32of32wf32_lut8+0x108>
 800d2ce:	b013      	add	sp, #76	@ 0x4c
 800d2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2d4:	463b      	mov	r3, r7
 800d2d6:	e750      	b.n	800d17a <forward_lite_dense_if32of32wf32_lut8+0x406>
 800d2d8:	465a      	mov	r2, fp
 800d2da:	e659      	b.n	800cf90 <forward_lite_dense_if32of32wf32_lut8+0x21c>
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	f43f ade3 	beq.w	800cea8 <forward_lite_dense_if32of32wf32_lut8+0x134>
 800d2e2:	4421      	add	r1, r4
 800d2e4:	460b      	mov	r3, r1
 800d2e6:	462a      	mov	r2, r5
 800d2e8:	ed93 7a00 	vldr	s14, [r3]
 800d2ec:	ecf2 7a01 	vldmia	r2!, {s15}
 800d2f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d2f4:	ece3 7a01 	vstmia	r3!, {s15}
 800d2f8:	429c      	cmp	r4, r3
 800d2fa:	d1f5      	bne.n	800d2e8 <forward_lite_dense_if32of32wf32_lut8+0x574>
 800d2fc:	e7f2      	b.n	800d2e4 <forward_lite_dense_if32of32wf32_lut8+0x570>
 800d2fe:	f8dd c02c 	ldr.w	ip, [sp, #44]	@ 0x2c
 800d302:	463d      	mov	r5, r7
 800d304:	4604      	mov	r4, r0
 800d306:	e5cc      	b.n	800cea2 <forward_lite_dense_if32of32wf32_lut8+0x12e>

0800d308 <st_int8_copy>:
 800d308:	4288      	cmp	r0, r1
 800d30a:	d00e      	beq.n	800d32a <st_int8_copy+0x22>
 800d30c:	b16a      	cbz	r2, 800d32a <st_int8_copy+0x22>
 800d30e:	4288      	cmp	r0, r1
 800d310:	eb00 0302 	add.w	r3, r0, r2
 800d314:	d20a      	bcs.n	800d32c <st_int8_copy+0x24>
 800d316:	4299      	cmp	r1, r3
 800d318:	d208      	bcs.n	800d32c <st_int8_copy+0x24>
 800d31a:	440a      	add	r2, r1
 800d31c:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800d320:	4298      	cmp	r0, r3
 800d322:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800d326:	d1f9      	bne.n	800d31c <st_int8_copy+0x14>
 800d328:	4770      	bx	lr
 800d32a:	4770      	bx	lr
 800d32c:	2a03      	cmp	r2, #3
 800d32e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d332:	d81b      	bhi.n	800d36c <st_int8_copy+0x64>
 800d334:	1e54      	subs	r4, r2, #1
 800d336:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d33a:	f801 3b01 	strb.w	r3, [r1], #1
 800d33e:	b19c      	cbz	r4, 800d368 <st_int8_copy+0x60>
 800d340:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d344:	f801 3b01 	strb.w	r3, [r1], #1
 800d348:	2a02      	cmp	r2, #2
 800d34a:	f04f 32ff 	mov.w	r2, #4294967295
 800d34e:	bf18      	it	ne
 800d350:	2200      	movne	r2, #0
 800d352:	2c01      	cmp	r4, #1
 800d354:	d008      	beq.n	800d368 <st_int8_copy+0x60>
 800d356:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d35a:	f801 3b01 	strb.w	r3, [r1], #1
 800d35e:	b11a      	cbz	r2, 800d368 <st_int8_copy+0x60>
 800d360:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d364:	f801 3b01 	strb.w	r3, [r1], #1
 800d368:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d36c:	f001 0e03 	and.w	lr, r1, #3
 800d370:	f000 0803 	and.w	r8, r0, #3
 800d374:	f1ce 0304 	rsb	r3, lr, #4
 800d378:	eba2 0c03 	sub.w	ip, r2, r3
 800d37c:	f1ce 0203 	rsb	r2, lr, #3
 800d380:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d384:	f801 3b01 	strb.w	r3, [r1], #1
 800d388:	b182      	cbz	r2, 800d3ac <st_int8_copy+0xa4>
 800d38a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d38e:	f801 3b01 	strb.w	r3, [r1], #1
 800d392:	2a01      	cmp	r2, #1
 800d394:	d00a      	beq.n	800d3ac <st_int8_copy+0xa4>
 800d396:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d39a:	f801 3b01 	strb.w	r3, [r1], #1
 800d39e:	f1be 0f01 	cmp.w	lr, #1
 800d3a2:	d003      	beq.n	800d3ac <st_int8_copy+0xa4>
 800d3a4:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d3a8:	f801 3b01 	strb.w	r3, [r1], #1
 800d3ac:	45c6      	cmp	lr, r8
 800d3ae:	d02a      	beq.n	800d406 <st_int8_copy+0xfe>
 800d3b0:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800d3b4:	d00a      	beq.n	800d3cc <st_int8_copy+0xc4>
 800d3b6:	f850 3b04 	ldr.w	r3, [r0], #4
 800d3ba:	f850 4b04 	ldr.w	r4, [r0], #4
 800d3be:	f850 5b04 	ldr.w	r5, [r0], #4
 800d3c2:	f850 6b04 	ldr.w	r6, [r0], #4
 800d3c6:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800d3c8:	3a01      	subs	r2, #1
 800d3ca:	d1f4      	bne.n	800d3b6 <st_int8_copy+0xae>
 800d3cc:	f01c 0f08 	tst.w	ip, #8
 800d3d0:	d004      	beq.n	800d3dc <st_int8_copy+0xd4>
 800d3d2:	f850 3b04 	ldr.w	r3, [r0], #4
 800d3d6:	f850 4b04 	ldr.w	r4, [r0], #4
 800d3da:	c118      	stmia	r1!, {r3, r4}
 800d3dc:	f01c 0f04 	tst.w	ip, #4
 800d3e0:	d003      	beq.n	800d3ea <st_int8_copy+0xe2>
 800d3e2:	f850 3b04 	ldr.w	r3, [r0], #4
 800d3e6:	f841 3b04 	str.w	r3, [r1], #4
 800d3ea:	f01c 0f02 	tst.w	ip, #2
 800d3ee:	d003      	beq.n	800d3f8 <st_int8_copy+0xf0>
 800d3f0:	f830 3b02 	ldrh.w	r3, [r0], #2
 800d3f4:	f821 3b02 	strh.w	r3, [r1], #2
 800d3f8:	f01c 0f01 	tst.w	ip, #1
 800d3fc:	d0b4      	beq.n	800d368 <st_int8_copy+0x60>
 800d3fe:	7803      	ldrb	r3, [r0, #0]
 800d400:	700b      	strb	r3, [r1, #0]
 800d402:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d406:	ea5f 199c 	movs.w	r9, ip, lsr #6
 800d40a:	d00e      	beq.n	800d42a <st_int8_copy+0x122>
 800d40c:	4688      	mov	r8, r1
 800d40e:	4686      	mov	lr, r0
 800d410:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d414:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d418:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d41c:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d420:	f1b9 0901 	subs.w	r9, r9, #1
 800d424:	4641      	mov	r1, r8
 800d426:	4670      	mov	r0, lr
 800d428:	d1f0      	bne.n	800d40c <st_int8_copy+0x104>
 800d42a:	f01c 0f20 	tst.w	ip, #32
 800d42e:	d007      	beq.n	800d440 <st_int8_copy+0x138>
 800d430:	4688      	mov	r8, r1
 800d432:	4686      	mov	lr, r0
 800d434:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d438:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800d43c:	4641      	mov	r1, r8
 800d43e:	4670      	mov	r0, lr
 800d440:	f01c 0f10 	tst.w	ip, #16
 800d444:	d001      	beq.n	800d44a <st_int8_copy+0x142>
 800d446:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800d448:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800d44a:	f01c 0f08 	tst.w	ip, #8
 800d44e:	d0c5      	beq.n	800d3dc <st_int8_copy+0xd4>
 800d450:	c818      	ldmia	r0!, {r3, r4}
 800d452:	c118      	stmia	r1!, {r3, r4}
 800d454:	e7c2      	b.n	800d3dc <st_int8_copy+0xd4>
 800d456:	bf00      	nop

0800d458 <ai_array_to_buffer_fmt>:
 800d458:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800d45c:	2b02      	cmp	r3, #2
 800d45e:	d055      	beq.n	800d50c <ai_array_to_buffer_fmt+0xb4>
 800d460:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800d464:	4a2c      	ldr	r2, [pc, #176]	@ (800d518 <ai_array_to_buffer_fmt+0xc0>)
 800d466:	4293      	cmp	r3, r2
 800d468:	d010      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d46a:	dc21      	bgt.n	800d4b0 <ai_array_to_buffer_fmt+0x58>
 800d46c:	4a2b      	ldr	r2, [pc, #172]	@ (800d51c <ai_array_to_buffer_fmt+0xc4>)
 800d46e:	4293      	cmp	r3, r2
 800d470:	d00c      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d472:	dd0f      	ble.n	800d494 <ai_array_to_buffer_fmt+0x3c>
 800d474:	4a2a      	ldr	r2, [pc, #168]	@ (800d520 <ai_array_to_buffer_fmt+0xc8>)
 800d476:	4293      	cmp	r3, r2
 800d478:	d008      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d47a:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800d47e:	4293      	cmp	r3, r2
 800d480:	d004      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d482:	4a28      	ldr	r2, [pc, #160]	@ (800d524 <ai_array_to_buffer_fmt+0xcc>)
 800d484:	4293      	cmp	r3, r2
 800d486:	bf0c      	ite	eq
 800d488:	4613      	moveq	r3, r2
 800d48a:	2340      	movne	r3, #64	@ 0x40
 800d48c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800d490:	4318      	orrs	r0, r3
 800d492:	4770      	bx	lr
 800d494:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800d498:	4293      	cmp	r3, r2
 800d49a:	d0f7      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d49c:	dd2c      	ble.n	800d4f8 <ai_array_to_buffer_fmt+0xa0>
 800d49e:	4a22      	ldr	r2, [pc, #136]	@ (800d528 <ai_array_to_buffer_fmt+0xd0>)
 800d4a0:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	bf0c      	ite	eq
 800d4a8:	4613      	moveq	r3, r2
 800d4aa:	2340      	movne	r3, #64	@ 0x40
 800d4ac:	4318      	orrs	r0, r3
 800d4ae:	4770      	bx	lr
 800d4b0:	4a1e      	ldr	r2, [pc, #120]	@ (800d52c <ai_array_to_buffer_fmt+0xd4>)
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	d0ea      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d4b6:	dd10      	ble.n	800d4da <ai_array_to_buffer_fmt+0x82>
 800d4b8:	4a1d      	ldr	r2, [pc, #116]	@ (800d530 <ai_array_to_buffer_fmt+0xd8>)
 800d4ba:	4293      	cmp	r3, r2
 800d4bc:	d0e6      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d4be:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 800d4c2:	4293      	cmp	r3, r2
 800d4c4:	d0e2      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d4c6:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800d4ca:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800d4ce:	4293      	cmp	r3, r2
 800d4d0:	bf0c      	ite	eq
 800d4d2:	4613      	moveq	r3, r2
 800d4d4:	2340      	movne	r3, #64	@ 0x40
 800d4d6:	4318      	orrs	r0, r3
 800d4d8:	4770      	bx	lr
 800d4da:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d0d4      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d4e2:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800d4e6:	4293      	cmp	r3, r2
 800d4e8:	d0d0      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d4ea:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	bf0c      	ite	eq
 800d4f2:	4613      	moveq	r3, r2
 800d4f4:	2340      	movne	r3, #64	@ 0x40
 800d4f6:	e7c9      	b.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d4f8:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d0c5      	beq.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d500:	3280      	adds	r2, #128	@ 0x80
 800d502:	4293      	cmp	r3, r2
 800d504:	bf0c      	ite	eq
 800d506:	4613      	moveq	r3, r2
 800d508:	2340      	movne	r3, #64	@ 0x40
 800d50a:	e7bf      	b.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d50c:	4b09      	ldr	r3, [pc, #36]	@ (800d534 <ai_array_to_buffer_fmt+0xdc>)
 800d50e:	4003      	ands	r3, r0
 800d510:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d514:	e7ba      	b.n	800d48c <ai_array_to_buffer_fmt+0x34>
 800d516:	bf00      	nop
 800d518:	00821040 	.word	0x00821040
 800d51c:	00040840 	.word	0x00040840
 800d520:	00041040 	.word	0x00041040
 800d524:	0004084f 	.word	0x0004084f
 800d528:	00040447 	.word	0x00040447
 800d52c:	00840447 	.word	0x00840447
 800d530:	0084084f 	.word	0x0084084f
 800d534:	00803fff 	.word	0x00803fff

0800d538 <ai_array_get_data_byte_size>:
 800d538:	b161      	cbz	r1, 800d554 <ai_array_get_data_byte_size+0x1c>
 800d53a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800d53e:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800d542:	fb01 f003 	mul.w	r0, r1, r3
 800d546:	3007      	adds	r0, #7
 800d548:	f020 0007 	bic.w	r0, r0, #7
 800d54c:	40d0      	lsrs	r0, r2
 800d54e:	3007      	adds	r0, #7
 800d550:	08c0      	lsrs	r0, r0, #3
 800d552:	4770      	bx	lr
 800d554:	4608      	mov	r0, r1
 800d556:	4770      	bx	lr

0800d558 <ai_version_get>:
 800d558:	0212      	lsls	r2, r2, #8
 800d55a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800d55e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800d562:	4770      	bx	lr

0800d564 <get_tensor_byte_size>:
 800d564:	b430      	push	{r4, r5}
 800d566:	6985      	ldr	r5, [r0, #24]
 800d568:	68c4      	ldr	r4, [r0, #12]
 800d56a:	6941      	ldr	r1, [r0, #20]
 800d56c:	4b06      	ldr	r3, [pc, #24]	@ (800d588 <get_tensor_byte_size+0x24>)
 800d56e:	6828      	ldr	r0, [r5, #0]
 800d570:	4a06      	ldr	r2, [pc, #24]	@ (800d58c <get_tensor_byte_size+0x28>)
 800d572:	4003      	ands	r3, r0
 800d574:	68c9      	ldr	r1, [r1, #12]
 800d576:	68e0      	ldr	r0, [r4, #12]
 800d578:	4293      	cmp	r3, r2
 800d57a:	fb01 f000 	mul.w	r0, r1, r0
 800d57e:	d101      	bne.n	800d584 <get_tensor_byte_size+0x20>
 800d580:	3007      	adds	r0, #7
 800d582:	08c0      	lsrs	r0, r0, #3
 800d584:	bc30      	pop	{r4, r5}
 800d586:	4770      	bx	lr
 800d588:	017fffff 	.word	0x017fffff
 800d58c:	000400c0 	.word	0x000400c0

0800d590 <arm_fill_f32>:
 800d590:	b410      	push	{r4}
 800d592:	088c      	lsrs	r4, r1, #2
 800d594:	d010      	beq.n	800d5b8 <arm_fill_f32+0x28>
 800d596:	f100 0310 	add.w	r3, r0, #16
 800d59a:	4622      	mov	r2, r4
 800d59c:	3a01      	subs	r2, #1
 800d59e:	ed03 0a04 	vstr	s0, [r3, #-16]
 800d5a2:	ed03 0a03 	vstr	s0, [r3, #-12]
 800d5a6:	f103 0310 	add.w	r3, r3, #16
 800d5aa:	ed03 0a06 	vstr	s0, [r3, #-24]	@ 0xffffffe8
 800d5ae:	ed03 0a05 	vstr	s0, [r3, #-20]	@ 0xffffffec
 800d5b2:	d1f3      	bne.n	800d59c <arm_fill_f32+0xc>
 800d5b4:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800d5b8:	f011 0103 	ands.w	r1, r1, #3
 800d5bc:	d009      	beq.n	800d5d2 <arm_fill_f32+0x42>
 800d5be:	3901      	subs	r1, #1
 800d5c0:	ed80 0a00 	vstr	s0, [r0]
 800d5c4:	d005      	beq.n	800d5d2 <arm_fill_f32+0x42>
 800d5c6:	2901      	cmp	r1, #1
 800d5c8:	ed80 0a01 	vstr	s0, [r0, #4]
 800d5cc:	bf18      	it	ne
 800d5ce:	ed80 0a02 	vstrne	s0, [r0, #8]
 800d5d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5d6:	4770      	bx	lr

0800d5d8 <arm_copy_f32>:
 800d5d8:	b4f0      	push	{r4, r5, r6, r7}
 800d5da:	0897      	lsrs	r7, r2, #2
 800d5dc:	d01d      	beq.n	800d61a <arm_copy_f32+0x42>
 800d5de:	f100 0410 	add.w	r4, r0, #16
 800d5e2:	f101 0310 	add.w	r3, r1, #16
 800d5e6:	463d      	mov	r5, r7
 800d5e8:	f854 6c10 	ldr.w	r6, [r4, #-16]
 800d5ec:	3d01      	subs	r5, #1
 800d5ee:	f104 0410 	add.w	r4, r4, #16
 800d5f2:	f103 0310 	add.w	r3, r3, #16
 800d5f6:	f843 6c20 	str.w	r6, [r3, #-32]
 800d5fa:	f854 6c1c 	ldr.w	r6, [r4, #-28]
 800d5fe:	f843 6c1c 	str.w	r6, [r3, #-28]
 800d602:	f854 6c18 	ldr.w	r6, [r4, #-24]
 800d606:	f843 6c18 	str.w	r6, [r3, #-24]
 800d60a:	f854 6c14 	ldr.w	r6, [r4, #-20]
 800d60e:	f843 6c14 	str.w	r6, [r3, #-20]
 800d612:	d1e9      	bne.n	800d5e8 <arm_copy_f32+0x10>
 800d614:	013f      	lsls	r7, r7, #4
 800d616:	4438      	add	r0, r7
 800d618:	4439      	add	r1, r7
 800d61a:	f012 0203 	ands.w	r2, r2, #3
 800d61e:	d009      	beq.n	800d634 <arm_copy_f32+0x5c>
 800d620:	6803      	ldr	r3, [r0, #0]
 800d622:	3a01      	subs	r2, #1
 800d624:	600b      	str	r3, [r1, #0]
 800d626:	d005      	beq.n	800d634 <arm_copy_f32+0x5c>
 800d628:	6843      	ldr	r3, [r0, #4]
 800d62a:	2a01      	cmp	r2, #1
 800d62c:	604b      	str	r3, [r1, #4]
 800d62e:	d001      	beq.n	800d634 <arm_copy_f32+0x5c>
 800d630:	6883      	ldr	r3, [r0, #8]
 800d632:	608b      	str	r3, [r1, #8]
 800d634:	bcf0      	pop	{r4, r5, r6, r7}
 800d636:	4770      	bx	lr

0800d638 <stage_rfft_f32>:
 800d638:	b470      	push	{r4, r5, r6}
 800d63a:	edd1 7a00 	vldr	s15, [r1]
 800d63e:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800d642:	ed91 7a01 	vldr	s14, [r1, #4]
 800d646:	f101 0510 	add.w	r5, r1, #16
 800d64a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800d64e:	8806      	ldrh	r6, [r0, #0]
 800d650:	ee37 7a07 	vadd.f32	s14, s14, s14
 800d654:	6943      	ldr	r3, [r0, #20]
 800d656:	1e70      	subs	r0, r6, #1
 800d658:	eeb0 4a46 	vmov.f32	s8, s12
 800d65c:	f102 0410 	add.w	r4, r2, #16
 800d660:	3310      	adds	r3, #16
 800d662:	ee77 6a87 	vadd.f32	s13, s15, s14
 800d666:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800d66a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d66e:	3908      	subs	r1, #8
 800d670:	ee26 7a86 	vmul.f32	s14, s13, s12
 800d674:	ee67 7a86 	vmul.f32	s15, s15, s12
 800d678:	ed82 7a00 	vstr	s14, [r2]
 800d67c:	edc2 7a01 	vstr	s15, [r2, #4]
 800d680:	ed15 6a02 	vldr	s12, [r5, #-8]
 800d684:	3801      	subs	r0, #1
 800d686:	ed91 7a02 	vldr	s14, [r1, #8]
 800d68a:	f105 0508 	add.w	r5, r5, #8
 800d68e:	ed53 6a02 	vldr	s13, [r3, #-8]
 800d692:	f1a1 0108 	sub.w	r1, r1, #8
 800d696:	ee77 5a46 	vsub.f32	s11, s14, s12
 800d69a:	edd1 4a05 	vldr	s9, [r1, #20]
 800d69e:	ed55 7a03 	vldr	s15, [r5, #-12]
 800d6a2:	ee37 7a06 	vadd.f32	s14, s14, s12
 800d6a6:	ed13 6a01 	vldr	s12, [r3, #-4]
 800d6aa:	f104 0408 	add.w	r4, r4, #8
 800d6ae:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800d6b2:	f103 0308 	add.w	r3, r3, #8
 800d6b6:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800d6ba:	ee66 5a25 	vmul.f32	s11, s12, s11
 800d6be:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800d6c2:	ee37 7a23 	vadd.f32	s14, s14, s7
 800d6c6:	ee66 6a85 	vmul.f32	s13, s13, s10
 800d6ca:	ee26 6a05 	vmul.f32	s12, s12, s10
 800d6ce:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800d6d2:	ee37 7a06 	vadd.f32	s14, s14, s12
 800d6d6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d6da:	ee27 7a04 	vmul.f32	s14, s14, s8
 800d6de:	ee67 7a84 	vmul.f32	s15, s15, s8
 800d6e2:	ed04 7a04 	vstr	s14, [r4, #-16]
 800d6e6:	ed44 7a03 	vstr	s15, [r4, #-12]
 800d6ea:	d1c9      	bne.n	800d680 <stage_rfft_f32+0x48>
 800d6ec:	bc70      	pop	{r4, r5, r6}
 800d6ee:	4770      	bx	lr

0800d6f0 <merge_rfft_f32>:
 800d6f0:	b410      	push	{r4}
 800d6f2:	edd1 7a00 	vldr	s15, [r1]
 800d6f6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800d6fa:	edd1 6a01 	vldr	s13, [r1, #4]
 800d6fe:	8804      	ldrh	r4, [r0, #0]
 800d700:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d704:	6940      	ldr	r0, [r0, #20]
 800d706:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d70a:	3c01      	subs	r4, #1
 800d70c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800d710:	ee67 7a84 	vmul.f32	s15, s15, s8
 800d714:	ed82 7a00 	vstr	s14, [r2]
 800d718:	edc2 7a01 	vstr	s15, [r2, #4]
 800d71c:	b3dc      	cbz	r4, 800d796 <merge_rfft_f32+0xa6>
 800d71e:	00e3      	lsls	r3, r4, #3
 800d720:	3010      	adds	r0, #16
 800d722:	3210      	adds	r2, #16
 800d724:	3b08      	subs	r3, #8
 800d726:	440b      	add	r3, r1
 800d728:	3110      	adds	r1, #16
 800d72a:	ed11 6a02 	vldr	s12, [r1, #-8]
 800d72e:	3c01      	subs	r4, #1
 800d730:	ed93 7a02 	vldr	s14, [r3, #8]
 800d734:	f101 0108 	add.w	r1, r1, #8
 800d738:	ed50 6a02 	vldr	s13, [r0, #-8]
 800d73c:	f1a3 0308 	sub.w	r3, r3, #8
 800d740:	ee76 5a47 	vsub.f32	s11, s12, s14
 800d744:	edd3 4a05 	vldr	s9, [r3, #20]
 800d748:	ed51 7a03 	vldr	s15, [r1, #-12]
 800d74c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800d750:	ed10 6a01 	vldr	s12, [r0, #-4]
 800d754:	f102 0208 	add.w	r2, r2, #8
 800d758:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800d75c:	f100 0008 	add.w	r0, r0, #8
 800d760:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800d764:	ee66 5a25 	vmul.f32	s11, s12, s11
 800d768:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800d76c:	ee37 7a63 	vsub.f32	s14, s14, s7
 800d770:	ee66 6a85 	vmul.f32	s13, s13, s10
 800d774:	ee26 6a05 	vmul.f32	s12, s12, s10
 800d778:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800d77c:	ee37 7a46 	vsub.f32	s14, s14, s12
 800d780:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d784:	ee27 7a04 	vmul.f32	s14, s14, s8
 800d788:	ee67 7a84 	vmul.f32	s15, s15, s8
 800d78c:	ed02 7a04 	vstr	s14, [r2, #-16]
 800d790:	ed42 7a03 	vstr	s15, [r2, #-12]
 800d794:	d1c9      	bne.n	800d72a <merge_rfft_f32+0x3a>
 800d796:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d79a:	4770      	bx	lr

0800d79c <arm_rfft_fast_f32>:
 800d79c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7a0:	8a05      	ldrh	r5, [r0, #16]
 800d7a2:	4604      	mov	r4, r0
 800d7a4:	4617      	mov	r7, r2
 800d7a6:	461e      	mov	r6, r3
 800d7a8:	086d      	lsrs	r5, r5, #1
 800d7aa:	8005      	strh	r5, [r0, #0]
 800d7ac:	b14b      	cbz	r3, 800d7c2 <arm_rfft_fast_f32+0x26>
 800d7ae:	f7ff ff9f 	bl	800d6f0 <merge_rfft_f32>
 800d7b2:	4632      	mov	r2, r6
 800d7b4:	4639      	mov	r1, r7
 800d7b6:	4620      	mov	r0, r4
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7be:	f000 bb35 	b.w	800de2c <arm_cfft_f32>
 800d7c2:	4688      	mov	r8, r1
 800d7c4:	461a      	mov	r2, r3
 800d7c6:	2301      	movs	r3, #1
 800d7c8:	f000 fb30 	bl	800de2c <arm_cfft_f32>
 800d7cc:	463a      	mov	r2, r7
 800d7ce:	4641      	mov	r1, r8
 800d7d0:	4620      	mov	r0, r4
 800d7d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7d6:	f7ff bf2f 	b.w	800d638 <stage_rfft_f32>
 800d7da:	bf00      	nop

0800d7dc <arm_cfft_radix8by2_f32>:
 800d7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7e0:	4607      	mov	r7, r0
 800d7e2:	4608      	mov	r0, r1
 800d7e4:	ed2d 8b06 	vpush	{d8-d10}
 800d7e8:	f8b7 c000 	ldrh.w	ip, [r7]
 800d7ec:	687a      	ldr	r2, [r7, #4]
 800d7ee:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800d7f2:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800d7f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800d7fa:	f000 80ac 	beq.w	800d956 <arm_cfft_radix8by2_f32+0x17a>
 800d7fe:	008c      	lsls	r4, r1, #2
 800d800:	f100 0310 	add.w	r3, r0, #16
 800d804:	3210      	adds	r2, #16
 800d806:	f108 0610 	add.w	r6, r8, #16
 800d80a:	3410      	adds	r4, #16
 800d80c:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800d810:	1905      	adds	r5, r0, r4
 800d812:	4444      	add	r4, r8
 800d814:	ed16 7a04 	vldr	s14, [r6, #-16]
 800d818:	3310      	adds	r3, #16
 800d81a:	ed53 4a08 	vldr	s9, [r3, #-32]	@ 0xffffffe0
 800d81e:	3510      	adds	r5, #16
 800d820:	ed56 0a03 	vldr	s1, [r6, #-12]
 800d824:	3210      	adds	r2, #16
 800d826:	ee74 9a87 	vadd.f32	s19, s9, s14
 800d82a:	ed56 7a02 	vldr	s15, [r6, #-8]
 800d82e:	ed56 2a01 	vldr	s5, [r6, #-4]
 800d832:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800d836:	ed54 5a04 	vldr	s11, [r4, #-16]
 800d83a:	3610      	adds	r6, #16
 800d83c:	ed14 5a03 	vldr	s10, [r4, #-12]
 800d840:	3410      	adds	r4, #16
 800d842:	ed14 3a06 	vldr	s6, [r4, #-24]	@ 0xffffffe8
 800d846:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 800d84a:	ed55 6a08 	vldr	s13, [r5, #-32]	@ 0xffffffe0
 800d84e:	ed55 3a06 	vldr	s7, [r5, #-24]	@ 0xffffffe8
 800d852:	ed15 4a05 	vldr	s8, [r5, #-20]	@ 0xffffffec
 800d856:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800d85a:	ed14 6a05 	vldr	s12, [r4, #-20]	@ 0xffffffec
 800d85e:	ee33 8a83 	vadd.f32	s16, s7, s6
 800d862:	ed13 7a07 	vldr	s14, [r3, #-28]	@ 0xffffffe4
 800d866:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800d86a:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800d86e:	ee34 0a06 	vadd.f32	s0, s8, s12
 800d872:	ed15 1a07 	vldr	s2, [r5, #-28]	@ 0xffffffe4
 800d876:	ee77 aa20 	vadd.f32	s21, s14, s1
 800d87a:	ed43 9a08 	vstr	s19, [r3, #-32]	@ 0xffffffe0
 800d87e:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800d882:	ee72 9a22 	vadd.f32	s19, s4, s5
 800d886:	ee71 8a05 	vadd.f32	s17, s2, s10
 800d88a:	ed43 aa07 	vstr	s21, [r3, #-28]	@ 0xffffffe4
 800d88e:	ee37 7a60 	vsub.f32	s14, s14, s1
 800d892:	ed03 aa06 	vstr	s20, [r3, #-24]	@ 0xffffffe8
 800d896:	ee35 5a41 	vsub.f32	s10, s10, s2
 800d89a:	ed43 9a05 	vstr	s19, [r3, #-20]	@ 0xffffffec
 800d89e:	ee36 6a44 	vsub.f32	s12, s12, s8
 800d8a2:	ed05 9a08 	vstr	s18, [r5, #-32]	@ 0xffffffe0
 800d8a6:	ed45 8a07 	vstr	s17, [r5, #-28]	@ 0xffffffe4
 800d8aa:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800d8ae:	ed05 8a06 	vstr	s16, [r5, #-24]	@ 0xffffffe8
 800d8b2:	ee72 7a62 	vsub.f32	s15, s4, s5
 800d8b6:	ed05 0a05 	vstr	s0, [r5, #-20]	@ 0xffffffec
 800d8ba:	ee73 2a63 	vsub.f32	s5, s6, s7
 800d8be:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 800d8c2:	4563      	cmp	r3, ip
 800d8c4:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 800d8c8:	ee24 3a84 	vmul.f32	s6, s9, s8
 800d8cc:	ee27 2a26 	vmul.f32	s4, s14, s13
 800d8d0:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800d8d4:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800d8d8:	ee27 7a04 	vmul.f32	s14, s14, s8
 800d8dc:	ee65 5a84 	vmul.f32	s11, s11, s8
 800d8e0:	ee65 6a26 	vmul.f32	s13, s10, s13
 800d8e4:	ee25 5a04 	vmul.f32	s10, s10, s8
 800d8e8:	ee37 7a64 	vsub.f32	s14, s14, s9
 800d8ec:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800d8f0:	ee33 4a02 	vadd.f32	s8, s6, s4
 800d8f4:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800d8f8:	ed06 7a07 	vstr	s14, [r6, #-28]	@ 0xffffffe4
 800d8fc:	ed06 4a08 	vstr	s8, [r6, #-32]	@ 0xffffffe0
 800d900:	ed04 5a08 	vstr	s10, [r4, #-32]	@ 0xffffffe0
 800d904:	ed44 6a07 	vstr	s13, [r4, #-28]	@ 0xffffffe4
 800d908:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 800d90c:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 800d910:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800d914:	ee27 4a87 	vmul.f32	s8, s15, s14
 800d918:	ee61 5a87 	vmul.f32	s11, s3, s14
 800d91c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d920:	ee22 5a87 	vmul.f32	s10, s5, s14
 800d924:	ee26 7a07 	vmul.f32	s14, s12, s14
 800d928:	ee26 6a26 	vmul.f32	s12, s12, s13
 800d92c:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800d930:	ee74 4a84 	vadd.f32	s9, s9, s8
 800d934:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800d938:	ee35 6a46 	vsub.f32	s12, s10, s12
 800d93c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d940:	ed46 4a06 	vstr	s9, [r6, #-24]	@ 0xffffffe8
 800d944:	ed46 7a05 	vstr	s15, [r6, #-20]	@ 0xffffffec
 800d948:	ed04 6a06 	vstr	s12, [r4, #-24]	@ 0xffffffe8
 800d94c:	ed04 7a05 	vstr	s14, [r4, #-20]	@ 0xffffffec
 800d950:	f47f af60 	bne.w	800d814 <arm_cfft_radix8by2_f32+0x38>
 800d954:	687a      	ldr	r2, [r7, #4]
 800d956:	b28c      	uxth	r4, r1
 800d958:	2302      	movs	r3, #2
 800d95a:	4621      	mov	r1, r4
 800d95c:	f000 fbce 	bl	800e0fc <arm_radix8_butterfly_f32>
 800d960:	4621      	mov	r1, r4
 800d962:	687a      	ldr	r2, [r7, #4]
 800d964:	4640      	mov	r0, r8
 800d966:	2302      	movs	r3, #2
 800d968:	ecbd 8b06 	vpop	{d8-d10}
 800d96c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d970:	f000 bbc4 	b.w	800e0fc <arm_radix8_butterfly_f32>

0800d974 <arm_cfft_radix8by4_f32>:
 800d974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d978:	ed2d 8b04 	vpush	{d8-d9}
 800d97c:	8804      	ldrh	r4, [r0, #0]
 800d97e:	b08d      	sub	sp, #52	@ 0x34
 800d980:	6842      	ldr	r2, [r0, #4]
 800d982:	460d      	mov	r5, r1
 800d984:	0864      	lsrs	r4, r4, #1
 800d986:	edd1 7a00 	vldr	s15, [r1]
 800d98a:	edd1 5a01 	vldr	s11, [r1, #4]
 800d98e:	00a3      	lsls	r3, r4, #2
 800d990:	18ce      	adds	r6, r1, r3
 800d992:	18f7      	adds	r7, r6, r3
 800d994:	ed96 7a00 	vldr	s14, [r6]
 800d998:	ed96 4a01 	vldr	s8, [r6, #4]
 800d99c:	ed97 6a00 	vldr	s12, [r7]
 800d9a0:	edd7 4a01 	vldr	s9, [r7, #4]
 800d9a4:	ee77 6a86 	vadd.f32	s13, s15, s12
 800d9a8:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d9ac:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800d9b0:	ee77 2a26 	vadd.f32	s5, s14, s13
 800d9b4:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800d9b8:	ee74 3a27 	vadd.f32	s7, s8, s15
 800d9bc:	ee76 4a44 	vsub.f32	s9, s12, s8
 800d9c0:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800d9c4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800d9c8:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800d9cc:	ee37 7a25 	vadd.f32	s14, s14, s11
 800d9d0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800d9d4:	0860      	lsrs	r0, r4, #1
 800d9d6:	f102 0408 	add.w	r4, r2, #8
 800d9da:	9405      	str	r4, [sp, #20]
 800d9dc:	f102 0410 	add.w	r4, r2, #16
 800d9e0:	9009      	str	r0, [sp, #36]	@ 0x24
 800d9e2:	f1a0 0902 	sub.w	r9, r0, #2
 800d9e6:	9403      	str	r4, [sp, #12]
 800d9e8:	18fc      	adds	r4, r7, r3
 800d9ea:	f102 0018 	add.w	r0, r2, #24
 800d9ee:	ed94 5a00 	vldr	s10, [r4]
 800d9f2:	ed94 3a01 	vldr	s6, [r4, #4]
 800d9f6:	ee72 2a85 	vadd.f32	s5, s5, s10
 800d9fa:	9004      	str	r0, [sp, #16]
 800d9fc:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800da00:	4620      	mov	r0, r4
 800da02:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800da06:	9408      	str	r4, [sp, #32]
 800da08:	ee12 ca90 	vmov	ip, s5
 800da0c:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800da10:	ee77 7a83 	vadd.f32	s15, s15, s6
 800da14:	f845 cb08 	str.w	ip, [r5], #8
 800da18:	ee13 ca90 	vmov	ip, s7
 800da1c:	ed96 2a01 	vldr	s4, [r6, #4]
 800da20:	ee74 4a05 	vadd.f32	s9, s8, s10
 800da24:	edd4 2a01 	vldr	s5, [r4, #4]
 800da28:	ee37 7a45 	vsub.f32	s14, s14, s10
 800da2c:	ee36 6a02 	vadd.f32	s12, s12, s4
 800da30:	9500      	str	r5, [sp, #0]
 800da32:	460d      	mov	r5, r1
 800da34:	ee36 6a22 	vadd.f32	s12, s12, s5
 800da38:	ed81 6a01 	vstr	s12, [r1, #4]
 800da3c:	4631      	mov	r1, r6
 800da3e:	f841 cb08 	str.w	ip, [r1], #8
 800da42:	ee16 ca90 	vmov	ip, s13
 800da46:	9106      	str	r1, [sp, #24]
 800da48:	4639      	mov	r1, r7
 800da4a:	edc6 4a01 	vstr	s9, [r6, #4]
 800da4e:	f841 cb08 	str.w	ip, [r1], #8
 800da52:	9102      	str	r1, [sp, #8]
 800da54:	ee17 1a90 	vmov	r1, s15
 800da58:	edc7 5a01 	vstr	s11, [r7, #4]
 800da5c:	f840 1b08 	str.w	r1, [r0], #8
 800da60:	ea5f 0159 	movs.w	r1, r9, lsr #1
 800da64:	9001      	str	r0, [sp, #4]
 800da66:	ed84 7a01 	vstr	s14, [r4, #4]
 800da6a:	9107      	str	r1, [sp, #28]
 800da6c:	f000 8135 	beq.w	800dcda <arm_cfft_radix8by4_f32+0x366>
 800da70:	3b0c      	subs	r3, #12
 800da72:	f102 0920 	add.w	r9, r2, #32
 800da76:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 800da7a:	4622      	mov	r2, r4
 800da7c:	468b      	mov	fp, r1
 800da7e:	f105 0e10 	add.w	lr, r5, #16
 800da82:	4423      	add	r3, r4
 800da84:	f1a6 0c0c 	sub.w	ip, r6, #12
 800da88:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800da8c:	f106 0010 	add.w	r0, r6, #16
 800da90:	f1a7 010c 	sub.w	r1, r7, #12
 800da94:	f107 0510 	add.w	r5, r7, #16
 800da98:	3c0c      	subs	r4, #12
 800da9a:	3210      	adds	r2, #16
 800da9c:	ed15 7a02 	vldr	s14, [r5, #-8]
 800daa0:	f1bb 0b01 	subs.w	fp, fp, #1
 800daa4:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800daa8:	f1ac 0c08 	sub.w	ip, ip, #8
 800daac:	ed50 6a02 	vldr	s13, [r0, #-8]
 800dab0:	f10e 0e08 	add.w	lr, lr, #8
 800dab4:	ee77 1a87 	vadd.f32	s3, s15, s14
 800dab8:	ed52 4a02 	vldr	s9, [r2, #-8]
 800dabc:	ed55 5a01 	vldr	s11, [r5, #-4]
 800dac0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dac4:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800dac8:	f10a 0a08 	add.w	sl, sl, #8
 800dacc:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800dad0:	ed10 3a01 	vldr	s6, [r0, #-4]
 800dad4:	ee37 4a25 	vadd.f32	s8, s14, s11
 800dad8:	ed52 3a01 	vldr	s7, [r2, #-4]
 800dadc:	ee37 7a65 	vsub.f32	s14, s14, s11
 800dae0:	f100 0008 	add.w	r0, r0, #8
 800dae4:	ee36 6a24 	vadd.f32	s12, s12, s9
 800dae8:	f1a1 0108 	sub.w	r1, r1, #8
 800daec:	ee73 2a27 	vadd.f32	s5, s6, s15
 800daf0:	f109 0910 	add.w	r9, r9, #16
 800daf4:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800daf8:	f105 0508 	add.w	r5, r5, #8
 800dafc:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800db00:	ee37 5a66 	vsub.f32	s10, s14, s13
 800db04:	ed50 5a03 	vldr	s11, [r0, #-12]
 800db08:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800db0c:	ed12 6a01 	vldr	s12, [r2, #-4]
 800db10:	ee36 7a87 	vadd.f32	s14, s13, s14
 800db14:	ee74 5a25 	vadd.f32	s11, s8, s11
 800db18:	f1a4 0408 	sub.w	r4, r4, #8
 800db1c:	ee34 4a43 	vsub.f32	s8, s8, s6
 800db20:	f108 0818 	add.w	r8, r8, #24
 800db24:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800db28:	f102 0208 	add.w	r2, r2, #8
 800db2c:	ee75 5a86 	vadd.f32	s11, s11, s12
 800db30:	f1a3 0308 	sub.w	r3, r3, #8
 800db34:	ee34 6a63 	vsub.f32	s12, s8, s7
 800db38:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800db3c:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800db40:	ee35 5a24 	vadd.f32	s10, s10, s9
 800db44:	ed94 4a04 	vldr	s8, [r4, #16]
 800db48:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800db4c:	ed9c 3a04 	vldr	s6, [ip, #16]
 800db50:	ee37 7a64 	vsub.f32	s14, s14, s9
 800db54:	edd1 7a04 	vldr	s15, [r1, #16]
 800db58:	ee73 6a04 	vadd.f32	s13, s6, s8
 800db5c:	ed93 8a04 	vldr	s16, [r3, #16]
 800db60:	edd4 5a03 	vldr	s11, [r4, #12]
 800db64:	ee33 3a44 	vsub.f32	s6, s6, s8
 800db68:	ed9c 2a03 	vldr	s4, [ip, #12]
 800db6c:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800db70:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800db74:	ed91 1a03 	vldr	s2, [r1, #12]
 800db78:	ee32 4a25 	vadd.f32	s8, s4, s11
 800db7c:	edd3 2a03 	vldr	s5, [r3, #12]
 800db80:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800db84:	ee70 0a88 	vadd.f32	s1, s1, s16
 800db88:	ee73 4a41 	vsub.f32	s9, s6, s2
 800db8c:	ee32 2a65 	vsub.f32	s4, s4, s11
 800db90:	edcc 0a04 	vstr	s1, [ip, #16]
 800db94:	ee74 0a41 	vsub.f32	s1, s8, s2
 800db98:	edd1 6a03 	vldr	s13, [r1, #12]
 800db9c:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800dba0:	ed93 9a03 	vldr	s18, [r3, #12]
 800dba4:	ee78 5a82 	vadd.f32	s11, s17, s4
 800dba8:	ee34 4a26 	vadd.f32	s8, s8, s13
 800dbac:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800dbb0:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800dbb4:	ee34 4a09 	vadd.f32	s8, s8, s18
 800dbb8:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800dbbc:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800dbc0:	ed8c 4a03 	vstr	s8, [ip, #12]
 800dbc4:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800dbc8:	ed1a 1a03 	vldr	s2, [sl, #-12]
 800dbcc:	ed1a 4a04 	vldr	s8, [sl, #-16]
 800dbd0:	ee60 2a01 	vmul.f32	s5, s0, s2
 800dbd4:	ee64 6a81 	vmul.f32	s13, s9, s2
 800dbd8:	ee20 8a04 	vmul.f32	s16, s0, s8
 800dbdc:	ee64 4a84 	vmul.f32	s9, s9, s8
 800dbe0:	ee25 0a01 	vmul.f32	s0, s10, s2
 800dbe4:	ee25 5a04 	vmul.f32	s10, s10, s8
 800dbe8:	ee25 4a84 	vmul.f32	s8, s11, s8
 800dbec:	ee65 5a81 	vmul.f32	s11, s11, s2
 800dbf0:	ee35 5a62 	vsub.f32	s10, s10, s5
 800dbf4:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800dbf8:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800dbfc:	ee38 1a00 	vadd.f32	s2, s16, s0
 800dc00:	ed00 5a03 	vstr	s10, [r0, #-12]
 800dc04:	ed00 1a04 	vstr	s2, [r0, #-16]
 800dc08:	ed81 4a04 	vstr	s8, [r1, #16]
 800dc0c:	edc1 5a03 	vstr	s11, [r1, #12]
 800dc10:	ed19 5a08 	vldr	s10, [r9, #-32]	@ 0xffffffe0
 800dc14:	ed59 5a07 	vldr	s11, [r9, #-28]	@ 0xffffffe4
 800dc18:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800dc1c:	ee66 2a25 	vmul.f32	s5, s12, s11
 800dc20:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800dc24:	ee21 4a85 	vmul.f32	s8, s3, s10
 800dc28:	ee60 7a85 	vmul.f32	s15, s1, s10
 800dc2c:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800dc30:	ee26 6a05 	vmul.f32	s12, s12, s10
 800dc34:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800dc38:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800dc3c:	ee34 5a22 	vadd.f32	s10, s8, s5
 800dc40:	ee36 6a61 	vsub.f32	s12, s12, s3
 800dc44:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800dc48:	ed05 5a04 	vstr	s10, [r5, #-16]
 800dc4c:	ed05 6a03 	vstr	s12, [r5, #-12]
 800dc50:	edc4 5a04 	vstr	s11, [r4, #16]
 800dc54:	edc4 6a03 	vstr	s13, [r4, #12]
 800dc58:	ed58 2a0c 	vldr	s5, [r8, #-48]	@ 0xffffffd0
 800dc5c:	ed58 7a0b 	vldr	s15, [r8, #-44]	@ 0xffffffd4
 800dc60:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800dc64:	ee67 5a27 	vmul.f32	s11, s14, s15
 800dc68:	ee63 6a27 	vmul.f32	s13, s6, s15
 800dc6c:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800dc70:	ee27 7a22 	vmul.f32	s14, s14, s5
 800dc74:	ee62 7a27 	vmul.f32	s15, s4, s15
 800dc78:	ee23 3a22 	vmul.f32	s6, s6, s5
 800dc7c:	ee22 2a22 	vmul.f32	s4, s4, s5
 800dc80:	ee36 6a25 	vadd.f32	s12, s12, s11
 800dc84:	ee37 7a63 	vsub.f32	s14, s14, s7
 800dc88:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800dc8c:	ee77 7a83 	vadd.f32	s15, s15, s6
 800dc90:	ed02 6a04 	vstr	s12, [r2, #-16]
 800dc94:	ed02 7a03 	vstr	s14, [r2, #-12]
 800dc98:	ed83 2a04 	vstr	s4, [r3, #16]
 800dc9c:	edc3 7a03 	vstr	s15, [r3, #12]
 800dca0:	f47f aefc 	bne.w	800da9c <arm_cfft_radix8by4_f32+0x128>
 800dca4:	9907      	ldr	r1, [sp, #28]
 800dca6:	9803      	ldr	r0, [sp, #12]
 800dca8:	00cb      	lsls	r3, r1, #3
 800dcaa:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800dcae:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800dcb2:	9103      	str	r1, [sp, #12]
 800dcb4:	9900      	ldr	r1, [sp, #0]
 800dcb6:	4419      	add	r1, r3
 800dcb8:	9100      	str	r1, [sp, #0]
 800dcba:	9905      	ldr	r1, [sp, #20]
 800dcbc:	4419      	add	r1, r3
 800dcbe:	9105      	str	r1, [sp, #20]
 800dcc0:	9906      	ldr	r1, [sp, #24]
 800dcc2:	4419      	add	r1, r3
 800dcc4:	9106      	str	r1, [sp, #24]
 800dcc6:	9902      	ldr	r1, [sp, #8]
 800dcc8:	4419      	add	r1, r3
 800dcca:	9102      	str	r1, [sp, #8]
 800dccc:	9901      	ldr	r1, [sp, #4]
 800dcce:	4419      	add	r1, r3
 800dcd0:	9b04      	ldr	r3, [sp, #16]
 800dcd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dcd6:	9101      	str	r1, [sp, #4]
 800dcd8:	9304      	str	r3, [sp, #16]
 800dcda:	9b00      	ldr	r3, [sp, #0]
 800dcdc:	9902      	ldr	r1, [sp, #8]
 800dcde:	ed93 7a00 	vldr	s14, [r3]
 800dce2:	edd1 7a00 	vldr	s15, [r1]
 800dce6:	9a06      	ldr	r2, [sp, #24]
 800dce8:	ee37 6a27 	vadd.f32	s12, s14, s15
 800dcec:	9d01      	ldr	r5, [sp, #4]
 800dcee:	edd2 6a00 	vldr	s13, [r2]
 800dcf2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dcf6:	9b02      	ldr	r3, [sp, #8]
 800dcf8:	ee76 3a86 	vadd.f32	s7, s13, s12
 800dcfc:	ed95 3a00 	vldr	s6, [r5]
 800dd00:	ed93 5a01 	vldr	s10, [r3, #4]
 800dd04:	ee36 6a66 	vsub.f32	s12, s12, s13
 800dd08:	9b00      	ldr	r3, [sp, #0]
 800dd0a:	ee73 3a83 	vadd.f32	s7, s7, s6
 800dd0e:	edd5 2a01 	vldr	s5, [r5, #4]
 800dd12:	ed93 4a01 	vldr	s8, [r3, #4]
 800dd16:	ee36 6a43 	vsub.f32	s12, s12, s6
 800dd1a:	9b00      	ldr	r3, [sp, #0]
 800dd1c:	ee74 5a05 	vadd.f32	s11, s8, s10
 800dd20:	edd2 7a01 	vldr	s15, [r2, #4]
 800dd24:	edc3 3a00 	vstr	s7, [r3]
 800dd28:	ee34 4a45 	vsub.f32	s8, s8, s10
 800dd2c:	edd2 3a01 	vldr	s7, [r2, #4]
 800dd30:	ee77 4a87 	vadd.f32	s9, s15, s14
 800dd34:	ed95 2a01 	vldr	s4, [r5, #4]
 800dd38:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800dd3c:	9d05      	ldr	r5, [sp, #20]
 800dd3e:	ee34 5a66 	vsub.f32	s10, s8, s13
 800dd42:	9b00      	ldr	r3, [sp, #0]
 800dd44:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800dd48:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800dd4c:	ee73 3a82 	vadd.f32	s7, s7, s4
 800dd50:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800dd52:	ee35 5a03 	vadd.f32	s10, s10, s6
 800dd56:	4621      	mov	r1, r4
 800dd58:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800dd5c:	edc3 3a01 	vstr	s7, [r3, #4]
 800dd60:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dd64:	edd5 3a00 	vldr	s7, [r5]
 800dd68:	ee76 6a84 	vadd.f32	s13, s13, s8
 800dd6c:	ed95 7a01 	vldr	s14, [r5, #4]
 800dd70:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800dd74:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800dd78:	2304      	movs	r3, #4
 800dd7a:	ee64 4a87 	vmul.f32	s9, s9, s14
 800dd7e:	ee25 7a07 	vmul.f32	s14, s10, s14
 800dd82:	ee25 5a23 	vmul.f32	s10, s10, s7
 800dd86:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800dd8a:	ee34 7a07 	vadd.f32	s14, s8, s14
 800dd8e:	ee35 5a64 	vsub.f32	s10, s10, s9
 800dd92:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800dd96:	ed82 7a00 	vstr	s14, [r2]
 800dd9a:	ed82 5a01 	vstr	s10, [r2, #4]
 800dd9e:	9a03      	ldr	r2, [sp, #12]
 800dda0:	edd2 4a01 	vldr	s9, [r2, #4]
 800dda4:	ed92 7a00 	vldr	s14, [r2]
 800dda8:	9a02      	ldr	r2, [sp, #8]
 800ddaa:	ee26 5a07 	vmul.f32	s10, s12, s14
 800ddae:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ddb2:	ee25 7a87 	vmul.f32	s14, s11, s14
 800ddb6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800ddba:	ee37 6a46 	vsub.f32	s12, s14, s12
 800ddbe:	ee75 5a25 	vadd.f32	s11, s10, s11
 800ddc2:	edc2 5a00 	vstr	s11, [r2]
 800ddc6:	ed82 6a01 	vstr	s12, [r2, #4]
 800ddca:	9a04      	ldr	r2, [sp, #16]
 800ddcc:	9d01      	ldr	r5, [sp, #4]
 800ddce:	edd2 5a01 	vldr	s11, [r2, #4]
 800ddd2:	ed92 7a00 	vldr	s14, [r2]
 800ddd6:	ee27 6a87 	vmul.f32	s12, s15, s14
 800ddda:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ddde:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800dde2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800dde6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ddea:	ee76 6a26 	vadd.f32	s13, s12, s13
 800ddee:	edc5 7a01 	vstr	s15, [r5, #4]
 800ddf2:	edc5 6a00 	vstr	s13, [r5]
 800ddf6:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800ddf8:	686a      	ldr	r2, [r5, #4]
 800ddfa:	f000 f97f 	bl	800e0fc <arm_radix8_butterfly_f32>
 800ddfe:	4630      	mov	r0, r6
 800de00:	4621      	mov	r1, r4
 800de02:	686a      	ldr	r2, [r5, #4]
 800de04:	2304      	movs	r3, #4
 800de06:	f000 f979 	bl	800e0fc <arm_radix8_butterfly_f32>
 800de0a:	4638      	mov	r0, r7
 800de0c:	4621      	mov	r1, r4
 800de0e:	686a      	ldr	r2, [r5, #4]
 800de10:	2304      	movs	r3, #4
 800de12:	f000 f973 	bl	800e0fc <arm_radix8_butterfly_f32>
 800de16:	4621      	mov	r1, r4
 800de18:	686a      	ldr	r2, [r5, #4]
 800de1a:	2304      	movs	r3, #4
 800de1c:	9808      	ldr	r0, [sp, #32]
 800de1e:	b00d      	add	sp, #52	@ 0x34
 800de20:	ecbd 8b04 	vpop	{d8-d9}
 800de24:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de28:	f000 b968 	b.w	800e0fc <arm_radix8_butterfly_f32>

0800de2c <arm_cfft_f32>:
 800de2c:	2a01      	cmp	r2, #1
 800de2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de32:	4606      	mov	r6, r0
 800de34:	4617      	mov	r7, r2
 800de36:	460c      	mov	r4, r1
 800de38:	4698      	mov	r8, r3
 800de3a:	8805      	ldrh	r5, [r0, #0]
 800de3c:	d055      	beq.n	800deea <arm_cfft_f32+0xbe>
 800de3e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800de42:	d061      	beq.n	800df08 <arm_cfft_f32+0xdc>
 800de44:	d916      	bls.n	800de74 <arm_cfft_f32+0x48>
 800de46:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800de4a:	d01a      	beq.n	800de82 <arm_cfft_f32+0x56>
 800de4c:	d946      	bls.n	800dedc <arm_cfft_f32+0xb0>
 800de4e:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800de52:	d059      	beq.n	800df08 <arm_cfft_f32+0xdc>
 800de54:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800de58:	d105      	bne.n	800de66 <arm_cfft_f32+0x3a>
 800de5a:	2301      	movs	r3, #1
 800de5c:	6872      	ldr	r2, [r6, #4]
 800de5e:	4629      	mov	r1, r5
 800de60:	4620      	mov	r0, r4
 800de62:	f000 f94b 	bl	800e0fc <arm_radix8_butterfly_f32>
 800de66:	f1b8 0f00 	cmp.w	r8, #0
 800de6a:	d111      	bne.n	800de90 <arm_cfft_f32+0x64>
 800de6c:	2f01      	cmp	r7, #1
 800de6e:	d016      	beq.n	800de9e <arm_cfft_f32+0x72>
 800de70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de74:	2d20      	cmp	r5, #32
 800de76:	d047      	beq.n	800df08 <arm_cfft_f32+0xdc>
 800de78:	d934      	bls.n	800dee4 <arm_cfft_f32+0xb8>
 800de7a:	2d40      	cmp	r5, #64	@ 0x40
 800de7c:	d0ed      	beq.n	800de5a <arm_cfft_f32+0x2e>
 800de7e:	2d80      	cmp	r5, #128	@ 0x80
 800de80:	d1f1      	bne.n	800de66 <arm_cfft_f32+0x3a>
 800de82:	4621      	mov	r1, r4
 800de84:	4630      	mov	r0, r6
 800de86:	f7ff fca9 	bl	800d7dc <arm_cfft_radix8by2_f32>
 800de8a:	f1b8 0f00 	cmp.w	r8, #0
 800de8e:	d0ed      	beq.n	800de6c <arm_cfft_f32+0x40>
 800de90:	68b2      	ldr	r2, [r6, #8]
 800de92:	4620      	mov	r0, r4
 800de94:	89b1      	ldrh	r1, [r6, #12]
 800de96:	f000 f83f 	bl	800df18 <arm_bitreversal_32>
 800de9a:	2f01      	cmp	r7, #1
 800de9c:	d1e8      	bne.n	800de70 <arm_cfft_f32+0x44>
 800de9e:	ee07 5a90 	vmov	s15, r5
 800dea2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800deaa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800deae:	2d00      	cmp	r5, #0
 800deb0:	d0de      	beq.n	800de70 <arm_cfft_f32+0x44>
 800deb2:	f104 0108 	add.w	r1, r4, #8
 800deb6:	2300      	movs	r3, #0
 800deb8:	ed11 7a02 	vldr	s14, [r1, #-8]
 800debc:	3301      	adds	r3, #1
 800debe:	ed51 7a01 	vldr	s15, [r1, #-4]
 800dec2:	3108      	adds	r1, #8
 800dec4:	429d      	cmp	r5, r3
 800dec6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800deca:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800dece:	ed01 7a04 	vstr	s14, [r1, #-16]
 800ded2:	ed41 7a03 	vstr	s15, [r1, #-12]
 800ded6:	d1ef      	bne.n	800deb8 <arm_cfft_f32+0x8c>
 800ded8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dedc:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800dee0:	d0bb      	beq.n	800de5a <arm_cfft_f32+0x2e>
 800dee2:	e7c0      	b.n	800de66 <arm_cfft_f32+0x3a>
 800dee4:	2d10      	cmp	r5, #16
 800dee6:	d0cc      	beq.n	800de82 <arm_cfft_f32+0x56>
 800dee8:	e7bd      	b.n	800de66 <arm_cfft_f32+0x3a>
 800deea:	b195      	cbz	r5, 800df12 <arm_cfft_f32+0xe6>
 800deec:	f101 030c 	add.w	r3, r1, #12
 800def0:	2200      	movs	r2, #0
 800def2:	ed53 7a02 	vldr	s15, [r3, #-8]
 800def6:	3201      	adds	r2, #1
 800def8:	3308      	adds	r3, #8
 800defa:	eef1 7a67 	vneg.f32	s15, s15
 800defe:	4295      	cmp	r5, r2
 800df00:	ed43 7a04 	vstr	s15, [r3, #-16]
 800df04:	d1f5      	bne.n	800def2 <arm_cfft_f32+0xc6>
 800df06:	e79a      	b.n	800de3e <arm_cfft_f32+0x12>
 800df08:	4621      	mov	r1, r4
 800df0a:	4630      	mov	r0, r6
 800df0c:	f7ff fd32 	bl	800d974 <arm_cfft_radix8by4_f32>
 800df10:	e7a9      	b.n	800de66 <arm_cfft_f32+0x3a>
 800df12:	2b00      	cmp	r3, #0
 800df14:	d0ac      	beq.n	800de70 <arm_cfft_f32+0x44>
 800df16:	e7bb      	b.n	800de90 <arm_cfft_f32+0x64>

0800df18 <arm_bitreversal_32>:
 800df18:	b321      	cbz	r1, 800df64 <arm_bitreversal_32+0x4c>
 800df1a:	f102 0c02 	add.w	ip, r2, #2
 800df1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df22:	4690      	mov	r8, r2
 800df24:	2500      	movs	r5, #0
 800df26:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800df2a:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800df2e:	3502      	adds	r5, #2
 800df30:	08a4      	lsrs	r4, r4, #2
 800df32:	089b      	lsrs	r3, r3, #2
 800df34:	428d      	cmp	r5, r1
 800df36:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800df3a:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800df3e:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800df42:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800df46:	f107 0704 	add.w	r7, r7, #4
 800df4a:	f106 0604 	add.w	r6, r6, #4
 800df4e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800df52:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800df56:	59c4      	ldr	r4, [r0, r7]
 800df58:	5983      	ldr	r3, [r0, r6]
 800df5a:	51c3      	str	r3, [r0, r7]
 800df5c:	5184      	str	r4, [r0, r6]
 800df5e:	d3e2      	bcc.n	800df26 <arm_bitreversal_32+0xe>
 800df60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df64:	4770      	bx	lr
 800df66:	bf00      	nop

0800df68 <arm_cmplx_mag_squared_f32>:
 800df68:	b470      	push	{r4, r5, r6}
 800df6a:	0896      	lsrs	r6, r2, #2
 800df6c:	d03e      	beq.n	800dfec <arm_cmplx_mag_squared_f32+0x84>
 800df6e:	f100 0320 	add.w	r3, r0, #32
 800df72:	f101 0410 	add.w	r4, r1, #16
 800df76:	4635      	mov	r5, r6
 800df78:	ed53 7a08 	vldr	s15, [r3, #-32]	@ 0xffffffe0
 800df7c:	3d01      	subs	r5, #1
 800df7e:	ed13 7a07 	vldr	s14, [r3, #-28]	@ 0xffffffe4
 800df82:	f104 0410 	add.w	r4, r4, #16
 800df86:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800df8a:	f103 0320 	add.w	r3, r3, #32
 800df8e:	ee27 7a07 	vmul.f32	s14, s14, s14
 800df92:	ee77 7a87 	vadd.f32	s15, s15, s14
 800df96:	ed44 7a08 	vstr	s15, [r4, #-32]	@ 0xffffffe0
 800df9a:	ed53 7a0e 	vldr	s15, [r3, #-56]	@ 0xffffffc8
 800df9e:	ed13 7a0d 	vldr	s14, [r3, #-52]	@ 0xffffffcc
 800dfa2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800dfa6:	ee27 7a07 	vmul.f32	s14, s14, s14
 800dfaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dfae:	ed44 7a07 	vstr	s15, [r4, #-28]	@ 0xffffffe4
 800dfb2:	ed53 7a0c 	vldr	s15, [r3, #-48]	@ 0xffffffd0
 800dfb6:	ed13 7a0b 	vldr	s14, [r3, #-44]	@ 0xffffffd4
 800dfba:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800dfbe:	ee27 7a07 	vmul.f32	s14, s14, s14
 800dfc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dfc6:	ed44 7a06 	vstr	s15, [r4, #-24]	@ 0xffffffe8
 800dfca:	ed53 7a0a 	vldr	s15, [r3, #-40]	@ 0xffffffd8
 800dfce:	ed13 7a09 	vldr	s14, [r3, #-36]	@ 0xffffffdc
 800dfd2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800dfd6:	ee27 7a07 	vmul.f32	s14, s14, s14
 800dfda:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dfde:	ed44 7a05 	vstr	s15, [r4, #-20]	@ 0xffffffec
 800dfe2:	d1c9      	bne.n	800df78 <arm_cmplx_mag_squared_f32+0x10>
 800dfe4:	eb00 1046 	add.w	r0, r0, r6, lsl #5
 800dfe8:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 800dfec:	f012 0203 	ands.w	r2, r2, #3
 800dff0:	d027      	beq.n	800e042 <arm_cmplx_mag_squared_f32+0xda>
 800dff2:	ed90 7a00 	vldr	s14, [r0]
 800dff6:	3a01      	subs	r2, #1
 800dff8:	edd0 7a01 	vldr	s15, [r0, #4]
 800dffc:	ee27 7a07 	vmul.f32	s14, s14, s14
 800e000:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e004:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e008:	edc1 7a00 	vstr	s15, [r1]
 800e00c:	d019      	beq.n	800e042 <arm_cmplx_mag_squared_f32+0xda>
 800e00e:	edd0 7a02 	vldr	s15, [r0, #8]
 800e012:	2a01      	cmp	r2, #1
 800e014:	ed90 7a03 	vldr	s14, [r0, #12]
 800e018:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e01c:	ee27 7a07 	vmul.f32	s14, s14, s14
 800e020:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e024:	edc1 7a01 	vstr	s15, [r1, #4]
 800e028:	d00b      	beq.n	800e042 <arm_cmplx_mag_squared_f32+0xda>
 800e02a:	edd0 7a04 	vldr	s15, [r0, #16]
 800e02e:	ed90 7a05 	vldr	s14, [r0, #20]
 800e032:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e036:	ee27 7a07 	vmul.f32	s14, s14, s14
 800e03a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e03e:	edc1 7a02 	vstr	s15, [r1, #8]
 800e042:	bc70      	pop	{r4, r5, r6}
 800e044:	4770      	bx	lr
 800e046:	bf00      	nop

0800e048 <arm_mult_f32>:
 800e048:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800e04c:	b4f0      	push	{r4, r5, r6, r7}
 800e04e:	d033      	beq.n	800e0b8 <arm_mult_f32+0x70>
 800e050:	f100 0610 	add.w	r6, r0, #16
 800e054:	f101 0510 	add.w	r5, r1, #16
 800e058:	f102 0410 	add.w	r4, r2, #16
 800e05c:	4667      	mov	r7, ip
 800e05e:	ed15 7a04 	vldr	s14, [r5, #-16]
 800e062:	3f01      	subs	r7, #1
 800e064:	ed56 7a04 	vldr	s15, [r6, #-16]
 800e068:	f105 0510 	add.w	r5, r5, #16
 800e06c:	f106 0610 	add.w	r6, r6, #16
 800e070:	f104 0410 	add.w	r4, r4, #16
 800e074:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e078:	ed44 7a08 	vstr	s15, [r4, #-32]	@ 0xffffffe0
 800e07c:	ed15 7a07 	vldr	s14, [r5, #-28]	@ 0xffffffe4
 800e080:	ed56 7a07 	vldr	s15, [r6, #-28]	@ 0xffffffe4
 800e084:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e088:	ed44 7a07 	vstr	s15, [r4, #-28]	@ 0xffffffe4
 800e08c:	ed15 7a06 	vldr	s14, [r5, #-24]	@ 0xffffffe8
 800e090:	ed56 7a06 	vldr	s15, [r6, #-24]	@ 0xffffffe8
 800e094:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e098:	ed44 7a06 	vstr	s15, [r4, #-24]	@ 0xffffffe8
 800e09c:	ed56 7a05 	vldr	s15, [r6, #-20]	@ 0xffffffec
 800e0a0:	ed15 7a05 	vldr	s14, [r5, #-20]	@ 0xffffffec
 800e0a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e0a8:	ed44 7a05 	vstr	s15, [r4, #-20]	@ 0xffffffec
 800e0ac:	d1d7      	bne.n	800e05e <arm_mult_f32+0x16>
 800e0ae:	ea4f 140c 	mov.w	r4, ip, lsl #4
 800e0b2:	4420      	add	r0, r4
 800e0b4:	4421      	add	r1, r4
 800e0b6:	4422      	add	r2, r4
 800e0b8:	f013 0303 	ands.w	r3, r3, #3
 800e0bc:	d01b      	beq.n	800e0f6 <arm_mult_f32+0xae>
 800e0be:	edd1 7a00 	vldr	s15, [r1]
 800e0c2:	3b01      	subs	r3, #1
 800e0c4:	ed90 7a00 	vldr	s14, [r0]
 800e0c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e0cc:	edc2 7a00 	vstr	s15, [r2]
 800e0d0:	d011      	beq.n	800e0f6 <arm_mult_f32+0xae>
 800e0d2:	edd0 7a01 	vldr	s15, [r0, #4]
 800e0d6:	2b01      	cmp	r3, #1
 800e0d8:	ed91 7a01 	vldr	s14, [r1, #4]
 800e0dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e0e0:	edc2 7a01 	vstr	s15, [r2, #4]
 800e0e4:	d007      	beq.n	800e0f6 <arm_mult_f32+0xae>
 800e0e6:	edd0 7a02 	vldr	s15, [r0, #8]
 800e0ea:	ed91 7a02 	vldr	s14, [r1, #8]
 800e0ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e0f2:	edc2 7a02 	vstr	s15, [r2, #8]
 800e0f6:	bcf0      	pop	{r4, r5, r6, r7}
 800e0f8:	4770      	bx	lr
 800e0fa:	bf00      	nop

0800e0fc <arm_radix8_butterfly_f32>:
 800e0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e100:	ed2d 8b10 	vpush	{d8-d15}
 800e104:	b095      	sub	sp, #84	@ 0x54
 800e106:	468a      	mov	sl, r1
 800e108:	468b      	mov	fp, r1
 800e10a:	eddf 8abb 	vldr	s17, [pc, #748]	@ 800e3f8 <arm_radix8_butterfly_f32+0x2fc>
 800e10e:	9012      	str	r0, [sp, #72]	@ 0x48
 800e110:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 800e114:	4603      	mov	r3, r0
 800e116:	3304      	adds	r3, #4
 800e118:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e11a:	ea4f 02db 	mov.w	r2, fp, lsr #3
 800e11e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e120:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e124:	f8dd c04c 	ldr.w	ip, [sp, #76]	@ 0x4c
 800e128:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800e12c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e12e:	9303      	str	r3, [sp, #12]
 800e130:	0153      	lsls	r3, r2, #5
 800e132:	0114      	lsls	r4, r2, #4
 800e134:	eba9 0002 	sub.w	r0, r9, r2
 800e138:	18ce      	adds	r6, r1, r3
 800e13a:	9302      	str	r3, [sp, #8]
 800e13c:	0097      	lsls	r7, r2, #2
 800e13e:	4613      	mov	r3, r2
 800e140:	eb06 0509 	add.w	r5, r6, r9
 800e144:	9004      	str	r0, [sp, #16]
 800e146:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 800e14a:	1bd2      	subs	r2, r2, r7
 800e14c:	eb05 0109 	add.w	r1, r5, r9
 800e150:	441f      	add	r7, r3
 800e152:	9405      	str	r4, [sp, #20]
 800e154:	f109 0004 	add.w	r0, r9, #4
 800e158:	9101      	str	r1, [sp, #4]
 800e15a:	1d21      	adds	r1, r4, #4
 800e15c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e15e:	f04f 0e00 	mov.w	lr, #0
 800e162:	9c01      	ldr	r4, [sp, #4]
 800e164:	4418      	add	r0, r3
 800e166:	4419      	add	r1, r3
 800e168:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800e16c:	9b02      	ldr	r3, [sp, #8]
 800e16e:	00fc      	lsls	r4, r7, #3
 800e170:	18d7      	adds	r7, r2, r3
 800e172:	9b04      	ldr	r3, [sp, #16]
 800e174:	9406      	str	r4, [sp, #24]
 800e176:	00db      	lsls	r3, r3, #3
 800e178:	9c01      	ldr	r4, [sp, #4]
 800e17a:	9307      	str	r3, [sp, #28]
 800e17c:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800e180:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800e184:	9304      	str	r3, [sp, #16]
 800e186:	9b03      	ldr	r3, [sp, #12]
 800e188:	edd6 6a00 	vldr	s13, [r6]
 800e18c:	44de      	add	lr, fp
 800e18e:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800e192:	ed94 7a00 	vldr	s14, [r4]
 800e196:	45f2      	cmp	sl, lr
 800e198:	ed10 6a01 	vldr	s12, [r0, #-4]
 800e19c:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800e1a0:	edd5 2a00 	vldr	s5, [r5]
 800e1a4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e1a8:	edd7 3a00 	vldr	s7, [r7]
 800e1ac:	ed11 5a01 	vldr	s10, [r1, #-4]
 800e1b0:	ee36 3a22 	vadd.f32	s6, s12, s5
 800e1b4:	edd2 6a00 	vldr	s13, [r2]
 800e1b8:	ee75 5a07 	vadd.f32	s11, s10, s14
 800e1bc:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800e1c0:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800e1c4:	ee72 4a25 	vadd.f32	s9, s4, s11
 800e1c8:	ee73 3a04 	vadd.f32	s7, s6, s8
 800e1cc:	ee35 5a47 	vsub.f32	s10, s10, s14
 800e1d0:	ee36 7a62 	vsub.f32	s14, s12, s5
 800e1d4:	ee32 2a65 	vsub.f32	s4, s4, s11
 800e1d8:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800e1dc:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800e1e0:	ee37 6a66 	vsub.f32	s12, s14, s13
 800e1e4:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800e1e8:	ee33 3a44 	vsub.f32	s6, s6, s8
 800e1ec:	edc6 4a00 	vstr	s9, [r6]
 800e1f0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e1f4:	ed97 4a01 	vldr	s8, [r7, #4]
 800e1f8:	ee66 6a28 	vmul.f32	s13, s12, s17
 800e1fc:	edd0 5a00 	vldr	s11, [r0]
 800e200:	ed95 6a01 	vldr	s12, [r5, #4]
 800e204:	ee27 7a28 	vmul.f32	s14, s14, s17
 800e208:	edd2 3a01 	vldr	s7, [r2, #4]
 800e20c:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800e210:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800e214:	ed96 1a01 	vldr	s2, [r6, #4]
 800e218:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800e21c:	edd4 0a01 	vldr	s1, [r4, #4]
 800e220:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e224:	eddc 6a00 	vldr	s13, [ip]
 800e228:	ee75 5a86 	vadd.f32	s11, s11, s12
 800e22c:	ed91 6a00 	vldr	s12, [r1]
 800e230:	ee73 3a84 	vadd.f32	s7, s7, s8
 800e234:	ee74 1a80 	vadd.f32	s3, s9, s0
 800e238:	ee36 4a81 	vadd.f32	s8, s13, s2
 800e23c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800e240:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800e244:	ee36 1a20 	vadd.f32	s2, s12, s1
 800e248:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800e24c:	ee36 6a60 	vsub.f32	s12, s12, s1
 800e250:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800e254:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800e258:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800e25c:	ee74 3a01 	vadd.f32	s7, s8, s2
 800e260:	ee34 4a41 	vsub.f32	s8, s8, s2
 800e264:	ee36 1a21 	vadd.f32	s2, s12, s3
 800e268:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800e26c:	ee36 6a61 	vsub.f32	s12, s12, s3
 800e270:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800e274:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800e278:	ed8c 0a00 	vstr	s0, [ip]
 800e27c:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800e280:	449c      	add	ip, r3
 800e282:	ee75 4a07 	vadd.f32	s9, s10, s14
 800e286:	edc6 3a01 	vstr	s7, [r6, #4]
 800e28a:	ee35 7a47 	vsub.f32	s14, s10, s14
 800e28e:	441e      	add	r6, r3
 800e290:	ee32 5a25 	vadd.f32	s10, s4, s11
 800e294:	ee72 5a65 	vsub.f32	s11, s4, s11
 800e298:	ee72 3a81 	vadd.f32	s7, s5, s2
 800e29c:	ed01 5a01 	vstr	s10, [r1, #-4]
 800e2a0:	ee34 2a43 	vsub.f32	s4, s8, s6
 800e2a4:	edc4 5a00 	vstr	s11, [r4]
 800e2a8:	ee37 5a86 	vadd.f32	s10, s15, s12
 800e2ac:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800e2b0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800e2b4:	ed81 2a00 	vstr	s4, [r1]
 800e2b8:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800e2bc:	4419      	add	r1, r3
 800e2be:	ee33 4a04 	vadd.f32	s8, s6, s8
 800e2c2:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800e2c6:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800e2ca:	ee37 7a26 	vadd.f32	s14, s14, s13
 800e2ce:	ed84 4a01 	vstr	s8, [r4, #4]
 800e2d2:	ed40 3a01 	vstr	s7, [r0, #-4]
 800e2d6:	441c      	add	r4, r3
 800e2d8:	edc7 2a00 	vstr	s5, [r7]
 800e2dc:	ed85 5a00 	vstr	s10, [r5]
 800e2e0:	edc2 7a00 	vstr	s15, [r2]
 800e2e4:	edc0 5a00 	vstr	s11, [r0]
 800e2e8:	4418      	add	r0, r3
 800e2ea:	edc7 4a01 	vstr	s9, [r7, #4]
 800e2ee:	441f      	add	r7, r3
 800e2f0:	ed85 6a01 	vstr	s12, [r5, #4]
 800e2f4:	441d      	add	r5, r3
 800e2f6:	ed82 7a01 	vstr	s14, [r2, #4]
 800e2fa:	441a      	add	r2, r3
 800e2fc:	f63f af44 	bhi.w	800e188 <arm_radix8_butterfly_f32+0x8c>
 800e300:	469c      	mov	ip, r3
 800e302:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e304:	2b07      	cmp	r3, #7
 800e306:	f240 81b6 	bls.w	800e676 <arm_radix8_butterfly_f32+0x57a>
 800e30a:	9a02      	ldr	r2, [sp, #8]
 800e30c:	f109 0608 	add.w	r6, r9, #8
 800e310:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e312:	f108 0408 	add.w	r4, r8, #8
 800e316:	3208      	adds	r2, #8
 800e318:	9f06      	ldr	r7, [sp, #24]
 800e31a:	9d04      	ldr	r5, [sp, #16]
 800e31c:	189a      	adds	r2, r3, r2
 800e31e:	3708      	adds	r7, #8
 800e320:	3508      	adds	r5, #8
 800e322:	9807      	ldr	r0, [sp, #28]
 800e324:	920c      	str	r2, [sp, #48]	@ 0x30
 800e326:	199a      	adds	r2, r3, r6
 800e328:	9905      	ldr	r1, [sp, #20]
 800e32a:	3008      	adds	r0, #8
 800e32c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e32e:	19da      	adds	r2, r3, r7
 800e330:	310c      	adds	r1, #12
 800e332:	920a      	str	r2, [sp, #40]	@ 0x28
 800e334:	195a      	adds	r2, r3, r5
 800e336:	9209      	str	r2, [sp, #36]	@ 0x24
 800e338:	191a      	adds	r2, r3, r4
 800e33a:	9208      	str	r2, [sp, #32]
 800e33c:	181a      	adds	r2, r3, r0
 800e33e:	9207      	str	r2, [sp, #28]
 800e340:	185a      	adds	r2, r3, r1
 800e342:	330c      	adds	r3, #12
 800e344:	9205      	str	r2, [sp, #20]
 800e346:	9306      	str	r3, [sp, #24]
 800e348:	2301      	movs	r3, #1
 800e34a:	9304      	str	r3, [sp, #16]
 800e34c:	2300      	movs	r3, #0
 800e34e:	930d      	str	r3, [sp, #52]	@ 0x34
 800e350:	4663      	mov	r3, ip
 800e352:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e354:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800e356:	f8dd c014 	ldr.w	ip, [sp, #20]
 800e35a:	440a      	add	r2, r1
 800e35c:	9f06      	ldr	r7, [sp, #24]
 800e35e:	9e07      	ldr	r6, [sp, #28]
 800e360:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800e364:	920d      	str	r2, [sp, #52]	@ 0x34
 800e366:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 800e36a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e36c:	9d08      	ldr	r5, [sp, #32]
 800e36e:	4442      	add	r2, r8
 800e370:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800e372:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e374:	eb02 0108 	add.w	r1, r2, r8
 800e378:	ed92 ea00 	vldr	s28, [r2]
 800e37c:	eb01 0208 	add.w	r2, r1, r8
 800e380:	edd1 da00 	vldr	s27, [r1]
 800e384:	eb02 0108 	add.w	r1, r2, r8
 800e388:	ed92 da00 	vldr	s26, [r2]
 800e38c:	eb01 0208 	add.w	r2, r1, r8
 800e390:	edd1 ca00 	vldr	s25, [r1]
 800e394:	eb02 0108 	add.w	r1, r2, r8
 800e398:	ed92 ca00 	vldr	s24, [r2]
 800e39c:	eb01 0208 	add.w	r2, r1, r8
 800e3a0:	edd1 ba00 	vldr	s23, [r1]
 800e3a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e3a6:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800e3aa:	ed92 ba00 	vldr	s22, [r2]
 800e3ae:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e3b0:	eb0e 0908 	add.w	r9, lr, r8
 800e3b4:	910e      	str	r1, [sp, #56]	@ 0x38
 800e3b6:	9201      	str	r2, [sp, #4]
 800e3b8:	eb09 0208 	add.w	r2, r9, r8
 800e3bc:	ed99 aa01 	vldr	s20, [r9, #4]
 800e3c0:	edde aa01 	vldr	s21, [lr, #4]
 800e3c4:	eb02 0908 	add.w	r9, r2, r8
 800e3c8:	edd2 9a01 	vldr	s19, [r2, #4]
 800e3cc:	f8dd e010 	ldr.w	lr, [sp, #16]
 800e3d0:	eb09 0208 	add.w	r2, r9, r8
 800e3d4:	ed99 9a01 	vldr	s18, [r9, #4]
 800e3d8:	eb02 0908 	add.w	r9, r2, r8
 800e3dc:	ed92 8a01 	vldr	s16, [r2, #4]
 800e3e0:	9a01      	ldr	r2, [sp, #4]
 800e3e2:	edd9 7a01 	vldr	s15, [r9, #4]
 800e3e6:	44c8      	add	r8, r9
 800e3e8:	edcd 7a02 	vstr	s15, [sp, #8]
 800e3ec:	edd8 7a01 	vldr	s15, [r8, #4]
 800e3f0:	edcd 7a03 	vstr	s15, [sp, #12]
 800e3f4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e3f6:	e001      	b.n	800e3fc <arm_radix8_butterfly_f32+0x300>
 800e3f8:	3f3504f3 	.word	0x3f3504f3
 800e3fc:	ed92 7a00 	vldr	s14, [r2]
 800e400:	44de      	add	lr, fp
 800e402:	ed17 1a01 	vldr	s2, [r7, #-4]
 800e406:	ed90 5a00 	vldr	s10, [r0]
 800e40a:	45f2      	cmp	sl, lr
 800e40c:	ed1c fa01 	vldr	s30, [ip, #-4]
 800e410:	ee31 3a07 	vadd.f32	s6, s2, s14
 800e414:	edd6 5a00 	vldr	s11, [r6]
 800e418:	ee31 1a47 	vsub.f32	s2, s2, s14
 800e41c:	edd4 7a00 	vldr	s15, [r4]
 800e420:	ed95 7a00 	vldr	s14, [r5]
 800e424:	ed91 4a00 	vldr	s8, [r1]
 800e428:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800e42c:	ee77 6a25 	vadd.f32	s13, s14, s11
 800e430:	edd7 ea00 	vldr	s29, [r7]
 800e434:	ee74 fa05 	vadd.f32	s31, s8, s10
 800e438:	ee73 1a06 	vadd.f32	s3, s6, s12
 800e43c:	ee34 4a45 	vsub.f32	s8, s8, s10
 800e440:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800e444:	ee37 7a65 	vsub.f32	s14, s14, s11
 800e448:	ee33 3a46 	vsub.f32	s6, s6, s12
 800e44c:	ee31 6a85 	vadd.f32	s12, s3, s10
 800e450:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800e454:	ee34 fa07 	vadd.f32	s30, s8, s14
 800e458:	ed07 6a01 	vstr	s12, [r7, #-4]
 800e45c:	ee34 4a47 	vsub.f32	s8, s8, s14
 800e460:	edd5 3a01 	vldr	s7, [r5, #4]
 800e464:	ee7f fae6 	vsub.f32	s31, s31, s13
 800e468:	ed90 7a01 	vldr	s14, [r0, #4]
 800e46c:	ee2f fa28 	vmul.f32	s30, s30, s17
 800e470:	edd1 5a01 	vldr	s11, [r1, #4]
 800e474:	ee24 4a28 	vmul.f32	s8, s8, s17
 800e478:	ed96 6a01 	vldr	s12, [r6, #4]
 800e47c:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800e480:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800e484:	edd2 6a01 	vldr	s13, [r2, #4]
 800e488:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800e48c:	edd4 4a01 	vldr	s9, [r4, #4]
 800e490:	ee75 5a87 	vadd.f32	s11, s11, s14
 800e494:	ed9c 7a00 	vldr	s14, [ip]
 800e498:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800e49c:	ee33 6a86 	vadd.f32	s12, s7, s12
 800e4a0:	ee37 facf 	vsub.f32	s30, s15, s30
 800e4a4:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800e4a8:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800e4ac:	ee7e eae6 	vsub.f32	s29, s29, s13
 800e4b0:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800e4b4:	ee77 6a24 	vadd.f32	s13, s14, s9
 800e4b8:	ee75 0a86 	vadd.f32	s1, s11, s12
 800e4bc:	ee37 7a64 	vsub.f32	s14, s14, s9
 800e4c0:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800e4c4:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800e4c8:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800e4cc:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800e4d0:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800e4d4:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800e4d8:	ee77 4a22 	vadd.f32	s9, s14, s5
 800e4dc:	ee7e eae7 	vsub.f32	s29, s29, s15
 800e4e0:	ee77 7a62 	vsub.f32	s15, s14, s5
 800e4e4:	ee71 2a04 	vadd.f32	s5, s2, s8
 800e4e8:	ee31 7a44 	vsub.f32	s14, s2, s8
 800e4ec:	ee30 1a60 	vsub.f32	s2, s0, s1
 800e4f0:	ee73 1a06 	vadd.f32	s3, s6, s12
 800e4f4:	ee33 6a46 	vsub.f32	s12, s6, s12
 800e4f8:	ee33 3aef 	vsub.f32	s6, s7, s31
 800e4fc:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800e500:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800e504:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800e508:	ee72 5a25 	vadd.f32	s11, s4, s11
 800e50c:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800e510:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800e514:	ee77 2a27 	vadd.f32	s5, s14, s15
 800e518:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e51c:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800e520:	ee2c fa85 	vmul.f32	s30, s25, s10
 800e524:	ee69 ea01 	vmul.f32	s29, s18, s2
 800e528:	ee29 5a05 	vmul.f32	s10, s18, s10
 800e52c:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800e530:	ee6d faa1 	vmul.f32	s31, s27, s3
 800e534:	ee70 0a20 	vadd.f32	s1, s0, s1
 800e538:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800e53c:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800e540:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800e544:	edc7 0a00 	vstr	s1, [r7]
 800e548:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800e54c:	441f      	add	r7, r3
 800e54e:	ee2a faa3 	vmul.f32	s30, s21, s7
 800e552:	ee31 5a45 	vsub.f32	s10, s2, s10
 800e556:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800e55a:	edc2 ea00 	vstr	s29, [r2]
 800e55e:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800e562:	ee33 3a61 	vsub.f32	s6, s6, s3
 800e566:	ed82 5a01 	vstr	s10, [r2, #4]
 800e56a:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800e56e:	edcd 3a01 	vstr	s7, [sp, #4]
 800e572:	ed9d 5a03 	vldr	s10, [sp, #12]
 800e576:	ee6b ea86 	vmul.f32	s29, s23, s12
 800e57a:	eddd 3a02 	vldr	s7, [sp, #8]
 800e57e:	ee6b fa24 	vmul.f32	s31, s22, s9
 800e582:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800e586:	ee65 4a24 	vmul.f32	s9, s10, s9
 800e58a:	ed8c 3a00 	vstr	s6, [ip]
 800e58e:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800e592:	ee23 6a86 	vmul.f32	s12, s7, s12
 800e596:	eddd 3a01 	vldr	s7, [sp, #4]
 800e59a:	ee25 5a25 	vmul.f32	s10, s10, s11
 800e59e:	441a      	add	r2, r3
 800e5a0:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800e5a4:	449c      	add	ip, r3
 800e5a6:	ee68 1a04 	vmul.f32	s3, s16, s8
 800e5aa:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800e5ae:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800e5b2:	ee29 faa7 	vmul.f32	s30, s19, s15
 800e5b6:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800e5ba:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800e5be:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800e5c2:	ee68 2a22 	vmul.f32	s5, s16, s5
 800e5c6:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800e5ca:	ee29 7a87 	vmul.f32	s14, s19, s14
 800e5ce:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800e5d2:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800e5d6:	ee7e ea81 	vadd.f32	s29, s29, s2
 800e5da:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800e5de:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800e5e2:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800e5e6:	edc4 ea00 	vstr	s29, [r4]
 800e5ea:	ee30 0a21 	vadd.f32	s0, s0, s3
 800e5ee:	ed84 6a01 	vstr	s12, [r4, #4]
 800e5f2:	ee74 2a62 	vsub.f32	s5, s8, s5
 800e5f6:	edc1 0a00 	vstr	s1, [r1]
 800e5fa:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800e5fe:	edc1 3a01 	vstr	s7, [r1, #4]
 800e602:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800e606:	ed86 5a00 	vstr	s10, [r6]
 800e60a:	edc6 4a01 	vstr	s9, [r6, #4]
 800e60e:	4419      	add	r1, r3
 800e610:	ed80 0a00 	vstr	s0, [r0]
 800e614:	441c      	add	r4, r3
 800e616:	edc0 2a01 	vstr	s5, [r0, #4]
 800e61a:	441e      	add	r6, r3
 800e61c:	ed85 3a00 	vstr	s6, [r5]
 800e620:	4418      	add	r0, r3
 800e622:	ed85 7a01 	vstr	s14, [r5, #4]
 800e626:	441d      	add	r5, r3
 800e628:	f63f aee8 	bhi.w	800e3fc <arm_radix8_butterfly_f32+0x300>
 800e62c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e62e:	9a04      	ldr	r2, [sp, #16]
 800e630:	3108      	adds	r1, #8
 800e632:	3201      	adds	r2, #1
 800e634:	910c      	str	r1, [sp, #48]	@ 0x30
 800e636:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e638:	9204      	str	r2, [sp, #16]
 800e63a:	3108      	adds	r1, #8
 800e63c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e63e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e640:	3108      	adds	r1, #8
 800e642:	910a      	str	r1, [sp, #40]	@ 0x28
 800e644:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e646:	3108      	adds	r1, #8
 800e648:	9109      	str	r1, [sp, #36]	@ 0x24
 800e64a:	9908      	ldr	r1, [sp, #32]
 800e64c:	3108      	adds	r1, #8
 800e64e:	9108      	str	r1, [sp, #32]
 800e650:	9907      	ldr	r1, [sp, #28]
 800e652:	3108      	adds	r1, #8
 800e654:	9107      	str	r1, [sp, #28]
 800e656:	9906      	ldr	r1, [sp, #24]
 800e658:	3108      	adds	r1, #8
 800e65a:	9106      	str	r1, [sp, #24]
 800e65c:	9905      	ldr	r1, [sp, #20]
 800e65e:	3108      	adds	r1, #8
 800e660:	9105      	str	r1, [sp, #20]
 800e662:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e664:	4291      	cmp	r1, r2
 800e666:	f47f ae74 	bne.w	800e352 <arm_radix8_butterfly_f32+0x256>
 800e66a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e66c:	468b      	mov	fp, r1
 800e66e:	00db      	lsls	r3, r3, #3
 800e670:	b29b      	uxth	r3, r3
 800e672:	9310      	str	r3, [sp, #64]	@ 0x40
 800e674:	e551      	b.n	800e11a <arm_radix8_butterfly_f32+0x1e>
 800e676:	b015      	add	sp, #84	@ 0x54
 800e678:	ecbd 8b10 	vpop	{d8-d15}
 800e67c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e680 <malloc>:
 800e680:	4b02      	ldr	r3, [pc, #8]	@ (800e68c <malloc+0xc>)
 800e682:	4601      	mov	r1, r0
 800e684:	6818      	ldr	r0, [r3, #0]
 800e686:	f000 b825 	b.w	800e6d4 <_malloc_r>
 800e68a:	bf00      	nop
 800e68c:	240012ac 	.word	0x240012ac

0800e690 <sbrk_aligned>:
 800e690:	b570      	push	{r4, r5, r6, lr}
 800e692:	4e0f      	ldr	r6, [pc, #60]	@ (800e6d0 <sbrk_aligned+0x40>)
 800e694:	460c      	mov	r4, r1
 800e696:	6831      	ldr	r1, [r6, #0]
 800e698:	4605      	mov	r5, r0
 800e69a:	b911      	cbnz	r1, 800e6a2 <sbrk_aligned+0x12>
 800e69c:	f000 fd60 	bl	800f160 <_sbrk_r>
 800e6a0:	6030      	str	r0, [r6, #0]
 800e6a2:	4621      	mov	r1, r4
 800e6a4:	4628      	mov	r0, r5
 800e6a6:	f000 fd5b 	bl	800f160 <_sbrk_r>
 800e6aa:	1c43      	adds	r3, r0, #1
 800e6ac:	d103      	bne.n	800e6b6 <sbrk_aligned+0x26>
 800e6ae:	f04f 34ff 	mov.w	r4, #4294967295
 800e6b2:	4620      	mov	r0, r4
 800e6b4:	bd70      	pop	{r4, r5, r6, pc}
 800e6b6:	1cc4      	adds	r4, r0, #3
 800e6b8:	f024 0403 	bic.w	r4, r4, #3
 800e6bc:	42a0      	cmp	r0, r4
 800e6be:	d0f8      	beq.n	800e6b2 <sbrk_aligned+0x22>
 800e6c0:	1a21      	subs	r1, r4, r0
 800e6c2:	4628      	mov	r0, r5
 800e6c4:	f000 fd4c 	bl	800f160 <_sbrk_r>
 800e6c8:	3001      	adds	r0, #1
 800e6ca:	d1f2      	bne.n	800e6b2 <sbrk_aligned+0x22>
 800e6cc:	e7ef      	b.n	800e6ae <sbrk_aligned+0x1e>
 800e6ce:	bf00      	nop
 800e6d0:	2405a3b0 	.word	0x2405a3b0

0800e6d4 <_malloc_r>:
 800e6d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6d8:	1ccd      	adds	r5, r1, #3
 800e6da:	f025 0503 	bic.w	r5, r5, #3
 800e6de:	3508      	adds	r5, #8
 800e6e0:	2d0c      	cmp	r5, #12
 800e6e2:	bf38      	it	cc
 800e6e4:	250c      	movcc	r5, #12
 800e6e6:	2d00      	cmp	r5, #0
 800e6e8:	4606      	mov	r6, r0
 800e6ea:	db01      	blt.n	800e6f0 <_malloc_r+0x1c>
 800e6ec:	42a9      	cmp	r1, r5
 800e6ee:	d904      	bls.n	800e6fa <_malloc_r+0x26>
 800e6f0:	230c      	movs	r3, #12
 800e6f2:	6033      	str	r3, [r6, #0]
 800e6f4:	2000      	movs	r0, #0
 800e6f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e7d0 <_malloc_r+0xfc>
 800e6fe:	f000 f869 	bl	800e7d4 <__malloc_lock>
 800e702:	f8d8 3000 	ldr.w	r3, [r8]
 800e706:	461c      	mov	r4, r3
 800e708:	bb44      	cbnz	r4, 800e75c <_malloc_r+0x88>
 800e70a:	4629      	mov	r1, r5
 800e70c:	4630      	mov	r0, r6
 800e70e:	f7ff ffbf 	bl	800e690 <sbrk_aligned>
 800e712:	1c43      	adds	r3, r0, #1
 800e714:	4604      	mov	r4, r0
 800e716:	d158      	bne.n	800e7ca <_malloc_r+0xf6>
 800e718:	f8d8 4000 	ldr.w	r4, [r8]
 800e71c:	4627      	mov	r7, r4
 800e71e:	2f00      	cmp	r7, #0
 800e720:	d143      	bne.n	800e7aa <_malloc_r+0xd6>
 800e722:	2c00      	cmp	r4, #0
 800e724:	d04b      	beq.n	800e7be <_malloc_r+0xea>
 800e726:	6823      	ldr	r3, [r4, #0]
 800e728:	4639      	mov	r1, r7
 800e72a:	4630      	mov	r0, r6
 800e72c:	eb04 0903 	add.w	r9, r4, r3
 800e730:	f000 fd16 	bl	800f160 <_sbrk_r>
 800e734:	4581      	cmp	r9, r0
 800e736:	d142      	bne.n	800e7be <_malloc_r+0xea>
 800e738:	6821      	ldr	r1, [r4, #0]
 800e73a:	1a6d      	subs	r5, r5, r1
 800e73c:	4629      	mov	r1, r5
 800e73e:	4630      	mov	r0, r6
 800e740:	f7ff ffa6 	bl	800e690 <sbrk_aligned>
 800e744:	3001      	adds	r0, #1
 800e746:	d03a      	beq.n	800e7be <_malloc_r+0xea>
 800e748:	6823      	ldr	r3, [r4, #0]
 800e74a:	442b      	add	r3, r5
 800e74c:	6023      	str	r3, [r4, #0]
 800e74e:	f8d8 3000 	ldr.w	r3, [r8]
 800e752:	685a      	ldr	r2, [r3, #4]
 800e754:	bb62      	cbnz	r2, 800e7b0 <_malloc_r+0xdc>
 800e756:	f8c8 7000 	str.w	r7, [r8]
 800e75a:	e00f      	b.n	800e77c <_malloc_r+0xa8>
 800e75c:	6822      	ldr	r2, [r4, #0]
 800e75e:	1b52      	subs	r2, r2, r5
 800e760:	d420      	bmi.n	800e7a4 <_malloc_r+0xd0>
 800e762:	2a0b      	cmp	r2, #11
 800e764:	d917      	bls.n	800e796 <_malloc_r+0xc2>
 800e766:	1961      	adds	r1, r4, r5
 800e768:	42a3      	cmp	r3, r4
 800e76a:	6025      	str	r5, [r4, #0]
 800e76c:	bf18      	it	ne
 800e76e:	6059      	strne	r1, [r3, #4]
 800e770:	6863      	ldr	r3, [r4, #4]
 800e772:	bf08      	it	eq
 800e774:	f8c8 1000 	streq.w	r1, [r8]
 800e778:	5162      	str	r2, [r4, r5]
 800e77a:	604b      	str	r3, [r1, #4]
 800e77c:	4630      	mov	r0, r6
 800e77e:	f000 f82f 	bl	800e7e0 <__malloc_unlock>
 800e782:	f104 000b 	add.w	r0, r4, #11
 800e786:	1d23      	adds	r3, r4, #4
 800e788:	f020 0007 	bic.w	r0, r0, #7
 800e78c:	1ac2      	subs	r2, r0, r3
 800e78e:	bf1c      	itt	ne
 800e790:	1a1b      	subne	r3, r3, r0
 800e792:	50a3      	strne	r3, [r4, r2]
 800e794:	e7af      	b.n	800e6f6 <_malloc_r+0x22>
 800e796:	6862      	ldr	r2, [r4, #4]
 800e798:	42a3      	cmp	r3, r4
 800e79a:	bf0c      	ite	eq
 800e79c:	f8c8 2000 	streq.w	r2, [r8]
 800e7a0:	605a      	strne	r2, [r3, #4]
 800e7a2:	e7eb      	b.n	800e77c <_malloc_r+0xa8>
 800e7a4:	4623      	mov	r3, r4
 800e7a6:	6864      	ldr	r4, [r4, #4]
 800e7a8:	e7ae      	b.n	800e708 <_malloc_r+0x34>
 800e7aa:	463c      	mov	r4, r7
 800e7ac:	687f      	ldr	r7, [r7, #4]
 800e7ae:	e7b6      	b.n	800e71e <_malloc_r+0x4a>
 800e7b0:	461a      	mov	r2, r3
 800e7b2:	685b      	ldr	r3, [r3, #4]
 800e7b4:	42a3      	cmp	r3, r4
 800e7b6:	d1fb      	bne.n	800e7b0 <_malloc_r+0xdc>
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	6053      	str	r3, [r2, #4]
 800e7bc:	e7de      	b.n	800e77c <_malloc_r+0xa8>
 800e7be:	230c      	movs	r3, #12
 800e7c0:	6033      	str	r3, [r6, #0]
 800e7c2:	4630      	mov	r0, r6
 800e7c4:	f000 f80c 	bl	800e7e0 <__malloc_unlock>
 800e7c8:	e794      	b.n	800e6f4 <_malloc_r+0x20>
 800e7ca:	6005      	str	r5, [r0, #0]
 800e7cc:	e7d6      	b.n	800e77c <_malloc_r+0xa8>
 800e7ce:	bf00      	nop
 800e7d0:	2405a3b4 	.word	0x2405a3b4

0800e7d4 <__malloc_lock>:
 800e7d4:	4801      	ldr	r0, [pc, #4]	@ (800e7dc <__malloc_lock+0x8>)
 800e7d6:	f000 bd10 	b.w	800f1fa <__retarget_lock_acquire_recursive>
 800e7da:	bf00      	nop
 800e7dc:	2405a4f8 	.word	0x2405a4f8

0800e7e0 <__malloc_unlock>:
 800e7e0:	4801      	ldr	r0, [pc, #4]	@ (800e7e8 <__malloc_unlock+0x8>)
 800e7e2:	f000 bd0b 	b.w	800f1fc <__retarget_lock_release_recursive>
 800e7e6:	bf00      	nop
 800e7e8:	2405a4f8 	.word	0x2405a4f8

0800e7ec <_realloc_r>:
 800e7ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7f0:	4680      	mov	r8, r0
 800e7f2:	4615      	mov	r5, r2
 800e7f4:	460c      	mov	r4, r1
 800e7f6:	b921      	cbnz	r1, 800e802 <_realloc_r+0x16>
 800e7f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7fc:	4611      	mov	r1, r2
 800e7fe:	f7ff bf69 	b.w	800e6d4 <_malloc_r>
 800e802:	b92a      	cbnz	r2, 800e810 <_realloc_r+0x24>
 800e804:	f000 fd10 	bl	800f228 <_free_r>
 800e808:	2400      	movs	r4, #0
 800e80a:	4620      	mov	r0, r4
 800e80c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e810:	f000 fd54 	bl	800f2bc <_malloc_usable_size_r>
 800e814:	4285      	cmp	r5, r0
 800e816:	4606      	mov	r6, r0
 800e818:	d802      	bhi.n	800e820 <_realloc_r+0x34>
 800e81a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e81e:	d8f4      	bhi.n	800e80a <_realloc_r+0x1e>
 800e820:	4629      	mov	r1, r5
 800e822:	4640      	mov	r0, r8
 800e824:	f7ff ff56 	bl	800e6d4 <_malloc_r>
 800e828:	4607      	mov	r7, r0
 800e82a:	2800      	cmp	r0, #0
 800e82c:	d0ec      	beq.n	800e808 <_realloc_r+0x1c>
 800e82e:	42b5      	cmp	r5, r6
 800e830:	462a      	mov	r2, r5
 800e832:	4621      	mov	r1, r4
 800e834:	bf28      	it	cs
 800e836:	4632      	movcs	r2, r6
 800e838:	f000 fce1 	bl	800f1fe <memcpy>
 800e83c:	4621      	mov	r1, r4
 800e83e:	4640      	mov	r0, r8
 800e840:	f000 fcf2 	bl	800f228 <_free_r>
 800e844:	463c      	mov	r4, r7
 800e846:	e7e0      	b.n	800e80a <_realloc_r+0x1e>

0800e848 <_scanf_float>:
 800e848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e84c:	b087      	sub	sp, #28
 800e84e:	4617      	mov	r7, r2
 800e850:	9303      	str	r3, [sp, #12]
 800e852:	688b      	ldr	r3, [r1, #8]
 800e854:	1e5a      	subs	r2, r3, #1
 800e856:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e85a:	bf81      	itttt	hi
 800e85c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e860:	eb03 0b05 	addhi.w	fp, r3, r5
 800e864:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e868:	608b      	strhi	r3, [r1, #8]
 800e86a:	680b      	ldr	r3, [r1, #0]
 800e86c:	460a      	mov	r2, r1
 800e86e:	f04f 0500 	mov.w	r5, #0
 800e872:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e876:	f842 3b1c 	str.w	r3, [r2], #28
 800e87a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e87e:	4680      	mov	r8, r0
 800e880:	460c      	mov	r4, r1
 800e882:	bf98      	it	ls
 800e884:	f04f 0b00 	movls.w	fp, #0
 800e888:	9201      	str	r2, [sp, #4]
 800e88a:	4616      	mov	r6, r2
 800e88c:	46aa      	mov	sl, r5
 800e88e:	46a9      	mov	r9, r5
 800e890:	9502      	str	r5, [sp, #8]
 800e892:	68a2      	ldr	r2, [r4, #8]
 800e894:	b152      	cbz	r2, 800e8ac <_scanf_float+0x64>
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	781b      	ldrb	r3, [r3, #0]
 800e89a:	2b4e      	cmp	r3, #78	@ 0x4e
 800e89c:	d864      	bhi.n	800e968 <_scanf_float+0x120>
 800e89e:	2b40      	cmp	r3, #64	@ 0x40
 800e8a0:	d83c      	bhi.n	800e91c <_scanf_float+0xd4>
 800e8a2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e8a6:	b2c8      	uxtb	r0, r1
 800e8a8:	280e      	cmp	r0, #14
 800e8aa:	d93a      	bls.n	800e922 <_scanf_float+0xda>
 800e8ac:	f1b9 0f00 	cmp.w	r9, #0
 800e8b0:	d003      	beq.n	800e8ba <_scanf_float+0x72>
 800e8b2:	6823      	ldr	r3, [r4, #0]
 800e8b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e8b8:	6023      	str	r3, [r4, #0]
 800e8ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e8be:	f1ba 0f01 	cmp.w	sl, #1
 800e8c2:	f200 8117 	bhi.w	800eaf4 <_scanf_float+0x2ac>
 800e8c6:	9b01      	ldr	r3, [sp, #4]
 800e8c8:	429e      	cmp	r6, r3
 800e8ca:	f200 8108 	bhi.w	800eade <_scanf_float+0x296>
 800e8ce:	2001      	movs	r0, #1
 800e8d0:	b007      	add	sp, #28
 800e8d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8d6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e8da:	2a0d      	cmp	r2, #13
 800e8dc:	d8e6      	bhi.n	800e8ac <_scanf_float+0x64>
 800e8de:	a101      	add	r1, pc, #4	@ (adr r1, 800e8e4 <_scanf_float+0x9c>)
 800e8e0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e8e4:	0800ea2b 	.word	0x0800ea2b
 800e8e8:	0800e8ad 	.word	0x0800e8ad
 800e8ec:	0800e8ad 	.word	0x0800e8ad
 800e8f0:	0800e8ad 	.word	0x0800e8ad
 800e8f4:	0800ea8b 	.word	0x0800ea8b
 800e8f8:	0800ea63 	.word	0x0800ea63
 800e8fc:	0800e8ad 	.word	0x0800e8ad
 800e900:	0800e8ad 	.word	0x0800e8ad
 800e904:	0800ea39 	.word	0x0800ea39
 800e908:	0800e8ad 	.word	0x0800e8ad
 800e90c:	0800e8ad 	.word	0x0800e8ad
 800e910:	0800e8ad 	.word	0x0800e8ad
 800e914:	0800e8ad 	.word	0x0800e8ad
 800e918:	0800e9f1 	.word	0x0800e9f1
 800e91c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e920:	e7db      	b.n	800e8da <_scanf_float+0x92>
 800e922:	290e      	cmp	r1, #14
 800e924:	d8c2      	bhi.n	800e8ac <_scanf_float+0x64>
 800e926:	a001      	add	r0, pc, #4	@ (adr r0, 800e92c <_scanf_float+0xe4>)
 800e928:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e92c:	0800e9e1 	.word	0x0800e9e1
 800e930:	0800e8ad 	.word	0x0800e8ad
 800e934:	0800e9e1 	.word	0x0800e9e1
 800e938:	0800ea77 	.word	0x0800ea77
 800e93c:	0800e8ad 	.word	0x0800e8ad
 800e940:	0800e989 	.word	0x0800e989
 800e944:	0800e9c7 	.word	0x0800e9c7
 800e948:	0800e9c7 	.word	0x0800e9c7
 800e94c:	0800e9c7 	.word	0x0800e9c7
 800e950:	0800e9c7 	.word	0x0800e9c7
 800e954:	0800e9c7 	.word	0x0800e9c7
 800e958:	0800e9c7 	.word	0x0800e9c7
 800e95c:	0800e9c7 	.word	0x0800e9c7
 800e960:	0800e9c7 	.word	0x0800e9c7
 800e964:	0800e9c7 	.word	0x0800e9c7
 800e968:	2b6e      	cmp	r3, #110	@ 0x6e
 800e96a:	d809      	bhi.n	800e980 <_scanf_float+0x138>
 800e96c:	2b60      	cmp	r3, #96	@ 0x60
 800e96e:	d8b2      	bhi.n	800e8d6 <_scanf_float+0x8e>
 800e970:	2b54      	cmp	r3, #84	@ 0x54
 800e972:	d07b      	beq.n	800ea6c <_scanf_float+0x224>
 800e974:	2b59      	cmp	r3, #89	@ 0x59
 800e976:	d199      	bne.n	800e8ac <_scanf_float+0x64>
 800e978:	2d07      	cmp	r5, #7
 800e97a:	d197      	bne.n	800e8ac <_scanf_float+0x64>
 800e97c:	2508      	movs	r5, #8
 800e97e:	e02c      	b.n	800e9da <_scanf_float+0x192>
 800e980:	2b74      	cmp	r3, #116	@ 0x74
 800e982:	d073      	beq.n	800ea6c <_scanf_float+0x224>
 800e984:	2b79      	cmp	r3, #121	@ 0x79
 800e986:	e7f6      	b.n	800e976 <_scanf_float+0x12e>
 800e988:	6821      	ldr	r1, [r4, #0]
 800e98a:	05c8      	lsls	r0, r1, #23
 800e98c:	d51b      	bpl.n	800e9c6 <_scanf_float+0x17e>
 800e98e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e992:	6021      	str	r1, [r4, #0]
 800e994:	f109 0901 	add.w	r9, r9, #1
 800e998:	f1bb 0f00 	cmp.w	fp, #0
 800e99c:	d003      	beq.n	800e9a6 <_scanf_float+0x15e>
 800e99e:	3201      	adds	r2, #1
 800e9a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e9a4:	60a2      	str	r2, [r4, #8]
 800e9a6:	68a3      	ldr	r3, [r4, #8]
 800e9a8:	3b01      	subs	r3, #1
 800e9aa:	60a3      	str	r3, [r4, #8]
 800e9ac:	6923      	ldr	r3, [r4, #16]
 800e9ae:	3301      	adds	r3, #1
 800e9b0:	6123      	str	r3, [r4, #16]
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	3b01      	subs	r3, #1
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	607b      	str	r3, [r7, #4]
 800e9ba:	f340 8087 	ble.w	800eacc <_scanf_float+0x284>
 800e9be:	683b      	ldr	r3, [r7, #0]
 800e9c0:	3301      	adds	r3, #1
 800e9c2:	603b      	str	r3, [r7, #0]
 800e9c4:	e765      	b.n	800e892 <_scanf_float+0x4a>
 800e9c6:	eb1a 0105 	adds.w	r1, sl, r5
 800e9ca:	f47f af6f 	bne.w	800e8ac <_scanf_float+0x64>
 800e9ce:	6822      	ldr	r2, [r4, #0]
 800e9d0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e9d4:	6022      	str	r2, [r4, #0]
 800e9d6:	460d      	mov	r5, r1
 800e9d8:	468a      	mov	sl, r1
 800e9da:	f806 3b01 	strb.w	r3, [r6], #1
 800e9de:	e7e2      	b.n	800e9a6 <_scanf_float+0x15e>
 800e9e0:	6822      	ldr	r2, [r4, #0]
 800e9e2:	0610      	lsls	r0, r2, #24
 800e9e4:	f57f af62 	bpl.w	800e8ac <_scanf_float+0x64>
 800e9e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e9ec:	6022      	str	r2, [r4, #0]
 800e9ee:	e7f4      	b.n	800e9da <_scanf_float+0x192>
 800e9f0:	f1ba 0f00 	cmp.w	sl, #0
 800e9f4:	d10e      	bne.n	800ea14 <_scanf_float+0x1cc>
 800e9f6:	f1b9 0f00 	cmp.w	r9, #0
 800e9fa:	d10e      	bne.n	800ea1a <_scanf_float+0x1d2>
 800e9fc:	6822      	ldr	r2, [r4, #0]
 800e9fe:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ea02:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ea06:	d108      	bne.n	800ea1a <_scanf_float+0x1d2>
 800ea08:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ea0c:	6022      	str	r2, [r4, #0]
 800ea0e:	f04f 0a01 	mov.w	sl, #1
 800ea12:	e7e2      	b.n	800e9da <_scanf_float+0x192>
 800ea14:	f1ba 0f02 	cmp.w	sl, #2
 800ea18:	d055      	beq.n	800eac6 <_scanf_float+0x27e>
 800ea1a:	2d01      	cmp	r5, #1
 800ea1c:	d002      	beq.n	800ea24 <_scanf_float+0x1dc>
 800ea1e:	2d04      	cmp	r5, #4
 800ea20:	f47f af44 	bne.w	800e8ac <_scanf_float+0x64>
 800ea24:	3501      	adds	r5, #1
 800ea26:	b2ed      	uxtb	r5, r5
 800ea28:	e7d7      	b.n	800e9da <_scanf_float+0x192>
 800ea2a:	f1ba 0f01 	cmp.w	sl, #1
 800ea2e:	f47f af3d 	bne.w	800e8ac <_scanf_float+0x64>
 800ea32:	f04f 0a02 	mov.w	sl, #2
 800ea36:	e7d0      	b.n	800e9da <_scanf_float+0x192>
 800ea38:	b97d      	cbnz	r5, 800ea5a <_scanf_float+0x212>
 800ea3a:	f1b9 0f00 	cmp.w	r9, #0
 800ea3e:	f47f af38 	bne.w	800e8b2 <_scanf_float+0x6a>
 800ea42:	6822      	ldr	r2, [r4, #0]
 800ea44:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ea48:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ea4c:	f040 8101 	bne.w	800ec52 <_scanf_float+0x40a>
 800ea50:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ea54:	6022      	str	r2, [r4, #0]
 800ea56:	2501      	movs	r5, #1
 800ea58:	e7bf      	b.n	800e9da <_scanf_float+0x192>
 800ea5a:	2d03      	cmp	r5, #3
 800ea5c:	d0e2      	beq.n	800ea24 <_scanf_float+0x1dc>
 800ea5e:	2d05      	cmp	r5, #5
 800ea60:	e7de      	b.n	800ea20 <_scanf_float+0x1d8>
 800ea62:	2d02      	cmp	r5, #2
 800ea64:	f47f af22 	bne.w	800e8ac <_scanf_float+0x64>
 800ea68:	2503      	movs	r5, #3
 800ea6a:	e7b6      	b.n	800e9da <_scanf_float+0x192>
 800ea6c:	2d06      	cmp	r5, #6
 800ea6e:	f47f af1d 	bne.w	800e8ac <_scanf_float+0x64>
 800ea72:	2507      	movs	r5, #7
 800ea74:	e7b1      	b.n	800e9da <_scanf_float+0x192>
 800ea76:	6822      	ldr	r2, [r4, #0]
 800ea78:	0591      	lsls	r1, r2, #22
 800ea7a:	f57f af17 	bpl.w	800e8ac <_scanf_float+0x64>
 800ea7e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ea82:	6022      	str	r2, [r4, #0]
 800ea84:	f8cd 9008 	str.w	r9, [sp, #8]
 800ea88:	e7a7      	b.n	800e9da <_scanf_float+0x192>
 800ea8a:	6822      	ldr	r2, [r4, #0]
 800ea8c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ea90:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ea94:	d006      	beq.n	800eaa4 <_scanf_float+0x25c>
 800ea96:	0550      	lsls	r0, r2, #21
 800ea98:	f57f af08 	bpl.w	800e8ac <_scanf_float+0x64>
 800ea9c:	f1b9 0f00 	cmp.w	r9, #0
 800eaa0:	f000 80d7 	beq.w	800ec52 <_scanf_float+0x40a>
 800eaa4:	0591      	lsls	r1, r2, #22
 800eaa6:	bf58      	it	pl
 800eaa8:	9902      	ldrpl	r1, [sp, #8]
 800eaaa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800eaae:	bf58      	it	pl
 800eab0:	eba9 0101 	subpl.w	r1, r9, r1
 800eab4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800eab8:	bf58      	it	pl
 800eaba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800eabe:	6022      	str	r2, [r4, #0]
 800eac0:	f04f 0900 	mov.w	r9, #0
 800eac4:	e789      	b.n	800e9da <_scanf_float+0x192>
 800eac6:	f04f 0a03 	mov.w	sl, #3
 800eaca:	e786      	b.n	800e9da <_scanf_float+0x192>
 800eacc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ead0:	4639      	mov	r1, r7
 800ead2:	4640      	mov	r0, r8
 800ead4:	4798      	blx	r3
 800ead6:	2800      	cmp	r0, #0
 800ead8:	f43f aedb 	beq.w	800e892 <_scanf_float+0x4a>
 800eadc:	e6e6      	b.n	800e8ac <_scanf_float+0x64>
 800eade:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eae2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800eae6:	463a      	mov	r2, r7
 800eae8:	4640      	mov	r0, r8
 800eaea:	4798      	blx	r3
 800eaec:	6923      	ldr	r3, [r4, #16]
 800eaee:	3b01      	subs	r3, #1
 800eaf0:	6123      	str	r3, [r4, #16]
 800eaf2:	e6e8      	b.n	800e8c6 <_scanf_float+0x7e>
 800eaf4:	1e6b      	subs	r3, r5, #1
 800eaf6:	2b06      	cmp	r3, #6
 800eaf8:	d824      	bhi.n	800eb44 <_scanf_float+0x2fc>
 800eafa:	2d02      	cmp	r5, #2
 800eafc:	d836      	bhi.n	800eb6c <_scanf_float+0x324>
 800eafe:	9b01      	ldr	r3, [sp, #4]
 800eb00:	429e      	cmp	r6, r3
 800eb02:	f67f aee4 	bls.w	800e8ce <_scanf_float+0x86>
 800eb06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eb0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800eb0e:	463a      	mov	r2, r7
 800eb10:	4640      	mov	r0, r8
 800eb12:	4798      	blx	r3
 800eb14:	6923      	ldr	r3, [r4, #16]
 800eb16:	3b01      	subs	r3, #1
 800eb18:	6123      	str	r3, [r4, #16]
 800eb1a:	e7f0      	b.n	800eafe <_scanf_float+0x2b6>
 800eb1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eb20:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800eb24:	463a      	mov	r2, r7
 800eb26:	4640      	mov	r0, r8
 800eb28:	4798      	blx	r3
 800eb2a:	6923      	ldr	r3, [r4, #16]
 800eb2c:	3b01      	subs	r3, #1
 800eb2e:	6123      	str	r3, [r4, #16]
 800eb30:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eb34:	fa5f fa8a 	uxtb.w	sl, sl
 800eb38:	f1ba 0f02 	cmp.w	sl, #2
 800eb3c:	d1ee      	bne.n	800eb1c <_scanf_float+0x2d4>
 800eb3e:	3d03      	subs	r5, #3
 800eb40:	b2ed      	uxtb	r5, r5
 800eb42:	1b76      	subs	r6, r6, r5
 800eb44:	6823      	ldr	r3, [r4, #0]
 800eb46:	05da      	lsls	r2, r3, #23
 800eb48:	d530      	bpl.n	800ebac <_scanf_float+0x364>
 800eb4a:	055b      	lsls	r3, r3, #21
 800eb4c:	d511      	bpl.n	800eb72 <_scanf_float+0x32a>
 800eb4e:	9b01      	ldr	r3, [sp, #4]
 800eb50:	429e      	cmp	r6, r3
 800eb52:	f67f aebc 	bls.w	800e8ce <_scanf_float+0x86>
 800eb56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eb5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800eb5e:	463a      	mov	r2, r7
 800eb60:	4640      	mov	r0, r8
 800eb62:	4798      	blx	r3
 800eb64:	6923      	ldr	r3, [r4, #16]
 800eb66:	3b01      	subs	r3, #1
 800eb68:	6123      	str	r3, [r4, #16]
 800eb6a:	e7f0      	b.n	800eb4e <_scanf_float+0x306>
 800eb6c:	46aa      	mov	sl, r5
 800eb6e:	46b3      	mov	fp, r6
 800eb70:	e7de      	b.n	800eb30 <_scanf_float+0x2e8>
 800eb72:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800eb76:	6923      	ldr	r3, [r4, #16]
 800eb78:	2965      	cmp	r1, #101	@ 0x65
 800eb7a:	f103 33ff 	add.w	r3, r3, #4294967295
 800eb7e:	f106 35ff 	add.w	r5, r6, #4294967295
 800eb82:	6123      	str	r3, [r4, #16]
 800eb84:	d00c      	beq.n	800eba0 <_scanf_float+0x358>
 800eb86:	2945      	cmp	r1, #69	@ 0x45
 800eb88:	d00a      	beq.n	800eba0 <_scanf_float+0x358>
 800eb8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eb8e:	463a      	mov	r2, r7
 800eb90:	4640      	mov	r0, r8
 800eb92:	4798      	blx	r3
 800eb94:	6923      	ldr	r3, [r4, #16]
 800eb96:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800eb9a:	3b01      	subs	r3, #1
 800eb9c:	1eb5      	subs	r5, r6, #2
 800eb9e:	6123      	str	r3, [r4, #16]
 800eba0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eba4:	463a      	mov	r2, r7
 800eba6:	4640      	mov	r0, r8
 800eba8:	4798      	blx	r3
 800ebaa:	462e      	mov	r6, r5
 800ebac:	6822      	ldr	r2, [r4, #0]
 800ebae:	f012 0210 	ands.w	r2, r2, #16
 800ebb2:	d001      	beq.n	800ebb8 <_scanf_float+0x370>
 800ebb4:	2000      	movs	r0, #0
 800ebb6:	e68b      	b.n	800e8d0 <_scanf_float+0x88>
 800ebb8:	7032      	strb	r2, [r6, #0]
 800ebba:	6823      	ldr	r3, [r4, #0]
 800ebbc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ebc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ebc4:	d11a      	bne.n	800ebfc <_scanf_float+0x3b4>
 800ebc6:	9b02      	ldr	r3, [sp, #8]
 800ebc8:	454b      	cmp	r3, r9
 800ebca:	eba3 0209 	sub.w	r2, r3, r9
 800ebce:	d121      	bne.n	800ec14 <_scanf_float+0x3cc>
 800ebd0:	9901      	ldr	r1, [sp, #4]
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	4640      	mov	r0, r8
 800ebd6:	f001 f929 	bl	800fe2c <_strtod_r>
 800ebda:	9b03      	ldr	r3, [sp, #12]
 800ebdc:	6821      	ldr	r1, [r4, #0]
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	f011 0f02 	tst.w	r1, #2
 800ebe4:	f103 0204 	add.w	r2, r3, #4
 800ebe8:	d01f      	beq.n	800ec2a <_scanf_float+0x3e2>
 800ebea:	9903      	ldr	r1, [sp, #12]
 800ebec:	600a      	str	r2, [r1, #0]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	ed83 0b00 	vstr	d0, [r3]
 800ebf4:	68e3      	ldr	r3, [r4, #12]
 800ebf6:	3301      	adds	r3, #1
 800ebf8:	60e3      	str	r3, [r4, #12]
 800ebfa:	e7db      	b.n	800ebb4 <_scanf_float+0x36c>
 800ebfc:	9b04      	ldr	r3, [sp, #16]
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d0e6      	beq.n	800ebd0 <_scanf_float+0x388>
 800ec02:	9905      	ldr	r1, [sp, #20]
 800ec04:	230a      	movs	r3, #10
 800ec06:	3101      	adds	r1, #1
 800ec08:	4640      	mov	r0, r8
 800ec0a:	f001 f98f 	bl	800ff2c <_strtol_r>
 800ec0e:	9b04      	ldr	r3, [sp, #16]
 800ec10:	9e05      	ldr	r6, [sp, #20]
 800ec12:	1ac2      	subs	r2, r0, r3
 800ec14:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ec18:	429e      	cmp	r6, r3
 800ec1a:	bf28      	it	cs
 800ec1c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ec20:	490d      	ldr	r1, [pc, #52]	@ (800ec58 <_scanf_float+0x410>)
 800ec22:	4630      	mov	r0, r6
 800ec24:	f000 f94e 	bl	800eec4 <siprintf>
 800ec28:	e7d2      	b.n	800ebd0 <_scanf_float+0x388>
 800ec2a:	f011 0f04 	tst.w	r1, #4
 800ec2e:	9903      	ldr	r1, [sp, #12]
 800ec30:	600a      	str	r2, [r1, #0]
 800ec32:	d1dc      	bne.n	800ebee <_scanf_float+0x3a6>
 800ec34:	eeb4 0b40 	vcmp.f64	d0, d0
 800ec38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec3c:	681d      	ldr	r5, [r3, #0]
 800ec3e:	d705      	bvc.n	800ec4c <_scanf_float+0x404>
 800ec40:	4806      	ldr	r0, [pc, #24]	@ (800ec5c <_scanf_float+0x414>)
 800ec42:	f000 faeb 	bl	800f21c <nanf>
 800ec46:	ed85 0a00 	vstr	s0, [r5]
 800ec4a:	e7d3      	b.n	800ebf4 <_scanf_float+0x3ac>
 800ec4c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ec50:	e7f9      	b.n	800ec46 <_scanf_float+0x3fe>
 800ec52:	f04f 0900 	mov.w	r9, #0
 800ec56:	e630      	b.n	800e8ba <_scanf_float+0x72>
 800ec58:	0801e448 	.word	0x0801e448
 800ec5c:	0801e80b 	.word	0x0801e80b

0800ec60 <std>:
 800ec60:	2300      	movs	r3, #0
 800ec62:	b510      	push	{r4, lr}
 800ec64:	4604      	mov	r4, r0
 800ec66:	e9c0 3300 	strd	r3, r3, [r0]
 800ec6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ec6e:	6083      	str	r3, [r0, #8]
 800ec70:	8181      	strh	r1, [r0, #12]
 800ec72:	6643      	str	r3, [r0, #100]	@ 0x64
 800ec74:	81c2      	strh	r2, [r0, #14]
 800ec76:	6183      	str	r3, [r0, #24]
 800ec78:	4619      	mov	r1, r3
 800ec7a:	2208      	movs	r2, #8
 800ec7c:	305c      	adds	r0, #92	@ 0x5c
 800ec7e:	f000 fa33 	bl	800f0e8 <memset>
 800ec82:	4b0d      	ldr	r3, [pc, #52]	@ (800ecb8 <std+0x58>)
 800ec84:	6263      	str	r3, [r4, #36]	@ 0x24
 800ec86:	4b0d      	ldr	r3, [pc, #52]	@ (800ecbc <std+0x5c>)
 800ec88:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ec8a:	4b0d      	ldr	r3, [pc, #52]	@ (800ecc0 <std+0x60>)
 800ec8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ec8e:	4b0d      	ldr	r3, [pc, #52]	@ (800ecc4 <std+0x64>)
 800ec90:	6323      	str	r3, [r4, #48]	@ 0x30
 800ec92:	4b0d      	ldr	r3, [pc, #52]	@ (800ecc8 <std+0x68>)
 800ec94:	6224      	str	r4, [r4, #32]
 800ec96:	429c      	cmp	r4, r3
 800ec98:	d006      	beq.n	800eca8 <std+0x48>
 800ec9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ec9e:	4294      	cmp	r4, r2
 800eca0:	d002      	beq.n	800eca8 <std+0x48>
 800eca2:	33d0      	adds	r3, #208	@ 0xd0
 800eca4:	429c      	cmp	r4, r3
 800eca6:	d105      	bne.n	800ecb4 <std+0x54>
 800eca8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ecac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ecb0:	f000 baa2 	b.w	800f1f8 <__retarget_lock_init_recursive>
 800ecb4:	bd10      	pop	{r4, pc}
 800ecb6:	bf00      	nop
 800ecb8:	0800ef05 	.word	0x0800ef05
 800ecbc:	0800ef27 	.word	0x0800ef27
 800ecc0:	0800ef5f 	.word	0x0800ef5f
 800ecc4:	0800ef83 	.word	0x0800ef83
 800ecc8:	2405a3b8 	.word	0x2405a3b8

0800eccc <stdio_exit_handler>:
 800eccc:	4a02      	ldr	r2, [pc, #8]	@ (800ecd8 <stdio_exit_handler+0xc>)
 800ecce:	4903      	ldr	r1, [pc, #12]	@ (800ecdc <stdio_exit_handler+0x10>)
 800ecd0:	4803      	ldr	r0, [pc, #12]	@ (800ece0 <stdio_exit_handler+0x14>)
 800ecd2:	f000 b869 	b.w	800eda8 <_fwalk_sglue>
 800ecd6:	bf00      	nop
 800ecd8:	240012a0 	.word	0x240012a0
 800ecdc:	08010889 	.word	0x08010889
 800ece0:	240012b0 	.word	0x240012b0

0800ece4 <cleanup_stdio>:
 800ece4:	6841      	ldr	r1, [r0, #4]
 800ece6:	4b0c      	ldr	r3, [pc, #48]	@ (800ed18 <cleanup_stdio+0x34>)
 800ece8:	4299      	cmp	r1, r3
 800ecea:	b510      	push	{r4, lr}
 800ecec:	4604      	mov	r4, r0
 800ecee:	d001      	beq.n	800ecf4 <cleanup_stdio+0x10>
 800ecf0:	f001 fdca 	bl	8010888 <_fflush_r>
 800ecf4:	68a1      	ldr	r1, [r4, #8]
 800ecf6:	4b09      	ldr	r3, [pc, #36]	@ (800ed1c <cleanup_stdio+0x38>)
 800ecf8:	4299      	cmp	r1, r3
 800ecfa:	d002      	beq.n	800ed02 <cleanup_stdio+0x1e>
 800ecfc:	4620      	mov	r0, r4
 800ecfe:	f001 fdc3 	bl	8010888 <_fflush_r>
 800ed02:	68e1      	ldr	r1, [r4, #12]
 800ed04:	4b06      	ldr	r3, [pc, #24]	@ (800ed20 <cleanup_stdio+0x3c>)
 800ed06:	4299      	cmp	r1, r3
 800ed08:	d004      	beq.n	800ed14 <cleanup_stdio+0x30>
 800ed0a:	4620      	mov	r0, r4
 800ed0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed10:	f001 bdba 	b.w	8010888 <_fflush_r>
 800ed14:	bd10      	pop	{r4, pc}
 800ed16:	bf00      	nop
 800ed18:	2405a3b8 	.word	0x2405a3b8
 800ed1c:	2405a420 	.word	0x2405a420
 800ed20:	2405a488 	.word	0x2405a488

0800ed24 <global_stdio_init.part.0>:
 800ed24:	b510      	push	{r4, lr}
 800ed26:	4b0b      	ldr	r3, [pc, #44]	@ (800ed54 <global_stdio_init.part.0+0x30>)
 800ed28:	4c0b      	ldr	r4, [pc, #44]	@ (800ed58 <global_stdio_init.part.0+0x34>)
 800ed2a:	4a0c      	ldr	r2, [pc, #48]	@ (800ed5c <global_stdio_init.part.0+0x38>)
 800ed2c:	601a      	str	r2, [r3, #0]
 800ed2e:	4620      	mov	r0, r4
 800ed30:	2200      	movs	r2, #0
 800ed32:	2104      	movs	r1, #4
 800ed34:	f7ff ff94 	bl	800ec60 <std>
 800ed38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ed3c:	2201      	movs	r2, #1
 800ed3e:	2109      	movs	r1, #9
 800ed40:	f7ff ff8e 	bl	800ec60 <std>
 800ed44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ed48:	2202      	movs	r2, #2
 800ed4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed4e:	2112      	movs	r1, #18
 800ed50:	f7ff bf86 	b.w	800ec60 <std>
 800ed54:	2405a4f0 	.word	0x2405a4f0
 800ed58:	2405a3b8 	.word	0x2405a3b8
 800ed5c:	0800eccd 	.word	0x0800eccd

0800ed60 <__sfp_lock_acquire>:
 800ed60:	4801      	ldr	r0, [pc, #4]	@ (800ed68 <__sfp_lock_acquire+0x8>)
 800ed62:	f000 ba4a 	b.w	800f1fa <__retarget_lock_acquire_recursive>
 800ed66:	bf00      	nop
 800ed68:	2405a4f9 	.word	0x2405a4f9

0800ed6c <__sfp_lock_release>:
 800ed6c:	4801      	ldr	r0, [pc, #4]	@ (800ed74 <__sfp_lock_release+0x8>)
 800ed6e:	f000 ba45 	b.w	800f1fc <__retarget_lock_release_recursive>
 800ed72:	bf00      	nop
 800ed74:	2405a4f9 	.word	0x2405a4f9

0800ed78 <__sinit>:
 800ed78:	b510      	push	{r4, lr}
 800ed7a:	4604      	mov	r4, r0
 800ed7c:	f7ff fff0 	bl	800ed60 <__sfp_lock_acquire>
 800ed80:	6a23      	ldr	r3, [r4, #32]
 800ed82:	b11b      	cbz	r3, 800ed8c <__sinit+0x14>
 800ed84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed88:	f7ff bff0 	b.w	800ed6c <__sfp_lock_release>
 800ed8c:	4b04      	ldr	r3, [pc, #16]	@ (800eda0 <__sinit+0x28>)
 800ed8e:	6223      	str	r3, [r4, #32]
 800ed90:	4b04      	ldr	r3, [pc, #16]	@ (800eda4 <__sinit+0x2c>)
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d1f5      	bne.n	800ed84 <__sinit+0xc>
 800ed98:	f7ff ffc4 	bl	800ed24 <global_stdio_init.part.0>
 800ed9c:	e7f2      	b.n	800ed84 <__sinit+0xc>
 800ed9e:	bf00      	nop
 800eda0:	0800ece5 	.word	0x0800ece5
 800eda4:	2405a4f0 	.word	0x2405a4f0

0800eda8 <_fwalk_sglue>:
 800eda8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edac:	4607      	mov	r7, r0
 800edae:	4688      	mov	r8, r1
 800edb0:	4614      	mov	r4, r2
 800edb2:	2600      	movs	r6, #0
 800edb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800edb8:	f1b9 0901 	subs.w	r9, r9, #1
 800edbc:	d505      	bpl.n	800edca <_fwalk_sglue+0x22>
 800edbe:	6824      	ldr	r4, [r4, #0]
 800edc0:	2c00      	cmp	r4, #0
 800edc2:	d1f7      	bne.n	800edb4 <_fwalk_sglue+0xc>
 800edc4:	4630      	mov	r0, r6
 800edc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edca:	89ab      	ldrh	r3, [r5, #12]
 800edcc:	2b01      	cmp	r3, #1
 800edce:	d907      	bls.n	800ede0 <_fwalk_sglue+0x38>
 800edd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800edd4:	3301      	adds	r3, #1
 800edd6:	d003      	beq.n	800ede0 <_fwalk_sglue+0x38>
 800edd8:	4629      	mov	r1, r5
 800edda:	4638      	mov	r0, r7
 800eddc:	47c0      	blx	r8
 800edde:	4306      	orrs	r6, r0
 800ede0:	3568      	adds	r5, #104	@ 0x68
 800ede2:	e7e9      	b.n	800edb8 <_fwalk_sglue+0x10>

0800ede4 <iprintf>:
 800ede4:	b40f      	push	{r0, r1, r2, r3}
 800ede6:	b507      	push	{r0, r1, r2, lr}
 800ede8:	4906      	ldr	r1, [pc, #24]	@ (800ee04 <iprintf+0x20>)
 800edea:	ab04      	add	r3, sp, #16
 800edec:	6808      	ldr	r0, [r1, #0]
 800edee:	f853 2b04 	ldr.w	r2, [r3], #4
 800edf2:	6881      	ldr	r1, [r0, #8]
 800edf4:	9301      	str	r3, [sp, #4]
 800edf6:	f001 fa1d 	bl	8010234 <_vfiprintf_r>
 800edfa:	b003      	add	sp, #12
 800edfc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee00:	b004      	add	sp, #16
 800ee02:	4770      	bx	lr
 800ee04:	240012ac 	.word	0x240012ac

0800ee08 <_puts_r>:
 800ee08:	6a03      	ldr	r3, [r0, #32]
 800ee0a:	b570      	push	{r4, r5, r6, lr}
 800ee0c:	6884      	ldr	r4, [r0, #8]
 800ee0e:	4605      	mov	r5, r0
 800ee10:	460e      	mov	r6, r1
 800ee12:	b90b      	cbnz	r3, 800ee18 <_puts_r+0x10>
 800ee14:	f7ff ffb0 	bl	800ed78 <__sinit>
 800ee18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ee1a:	07db      	lsls	r3, r3, #31
 800ee1c:	d405      	bmi.n	800ee2a <_puts_r+0x22>
 800ee1e:	89a3      	ldrh	r3, [r4, #12]
 800ee20:	0598      	lsls	r0, r3, #22
 800ee22:	d402      	bmi.n	800ee2a <_puts_r+0x22>
 800ee24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ee26:	f000 f9e8 	bl	800f1fa <__retarget_lock_acquire_recursive>
 800ee2a:	89a3      	ldrh	r3, [r4, #12]
 800ee2c:	0719      	lsls	r1, r3, #28
 800ee2e:	d502      	bpl.n	800ee36 <_puts_r+0x2e>
 800ee30:	6923      	ldr	r3, [r4, #16]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d135      	bne.n	800eea2 <_puts_r+0x9a>
 800ee36:	4621      	mov	r1, r4
 800ee38:	4628      	mov	r0, r5
 800ee3a:	f000 f8e5 	bl	800f008 <__swsetup_r>
 800ee3e:	b380      	cbz	r0, 800eea2 <_puts_r+0x9a>
 800ee40:	f04f 35ff 	mov.w	r5, #4294967295
 800ee44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ee46:	07da      	lsls	r2, r3, #31
 800ee48:	d405      	bmi.n	800ee56 <_puts_r+0x4e>
 800ee4a:	89a3      	ldrh	r3, [r4, #12]
 800ee4c:	059b      	lsls	r3, r3, #22
 800ee4e:	d402      	bmi.n	800ee56 <_puts_r+0x4e>
 800ee50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ee52:	f000 f9d3 	bl	800f1fc <__retarget_lock_release_recursive>
 800ee56:	4628      	mov	r0, r5
 800ee58:	bd70      	pop	{r4, r5, r6, pc}
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	da04      	bge.n	800ee68 <_puts_r+0x60>
 800ee5e:	69a2      	ldr	r2, [r4, #24]
 800ee60:	429a      	cmp	r2, r3
 800ee62:	dc17      	bgt.n	800ee94 <_puts_r+0x8c>
 800ee64:	290a      	cmp	r1, #10
 800ee66:	d015      	beq.n	800ee94 <_puts_r+0x8c>
 800ee68:	6823      	ldr	r3, [r4, #0]
 800ee6a:	1c5a      	adds	r2, r3, #1
 800ee6c:	6022      	str	r2, [r4, #0]
 800ee6e:	7019      	strb	r1, [r3, #0]
 800ee70:	68a3      	ldr	r3, [r4, #8]
 800ee72:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ee76:	3b01      	subs	r3, #1
 800ee78:	60a3      	str	r3, [r4, #8]
 800ee7a:	2900      	cmp	r1, #0
 800ee7c:	d1ed      	bne.n	800ee5a <_puts_r+0x52>
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	da11      	bge.n	800eea6 <_puts_r+0x9e>
 800ee82:	4622      	mov	r2, r4
 800ee84:	210a      	movs	r1, #10
 800ee86:	4628      	mov	r0, r5
 800ee88:	f000 f87f 	bl	800ef8a <__swbuf_r>
 800ee8c:	3001      	adds	r0, #1
 800ee8e:	d0d7      	beq.n	800ee40 <_puts_r+0x38>
 800ee90:	250a      	movs	r5, #10
 800ee92:	e7d7      	b.n	800ee44 <_puts_r+0x3c>
 800ee94:	4622      	mov	r2, r4
 800ee96:	4628      	mov	r0, r5
 800ee98:	f000 f877 	bl	800ef8a <__swbuf_r>
 800ee9c:	3001      	adds	r0, #1
 800ee9e:	d1e7      	bne.n	800ee70 <_puts_r+0x68>
 800eea0:	e7ce      	b.n	800ee40 <_puts_r+0x38>
 800eea2:	3e01      	subs	r6, #1
 800eea4:	e7e4      	b.n	800ee70 <_puts_r+0x68>
 800eea6:	6823      	ldr	r3, [r4, #0]
 800eea8:	1c5a      	adds	r2, r3, #1
 800eeaa:	6022      	str	r2, [r4, #0]
 800eeac:	220a      	movs	r2, #10
 800eeae:	701a      	strb	r2, [r3, #0]
 800eeb0:	e7ee      	b.n	800ee90 <_puts_r+0x88>
	...

0800eeb4 <puts>:
 800eeb4:	4b02      	ldr	r3, [pc, #8]	@ (800eec0 <puts+0xc>)
 800eeb6:	4601      	mov	r1, r0
 800eeb8:	6818      	ldr	r0, [r3, #0]
 800eeba:	f7ff bfa5 	b.w	800ee08 <_puts_r>
 800eebe:	bf00      	nop
 800eec0:	240012ac 	.word	0x240012ac

0800eec4 <siprintf>:
 800eec4:	b40e      	push	{r1, r2, r3}
 800eec6:	b500      	push	{lr}
 800eec8:	b09c      	sub	sp, #112	@ 0x70
 800eeca:	ab1d      	add	r3, sp, #116	@ 0x74
 800eecc:	9002      	str	r0, [sp, #8]
 800eece:	9006      	str	r0, [sp, #24]
 800eed0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800eed4:	4809      	ldr	r0, [pc, #36]	@ (800eefc <siprintf+0x38>)
 800eed6:	9107      	str	r1, [sp, #28]
 800eed8:	9104      	str	r1, [sp, #16]
 800eeda:	4909      	ldr	r1, [pc, #36]	@ (800ef00 <siprintf+0x3c>)
 800eedc:	f853 2b04 	ldr.w	r2, [r3], #4
 800eee0:	9105      	str	r1, [sp, #20]
 800eee2:	6800      	ldr	r0, [r0, #0]
 800eee4:	9301      	str	r3, [sp, #4]
 800eee6:	a902      	add	r1, sp, #8
 800eee8:	f001 f87e 	bl	800ffe8 <_svfiprintf_r>
 800eeec:	9b02      	ldr	r3, [sp, #8]
 800eeee:	2200      	movs	r2, #0
 800eef0:	701a      	strb	r2, [r3, #0]
 800eef2:	b01c      	add	sp, #112	@ 0x70
 800eef4:	f85d eb04 	ldr.w	lr, [sp], #4
 800eef8:	b003      	add	sp, #12
 800eefa:	4770      	bx	lr
 800eefc:	240012ac 	.word	0x240012ac
 800ef00:	ffff0208 	.word	0xffff0208

0800ef04 <__sread>:
 800ef04:	b510      	push	{r4, lr}
 800ef06:	460c      	mov	r4, r1
 800ef08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef0c:	f000 f916 	bl	800f13c <_read_r>
 800ef10:	2800      	cmp	r0, #0
 800ef12:	bfab      	itete	ge
 800ef14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ef16:	89a3      	ldrhlt	r3, [r4, #12]
 800ef18:	181b      	addge	r3, r3, r0
 800ef1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ef1e:	bfac      	ite	ge
 800ef20:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ef22:	81a3      	strhlt	r3, [r4, #12]
 800ef24:	bd10      	pop	{r4, pc}

0800ef26 <__swrite>:
 800ef26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef2a:	461f      	mov	r7, r3
 800ef2c:	898b      	ldrh	r3, [r1, #12]
 800ef2e:	05db      	lsls	r3, r3, #23
 800ef30:	4605      	mov	r5, r0
 800ef32:	460c      	mov	r4, r1
 800ef34:	4616      	mov	r6, r2
 800ef36:	d505      	bpl.n	800ef44 <__swrite+0x1e>
 800ef38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef3c:	2302      	movs	r3, #2
 800ef3e:	2200      	movs	r2, #0
 800ef40:	f000 f8ea 	bl	800f118 <_lseek_r>
 800ef44:	89a3      	ldrh	r3, [r4, #12]
 800ef46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ef4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ef4e:	81a3      	strh	r3, [r4, #12]
 800ef50:	4632      	mov	r2, r6
 800ef52:	463b      	mov	r3, r7
 800ef54:	4628      	mov	r0, r5
 800ef56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef5a:	f000 b911 	b.w	800f180 <_write_r>

0800ef5e <__sseek>:
 800ef5e:	b510      	push	{r4, lr}
 800ef60:	460c      	mov	r4, r1
 800ef62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef66:	f000 f8d7 	bl	800f118 <_lseek_r>
 800ef6a:	1c43      	adds	r3, r0, #1
 800ef6c:	89a3      	ldrh	r3, [r4, #12]
 800ef6e:	bf15      	itete	ne
 800ef70:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ef72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ef76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ef7a:	81a3      	strheq	r3, [r4, #12]
 800ef7c:	bf18      	it	ne
 800ef7e:	81a3      	strhne	r3, [r4, #12]
 800ef80:	bd10      	pop	{r4, pc}

0800ef82 <__sclose>:
 800ef82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef86:	f000 b8b7 	b.w	800f0f8 <_close_r>

0800ef8a <__swbuf_r>:
 800ef8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef8c:	460e      	mov	r6, r1
 800ef8e:	4614      	mov	r4, r2
 800ef90:	4605      	mov	r5, r0
 800ef92:	b118      	cbz	r0, 800ef9c <__swbuf_r+0x12>
 800ef94:	6a03      	ldr	r3, [r0, #32]
 800ef96:	b90b      	cbnz	r3, 800ef9c <__swbuf_r+0x12>
 800ef98:	f7ff feee 	bl	800ed78 <__sinit>
 800ef9c:	69a3      	ldr	r3, [r4, #24]
 800ef9e:	60a3      	str	r3, [r4, #8]
 800efa0:	89a3      	ldrh	r3, [r4, #12]
 800efa2:	071a      	lsls	r2, r3, #28
 800efa4:	d501      	bpl.n	800efaa <__swbuf_r+0x20>
 800efa6:	6923      	ldr	r3, [r4, #16]
 800efa8:	b943      	cbnz	r3, 800efbc <__swbuf_r+0x32>
 800efaa:	4621      	mov	r1, r4
 800efac:	4628      	mov	r0, r5
 800efae:	f000 f82b 	bl	800f008 <__swsetup_r>
 800efb2:	b118      	cbz	r0, 800efbc <__swbuf_r+0x32>
 800efb4:	f04f 37ff 	mov.w	r7, #4294967295
 800efb8:	4638      	mov	r0, r7
 800efba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efbc:	6823      	ldr	r3, [r4, #0]
 800efbe:	6922      	ldr	r2, [r4, #16]
 800efc0:	1a98      	subs	r0, r3, r2
 800efc2:	6963      	ldr	r3, [r4, #20]
 800efc4:	b2f6      	uxtb	r6, r6
 800efc6:	4283      	cmp	r3, r0
 800efc8:	4637      	mov	r7, r6
 800efca:	dc05      	bgt.n	800efd8 <__swbuf_r+0x4e>
 800efcc:	4621      	mov	r1, r4
 800efce:	4628      	mov	r0, r5
 800efd0:	f001 fc5a 	bl	8010888 <_fflush_r>
 800efd4:	2800      	cmp	r0, #0
 800efd6:	d1ed      	bne.n	800efb4 <__swbuf_r+0x2a>
 800efd8:	68a3      	ldr	r3, [r4, #8]
 800efda:	3b01      	subs	r3, #1
 800efdc:	60a3      	str	r3, [r4, #8]
 800efde:	6823      	ldr	r3, [r4, #0]
 800efe0:	1c5a      	adds	r2, r3, #1
 800efe2:	6022      	str	r2, [r4, #0]
 800efe4:	701e      	strb	r6, [r3, #0]
 800efe6:	6962      	ldr	r2, [r4, #20]
 800efe8:	1c43      	adds	r3, r0, #1
 800efea:	429a      	cmp	r2, r3
 800efec:	d004      	beq.n	800eff8 <__swbuf_r+0x6e>
 800efee:	89a3      	ldrh	r3, [r4, #12]
 800eff0:	07db      	lsls	r3, r3, #31
 800eff2:	d5e1      	bpl.n	800efb8 <__swbuf_r+0x2e>
 800eff4:	2e0a      	cmp	r6, #10
 800eff6:	d1df      	bne.n	800efb8 <__swbuf_r+0x2e>
 800eff8:	4621      	mov	r1, r4
 800effa:	4628      	mov	r0, r5
 800effc:	f001 fc44 	bl	8010888 <_fflush_r>
 800f000:	2800      	cmp	r0, #0
 800f002:	d0d9      	beq.n	800efb8 <__swbuf_r+0x2e>
 800f004:	e7d6      	b.n	800efb4 <__swbuf_r+0x2a>
	...

0800f008 <__swsetup_r>:
 800f008:	b538      	push	{r3, r4, r5, lr}
 800f00a:	4b29      	ldr	r3, [pc, #164]	@ (800f0b0 <__swsetup_r+0xa8>)
 800f00c:	4605      	mov	r5, r0
 800f00e:	6818      	ldr	r0, [r3, #0]
 800f010:	460c      	mov	r4, r1
 800f012:	b118      	cbz	r0, 800f01c <__swsetup_r+0x14>
 800f014:	6a03      	ldr	r3, [r0, #32]
 800f016:	b90b      	cbnz	r3, 800f01c <__swsetup_r+0x14>
 800f018:	f7ff feae 	bl	800ed78 <__sinit>
 800f01c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f020:	0719      	lsls	r1, r3, #28
 800f022:	d422      	bmi.n	800f06a <__swsetup_r+0x62>
 800f024:	06da      	lsls	r2, r3, #27
 800f026:	d407      	bmi.n	800f038 <__swsetup_r+0x30>
 800f028:	2209      	movs	r2, #9
 800f02a:	602a      	str	r2, [r5, #0]
 800f02c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f030:	81a3      	strh	r3, [r4, #12]
 800f032:	f04f 30ff 	mov.w	r0, #4294967295
 800f036:	e033      	b.n	800f0a0 <__swsetup_r+0x98>
 800f038:	0758      	lsls	r0, r3, #29
 800f03a:	d512      	bpl.n	800f062 <__swsetup_r+0x5a>
 800f03c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f03e:	b141      	cbz	r1, 800f052 <__swsetup_r+0x4a>
 800f040:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f044:	4299      	cmp	r1, r3
 800f046:	d002      	beq.n	800f04e <__swsetup_r+0x46>
 800f048:	4628      	mov	r0, r5
 800f04a:	f000 f8ed 	bl	800f228 <_free_r>
 800f04e:	2300      	movs	r3, #0
 800f050:	6363      	str	r3, [r4, #52]	@ 0x34
 800f052:	89a3      	ldrh	r3, [r4, #12]
 800f054:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f058:	81a3      	strh	r3, [r4, #12]
 800f05a:	2300      	movs	r3, #0
 800f05c:	6063      	str	r3, [r4, #4]
 800f05e:	6923      	ldr	r3, [r4, #16]
 800f060:	6023      	str	r3, [r4, #0]
 800f062:	89a3      	ldrh	r3, [r4, #12]
 800f064:	f043 0308 	orr.w	r3, r3, #8
 800f068:	81a3      	strh	r3, [r4, #12]
 800f06a:	6923      	ldr	r3, [r4, #16]
 800f06c:	b94b      	cbnz	r3, 800f082 <__swsetup_r+0x7a>
 800f06e:	89a3      	ldrh	r3, [r4, #12]
 800f070:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f074:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f078:	d003      	beq.n	800f082 <__swsetup_r+0x7a>
 800f07a:	4621      	mov	r1, r4
 800f07c:	4628      	mov	r0, r5
 800f07e:	f001 fc51 	bl	8010924 <__smakebuf_r>
 800f082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f086:	f013 0201 	ands.w	r2, r3, #1
 800f08a:	d00a      	beq.n	800f0a2 <__swsetup_r+0x9a>
 800f08c:	2200      	movs	r2, #0
 800f08e:	60a2      	str	r2, [r4, #8]
 800f090:	6962      	ldr	r2, [r4, #20]
 800f092:	4252      	negs	r2, r2
 800f094:	61a2      	str	r2, [r4, #24]
 800f096:	6922      	ldr	r2, [r4, #16]
 800f098:	b942      	cbnz	r2, 800f0ac <__swsetup_r+0xa4>
 800f09a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f09e:	d1c5      	bne.n	800f02c <__swsetup_r+0x24>
 800f0a0:	bd38      	pop	{r3, r4, r5, pc}
 800f0a2:	0799      	lsls	r1, r3, #30
 800f0a4:	bf58      	it	pl
 800f0a6:	6962      	ldrpl	r2, [r4, #20]
 800f0a8:	60a2      	str	r2, [r4, #8]
 800f0aa:	e7f4      	b.n	800f096 <__swsetup_r+0x8e>
 800f0ac:	2000      	movs	r0, #0
 800f0ae:	e7f7      	b.n	800f0a0 <__swsetup_r+0x98>
 800f0b0:	240012ac 	.word	0x240012ac

0800f0b4 <memmove>:
 800f0b4:	4288      	cmp	r0, r1
 800f0b6:	b510      	push	{r4, lr}
 800f0b8:	eb01 0402 	add.w	r4, r1, r2
 800f0bc:	d902      	bls.n	800f0c4 <memmove+0x10>
 800f0be:	4284      	cmp	r4, r0
 800f0c0:	4623      	mov	r3, r4
 800f0c2:	d807      	bhi.n	800f0d4 <memmove+0x20>
 800f0c4:	1e43      	subs	r3, r0, #1
 800f0c6:	42a1      	cmp	r1, r4
 800f0c8:	d008      	beq.n	800f0dc <memmove+0x28>
 800f0ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f0ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f0d2:	e7f8      	b.n	800f0c6 <memmove+0x12>
 800f0d4:	4402      	add	r2, r0
 800f0d6:	4601      	mov	r1, r0
 800f0d8:	428a      	cmp	r2, r1
 800f0da:	d100      	bne.n	800f0de <memmove+0x2a>
 800f0dc:	bd10      	pop	{r4, pc}
 800f0de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f0e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f0e6:	e7f7      	b.n	800f0d8 <memmove+0x24>

0800f0e8 <memset>:
 800f0e8:	4402      	add	r2, r0
 800f0ea:	4603      	mov	r3, r0
 800f0ec:	4293      	cmp	r3, r2
 800f0ee:	d100      	bne.n	800f0f2 <memset+0xa>
 800f0f0:	4770      	bx	lr
 800f0f2:	f803 1b01 	strb.w	r1, [r3], #1
 800f0f6:	e7f9      	b.n	800f0ec <memset+0x4>

0800f0f8 <_close_r>:
 800f0f8:	b538      	push	{r3, r4, r5, lr}
 800f0fa:	4d06      	ldr	r5, [pc, #24]	@ (800f114 <_close_r+0x1c>)
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	4604      	mov	r4, r0
 800f100:	4608      	mov	r0, r1
 800f102:	602b      	str	r3, [r5, #0]
 800f104:	f002 fe5c 	bl	8011dc0 <_close>
 800f108:	1c43      	adds	r3, r0, #1
 800f10a:	d102      	bne.n	800f112 <_close_r+0x1a>
 800f10c:	682b      	ldr	r3, [r5, #0]
 800f10e:	b103      	cbz	r3, 800f112 <_close_r+0x1a>
 800f110:	6023      	str	r3, [r4, #0]
 800f112:	bd38      	pop	{r3, r4, r5, pc}
 800f114:	2405a4f4 	.word	0x2405a4f4

0800f118 <_lseek_r>:
 800f118:	b538      	push	{r3, r4, r5, lr}
 800f11a:	4d07      	ldr	r5, [pc, #28]	@ (800f138 <_lseek_r+0x20>)
 800f11c:	4604      	mov	r4, r0
 800f11e:	4608      	mov	r0, r1
 800f120:	4611      	mov	r1, r2
 800f122:	2200      	movs	r2, #0
 800f124:	602a      	str	r2, [r5, #0]
 800f126:	461a      	mov	r2, r3
 800f128:	f002 fe72 	bl	8011e10 <_lseek>
 800f12c:	1c43      	adds	r3, r0, #1
 800f12e:	d102      	bne.n	800f136 <_lseek_r+0x1e>
 800f130:	682b      	ldr	r3, [r5, #0]
 800f132:	b103      	cbz	r3, 800f136 <_lseek_r+0x1e>
 800f134:	6023      	str	r3, [r4, #0]
 800f136:	bd38      	pop	{r3, r4, r5, pc}
 800f138:	2405a4f4 	.word	0x2405a4f4

0800f13c <_read_r>:
 800f13c:	b538      	push	{r3, r4, r5, lr}
 800f13e:	4d07      	ldr	r5, [pc, #28]	@ (800f15c <_read_r+0x20>)
 800f140:	4604      	mov	r4, r0
 800f142:	4608      	mov	r0, r1
 800f144:	4611      	mov	r1, r2
 800f146:	2200      	movs	r2, #0
 800f148:	602a      	str	r2, [r5, #0]
 800f14a:	461a      	mov	r2, r3
 800f14c:	f002 fe68 	bl	8011e20 <_read>
 800f150:	1c43      	adds	r3, r0, #1
 800f152:	d102      	bne.n	800f15a <_read_r+0x1e>
 800f154:	682b      	ldr	r3, [r5, #0]
 800f156:	b103      	cbz	r3, 800f15a <_read_r+0x1e>
 800f158:	6023      	str	r3, [r4, #0]
 800f15a:	bd38      	pop	{r3, r4, r5, pc}
 800f15c:	2405a4f4 	.word	0x2405a4f4

0800f160 <_sbrk_r>:
 800f160:	b538      	push	{r3, r4, r5, lr}
 800f162:	4d06      	ldr	r5, [pc, #24]	@ (800f17c <_sbrk_r+0x1c>)
 800f164:	2300      	movs	r3, #0
 800f166:	4604      	mov	r4, r0
 800f168:	4608      	mov	r0, r1
 800f16a:	602b      	str	r3, [r5, #0]
 800f16c:	f7f2 f8a0 	bl	80012b0 <_sbrk>
 800f170:	1c43      	adds	r3, r0, #1
 800f172:	d102      	bne.n	800f17a <_sbrk_r+0x1a>
 800f174:	682b      	ldr	r3, [r5, #0]
 800f176:	b103      	cbz	r3, 800f17a <_sbrk_r+0x1a>
 800f178:	6023      	str	r3, [r4, #0]
 800f17a:	bd38      	pop	{r3, r4, r5, pc}
 800f17c:	2405a4f4 	.word	0x2405a4f4

0800f180 <_write_r>:
 800f180:	b538      	push	{r3, r4, r5, lr}
 800f182:	4d07      	ldr	r5, [pc, #28]	@ (800f1a0 <_write_r+0x20>)
 800f184:	4604      	mov	r4, r0
 800f186:	4608      	mov	r0, r1
 800f188:	4611      	mov	r1, r2
 800f18a:	2200      	movs	r2, #0
 800f18c:	602a      	str	r2, [r5, #0]
 800f18e:	461a      	mov	r2, r3
 800f190:	f002 fe4e 	bl	8011e30 <_write>
 800f194:	1c43      	adds	r3, r0, #1
 800f196:	d102      	bne.n	800f19e <_write_r+0x1e>
 800f198:	682b      	ldr	r3, [r5, #0]
 800f19a:	b103      	cbz	r3, 800f19e <_write_r+0x1e>
 800f19c:	6023      	str	r3, [r4, #0]
 800f19e:	bd38      	pop	{r3, r4, r5, pc}
 800f1a0:	2405a4f4 	.word	0x2405a4f4

0800f1a4 <__errno>:
 800f1a4:	4b01      	ldr	r3, [pc, #4]	@ (800f1ac <__errno+0x8>)
 800f1a6:	6818      	ldr	r0, [r3, #0]
 800f1a8:	4770      	bx	lr
 800f1aa:	bf00      	nop
 800f1ac:	240012ac 	.word	0x240012ac

0800f1b0 <__libc_init_array>:
 800f1b0:	b570      	push	{r4, r5, r6, lr}
 800f1b2:	4d0d      	ldr	r5, [pc, #52]	@ (800f1e8 <__libc_init_array+0x38>)
 800f1b4:	4c0d      	ldr	r4, [pc, #52]	@ (800f1ec <__libc_init_array+0x3c>)
 800f1b6:	1b64      	subs	r4, r4, r5
 800f1b8:	10a4      	asrs	r4, r4, #2
 800f1ba:	2600      	movs	r6, #0
 800f1bc:	42a6      	cmp	r6, r4
 800f1be:	d109      	bne.n	800f1d4 <__libc_init_array+0x24>
 800f1c0:	4d0b      	ldr	r5, [pc, #44]	@ (800f1f0 <__libc_init_array+0x40>)
 800f1c2:	4c0c      	ldr	r4, [pc, #48]	@ (800f1f4 <__libc_init_array+0x44>)
 800f1c4:	f002 fe3e 	bl	8011e44 <_init>
 800f1c8:	1b64      	subs	r4, r4, r5
 800f1ca:	10a4      	asrs	r4, r4, #2
 800f1cc:	2600      	movs	r6, #0
 800f1ce:	42a6      	cmp	r6, r4
 800f1d0:	d105      	bne.n	800f1de <__libc_init_array+0x2e>
 800f1d2:	bd70      	pop	{r4, r5, r6, pc}
 800f1d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1d8:	4798      	blx	r3
 800f1da:	3601      	adds	r6, #1
 800f1dc:	e7ee      	b.n	800f1bc <__libc_init_array+0xc>
 800f1de:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1e2:	4798      	blx	r3
 800f1e4:	3601      	adds	r6, #1
 800f1e6:	e7f2      	b.n	800f1ce <__libc_init_array+0x1e>
 800f1e8:	0801e938 	.word	0x0801e938
 800f1ec:	0801e938 	.word	0x0801e938
 800f1f0:	0801e938 	.word	0x0801e938
 800f1f4:	0801e93c 	.word	0x0801e93c

0800f1f8 <__retarget_lock_init_recursive>:
 800f1f8:	4770      	bx	lr

0800f1fa <__retarget_lock_acquire_recursive>:
 800f1fa:	4770      	bx	lr

0800f1fc <__retarget_lock_release_recursive>:
 800f1fc:	4770      	bx	lr

0800f1fe <memcpy>:
 800f1fe:	440a      	add	r2, r1
 800f200:	4291      	cmp	r1, r2
 800f202:	f100 33ff 	add.w	r3, r0, #4294967295
 800f206:	d100      	bne.n	800f20a <memcpy+0xc>
 800f208:	4770      	bx	lr
 800f20a:	b510      	push	{r4, lr}
 800f20c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f210:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f214:	4291      	cmp	r1, r2
 800f216:	d1f9      	bne.n	800f20c <memcpy+0xe>
 800f218:	bd10      	pop	{r4, pc}
	...

0800f21c <nanf>:
 800f21c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f224 <nanf+0x8>
 800f220:	4770      	bx	lr
 800f222:	bf00      	nop
 800f224:	7fc00000 	.word	0x7fc00000

0800f228 <_free_r>:
 800f228:	b538      	push	{r3, r4, r5, lr}
 800f22a:	4605      	mov	r5, r0
 800f22c:	2900      	cmp	r1, #0
 800f22e:	d041      	beq.n	800f2b4 <_free_r+0x8c>
 800f230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f234:	1f0c      	subs	r4, r1, #4
 800f236:	2b00      	cmp	r3, #0
 800f238:	bfb8      	it	lt
 800f23a:	18e4      	addlt	r4, r4, r3
 800f23c:	f7ff faca 	bl	800e7d4 <__malloc_lock>
 800f240:	4a1d      	ldr	r2, [pc, #116]	@ (800f2b8 <_free_r+0x90>)
 800f242:	6813      	ldr	r3, [r2, #0]
 800f244:	b933      	cbnz	r3, 800f254 <_free_r+0x2c>
 800f246:	6063      	str	r3, [r4, #4]
 800f248:	6014      	str	r4, [r2, #0]
 800f24a:	4628      	mov	r0, r5
 800f24c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f250:	f7ff bac6 	b.w	800e7e0 <__malloc_unlock>
 800f254:	42a3      	cmp	r3, r4
 800f256:	d908      	bls.n	800f26a <_free_r+0x42>
 800f258:	6820      	ldr	r0, [r4, #0]
 800f25a:	1821      	adds	r1, r4, r0
 800f25c:	428b      	cmp	r3, r1
 800f25e:	bf01      	itttt	eq
 800f260:	6819      	ldreq	r1, [r3, #0]
 800f262:	685b      	ldreq	r3, [r3, #4]
 800f264:	1809      	addeq	r1, r1, r0
 800f266:	6021      	streq	r1, [r4, #0]
 800f268:	e7ed      	b.n	800f246 <_free_r+0x1e>
 800f26a:	461a      	mov	r2, r3
 800f26c:	685b      	ldr	r3, [r3, #4]
 800f26e:	b10b      	cbz	r3, 800f274 <_free_r+0x4c>
 800f270:	42a3      	cmp	r3, r4
 800f272:	d9fa      	bls.n	800f26a <_free_r+0x42>
 800f274:	6811      	ldr	r1, [r2, #0]
 800f276:	1850      	adds	r0, r2, r1
 800f278:	42a0      	cmp	r0, r4
 800f27a:	d10b      	bne.n	800f294 <_free_r+0x6c>
 800f27c:	6820      	ldr	r0, [r4, #0]
 800f27e:	4401      	add	r1, r0
 800f280:	1850      	adds	r0, r2, r1
 800f282:	4283      	cmp	r3, r0
 800f284:	6011      	str	r1, [r2, #0]
 800f286:	d1e0      	bne.n	800f24a <_free_r+0x22>
 800f288:	6818      	ldr	r0, [r3, #0]
 800f28a:	685b      	ldr	r3, [r3, #4]
 800f28c:	6053      	str	r3, [r2, #4]
 800f28e:	4408      	add	r0, r1
 800f290:	6010      	str	r0, [r2, #0]
 800f292:	e7da      	b.n	800f24a <_free_r+0x22>
 800f294:	d902      	bls.n	800f29c <_free_r+0x74>
 800f296:	230c      	movs	r3, #12
 800f298:	602b      	str	r3, [r5, #0]
 800f29a:	e7d6      	b.n	800f24a <_free_r+0x22>
 800f29c:	6820      	ldr	r0, [r4, #0]
 800f29e:	1821      	adds	r1, r4, r0
 800f2a0:	428b      	cmp	r3, r1
 800f2a2:	bf04      	itt	eq
 800f2a4:	6819      	ldreq	r1, [r3, #0]
 800f2a6:	685b      	ldreq	r3, [r3, #4]
 800f2a8:	6063      	str	r3, [r4, #4]
 800f2aa:	bf04      	itt	eq
 800f2ac:	1809      	addeq	r1, r1, r0
 800f2ae:	6021      	streq	r1, [r4, #0]
 800f2b0:	6054      	str	r4, [r2, #4]
 800f2b2:	e7ca      	b.n	800f24a <_free_r+0x22>
 800f2b4:	bd38      	pop	{r3, r4, r5, pc}
 800f2b6:	bf00      	nop
 800f2b8:	2405a3b4 	.word	0x2405a3b4

0800f2bc <_malloc_usable_size_r>:
 800f2bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f2c0:	1f18      	subs	r0, r3, #4
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	bfbc      	itt	lt
 800f2c6:	580b      	ldrlt	r3, [r1, r0]
 800f2c8:	18c0      	addlt	r0, r0, r3
 800f2ca:	4770      	bx	lr

0800f2cc <sulp>:
 800f2cc:	b570      	push	{r4, r5, r6, lr}
 800f2ce:	4604      	mov	r4, r0
 800f2d0:	460d      	mov	r5, r1
 800f2d2:	4616      	mov	r6, r2
 800f2d4:	ec45 4b10 	vmov	d0, r4, r5
 800f2d8:	f002 fa5e 	bl	8011798 <__ulp>
 800f2dc:	b17e      	cbz	r6, 800f2fe <sulp+0x32>
 800f2de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f2e2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	dd09      	ble.n	800f2fe <sulp+0x32>
 800f2ea:	051b      	lsls	r3, r3, #20
 800f2ec:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800f2f0:	2000      	movs	r0, #0
 800f2f2:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800f2f6:	ec41 0b17 	vmov	d7, r0, r1
 800f2fa:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f2fe:	bd70      	pop	{r4, r5, r6, pc}

0800f300 <_strtod_l>:
 800f300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f304:	ed2d 8b0a 	vpush	{d8-d12}
 800f308:	b097      	sub	sp, #92	@ 0x5c
 800f30a:	4688      	mov	r8, r1
 800f30c:	920e      	str	r2, [sp, #56]	@ 0x38
 800f30e:	2200      	movs	r2, #0
 800f310:	9212      	str	r2, [sp, #72]	@ 0x48
 800f312:	9005      	str	r0, [sp, #20]
 800f314:	f04f 0a00 	mov.w	sl, #0
 800f318:	f04f 0b00 	mov.w	fp, #0
 800f31c:	460a      	mov	r2, r1
 800f31e:	9211      	str	r2, [sp, #68]	@ 0x44
 800f320:	7811      	ldrb	r1, [r2, #0]
 800f322:	292b      	cmp	r1, #43	@ 0x2b
 800f324:	d04c      	beq.n	800f3c0 <_strtod_l+0xc0>
 800f326:	d839      	bhi.n	800f39c <_strtod_l+0x9c>
 800f328:	290d      	cmp	r1, #13
 800f32a:	d833      	bhi.n	800f394 <_strtod_l+0x94>
 800f32c:	2908      	cmp	r1, #8
 800f32e:	d833      	bhi.n	800f398 <_strtod_l+0x98>
 800f330:	2900      	cmp	r1, #0
 800f332:	d03c      	beq.n	800f3ae <_strtod_l+0xae>
 800f334:	2200      	movs	r2, #0
 800f336:	9208      	str	r2, [sp, #32]
 800f338:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800f33a:	782a      	ldrb	r2, [r5, #0]
 800f33c:	2a30      	cmp	r2, #48	@ 0x30
 800f33e:	f040 80b5 	bne.w	800f4ac <_strtod_l+0x1ac>
 800f342:	786a      	ldrb	r2, [r5, #1]
 800f344:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f348:	2a58      	cmp	r2, #88	@ 0x58
 800f34a:	d170      	bne.n	800f42e <_strtod_l+0x12e>
 800f34c:	9302      	str	r3, [sp, #8]
 800f34e:	9b08      	ldr	r3, [sp, #32]
 800f350:	9301      	str	r3, [sp, #4]
 800f352:	ab12      	add	r3, sp, #72	@ 0x48
 800f354:	9300      	str	r3, [sp, #0]
 800f356:	4a8b      	ldr	r2, [pc, #556]	@ (800f584 <_strtod_l+0x284>)
 800f358:	9805      	ldr	r0, [sp, #20]
 800f35a:	ab13      	add	r3, sp, #76	@ 0x4c
 800f35c:	a911      	add	r1, sp, #68	@ 0x44
 800f35e:	f001 fbc3 	bl	8010ae8 <__gethex>
 800f362:	f010 060f 	ands.w	r6, r0, #15
 800f366:	4604      	mov	r4, r0
 800f368:	d005      	beq.n	800f376 <_strtod_l+0x76>
 800f36a:	2e06      	cmp	r6, #6
 800f36c:	d12a      	bne.n	800f3c4 <_strtod_l+0xc4>
 800f36e:	3501      	adds	r5, #1
 800f370:	2300      	movs	r3, #0
 800f372:	9511      	str	r5, [sp, #68]	@ 0x44
 800f374:	9308      	str	r3, [sp, #32]
 800f376:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f378:	2b00      	cmp	r3, #0
 800f37a:	f040 852f 	bne.w	800fddc <_strtod_l+0xadc>
 800f37e:	9b08      	ldr	r3, [sp, #32]
 800f380:	ec4b ab10 	vmov	d0, sl, fp
 800f384:	b1cb      	cbz	r3, 800f3ba <_strtod_l+0xba>
 800f386:	eeb1 0b40 	vneg.f64	d0, d0
 800f38a:	b017      	add	sp, #92	@ 0x5c
 800f38c:	ecbd 8b0a 	vpop	{d8-d12}
 800f390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f394:	2920      	cmp	r1, #32
 800f396:	d1cd      	bne.n	800f334 <_strtod_l+0x34>
 800f398:	3201      	adds	r2, #1
 800f39a:	e7c0      	b.n	800f31e <_strtod_l+0x1e>
 800f39c:	292d      	cmp	r1, #45	@ 0x2d
 800f39e:	d1c9      	bne.n	800f334 <_strtod_l+0x34>
 800f3a0:	2101      	movs	r1, #1
 800f3a2:	9108      	str	r1, [sp, #32]
 800f3a4:	1c51      	adds	r1, r2, #1
 800f3a6:	9111      	str	r1, [sp, #68]	@ 0x44
 800f3a8:	7852      	ldrb	r2, [r2, #1]
 800f3aa:	2a00      	cmp	r2, #0
 800f3ac:	d1c4      	bne.n	800f338 <_strtod_l+0x38>
 800f3ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f3b0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	f040 850f 	bne.w	800fdd8 <_strtod_l+0xad8>
 800f3ba:	ec4b ab10 	vmov	d0, sl, fp
 800f3be:	e7e4      	b.n	800f38a <_strtod_l+0x8a>
 800f3c0:	2100      	movs	r1, #0
 800f3c2:	e7ee      	b.n	800f3a2 <_strtod_l+0xa2>
 800f3c4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f3c6:	b13a      	cbz	r2, 800f3d8 <_strtod_l+0xd8>
 800f3c8:	2135      	movs	r1, #53	@ 0x35
 800f3ca:	a814      	add	r0, sp, #80	@ 0x50
 800f3cc:	f002 fadb 	bl	8011986 <__copybits>
 800f3d0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f3d2:	9805      	ldr	r0, [sp, #20]
 800f3d4:	f001 feac 	bl	8011130 <_Bfree>
 800f3d8:	1e73      	subs	r3, r6, #1
 800f3da:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f3dc:	2b04      	cmp	r3, #4
 800f3de:	d806      	bhi.n	800f3ee <_strtod_l+0xee>
 800f3e0:	e8df f003 	tbb	[pc, r3]
 800f3e4:	201d0314 	.word	0x201d0314
 800f3e8:	14          	.byte	0x14
 800f3e9:	00          	.byte	0x00
 800f3ea:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800f3ee:	05e3      	lsls	r3, r4, #23
 800f3f0:	bf48      	it	mi
 800f3f2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f3f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f3fa:	0d1b      	lsrs	r3, r3, #20
 800f3fc:	051b      	lsls	r3, r3, #20
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d1b9      	bne.n	800f376 <_strtod_l+0x76>
 800f402:	f7ff fecf 	bl	800f1a4 <__errno>
 800f406:	2322      	movs	r3, #34	@ 0x22
 800f408:	6003      	str	r3, [r0, #0]
 800f40a:	e7b4      	b.n	800f376 <_strtod_l+0x76>
 800f40c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800f410:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f414:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f418:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f41c:	e7e7      	b.n	800f3ee <_strtod_l+0xee>
 800f41e:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800f58c <_strtod_l+0x28c>
 800f422:	e7e4      	b.n	800f3ee <_strtod_l+0xee>
 800f424:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f428:	f04f 3aff 	mov.w	sl, #4294967295
 800f42c:	e7df      	b.n	800f3ee <_strtod_l+0xee>
 800f42e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f430:	1c5a      	adds	r2, r3, #1
 800f432:	9211      	str	r2, [sp, #68]	@ 0x44
 800f434:	785b      	ldrb	r3, [r3, #1]
 800f436:	2b30      	cmp	r3, #48	@ 0x30
 800f438:	d0f9      	beq.n	800f42e <_strtod_l+0x12e>
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d09b      	beq.n	800f376 <_strtod_l+0x76>
 800f43e:	2301      	movs	r3, #1
 800f440:	2600      	movs	r6, #0
 800f442:	9307      	str	r3, [sp, #28]
 800f444:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f446:	930a      	str	r3, [sp, #40]	@ 0x28
 800f448:	46b1      	mov	r9, r6
 800f44a:	4635      	mov	r5, r6
 800f44c:	220a      	movs	r2, #10
 800f44e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800f450:	7804      	ldrb	r4, [r0, #0]
 800f452:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800f456:	b2d9      	uxtb	r1, r3
 800f458:	2909      	cmp	r1, #9
 800f45a:	d929      	bls.n	800f4b0 <_strtod_l+0x1b0>
 800f45c:	494a      	ldr	r1, [pc, #296]	@ (800f588 <_strtod_l+0x288>)
 800f45e:	2201      	movs	r2, #1
 800f460:	f001 fa9c 	bl	801099c <strncmp>
 800f464:	b378      	cbz	r0, 800f4c6 <_strtod_l+0x1c6>
 800f466:	2000      	movs	r0, #0
 800f468:	4622      	mov	r2, r4
 800f46a:	462b      	mov	r3, r5
 800f46c:	4607      	mov	r7, r0
 800f46e:	9006      	str	r0, [sp, #24]
 800f470:	2a65      	cmp	r2, #101	@ 0x65
 800f472:	d001      	beq.n	800f478 <_strtod_l+0x178>
 800f474:	2a45      	cmp	r2, #69	@ 0x45
 800f476:	d117      	bne.n	800f4a8 <_strtod_l+0x1a8>
 800f478:	b91b      	cbnz	r3, 800f482 <_strtod_l+0x182>
 800f47a:	9b07      	ldr	r3, [sp, #28]
 800f47c:	4303      	orrs	r3, r0
 800f47e:	d096      	beq.n	800f3ae <_strtod_l+0xae>
 800f480:	2300      	movs	r3, #0
 800f482:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800f486:	f108 0201 	add.w	r2, r8, #1
 800f48a:	9211      	str	r2, [sp, #68]	@ 0x44
 800f48c:	f898 2001 	ldrb.w	r2, [r8, #1]
 800f490:	2a2b      	cmp	r2, #43	@ 0x2b
 800f492:	d06b      	beq.n	800f56c <_strtod_l+0x26c>
 800f494:	2a2d      	cmp	r2, #45	@ 0x2d
 800f496:	d071      	beq.n	800f57c <_strtod_l+0x27c>
 800f498:	f04f 0e00 	mov.w	lr, #0
 800f49c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800f4a0:	2c09      	cmp	r4, #9
 800f4a2:	d979      	bls.n	800f598 <_strtod_l+0x298>
 800f4a4:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800f4a8:	2400      	movs	r4, #0
 800f4aa:	e094      	b.n	800f5d6 <_strtod_l+0x2d6>
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	e7c7      	b.n	800f440 <_strtod_l+0x140>
 800f4b0:	2d08      	cmp	r5, #8
 800f4b2:	f100 0001 	add.w	r0, r0, #1
 800f4b6:	bfd4      	ite	le
 800f4b8:	fb02 3909 	mlale	r9, r2, r9, r3
 800f4bc:	fb02 3606 	mlagt	r6, r2, r6, r3
 800f4c0:	3501      	adds	r5, #1
 800f4c2:	9011      	str	r0, [sp, #68]	@ 0x44
 800f4c4:	e7c3      	b.n	800f44e <_strtod_l+0x14e>
 800f4c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f4c8:	1c5a      	adds	r2, r3, #1
 800f4ca:	9211      	str	r2, [sp, #68]	@ 0x44
 800f4cc:	785a      	ldrb	r2, [r3, #1]
 800f4ce:	b375      	cbz	r5, 800f52e <_strtod_l+0x22e>
 800f4d0:	4607      	mov	r7, r0
 800f4d2:	462b      	mov	r3, r5
 800f4d4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f4d8:	2909      	cmp	r1, #9
 800f4da:	d913      	bls.n	800f504 <_strtod_l+0x204>
 800f4dc:	2101      	movs	r1, #1
 800f4de:	9106      	str	r1, [sp, #24]
 800f4e0:	e7c6      	b.n	800f470 <_strtod_l+0x170>
 800f4e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f4e4:	1c5a      	adds	r2, r3, #1
 800f4e6:	9211      	str	r2, [sp, #68]	@ 0x44
 800f4e8:	785a      	ldrb	r2, [r3, #1]
 800f4ea:	3001      	adds	r0, #1
 800f4ec:	2a30      	cmp	r2, #48	@ 0x30
 800f4ee:	d0f8      	beq.n	800f4e2 <_strtod_l+0x1e2>
 800f4f0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f4f4:	2b08      	cmp	r3, #8
 800f4f6:	f200 8476 	bhi.w	800fde6 <_strtod_l+0xae6>
 800f4fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f4fc:	930a      	str	r3, [sp, #40]	@ 0x28
 800f4fe:	4607      	mov	r7, r0
 800f500:	2000      	movs	r0, #0
 800f502:	4603      	mov	r3, r0
 800f504:	3a30      	subs	r2, #48	@ 0x30
 800f506:	f100 0101 	add.w	r1, r0, #1
 800f50a:	d023      	beq.n	800f554 <_strtod_l+0x254>
 800f50c:	440f      	add	r7, r1
 800f50e:	eb00 0c03 	add.w	ip, r0, r3
 800f512:	4619      	mov	r1, r3
 800f514:	240a      	movs	r4, #10
 800f516:	4561      	cmp	r1, ip
 800f518:	d10b      	bne.n	800f532 <_strtod_l+0x232>
 800f51a:	1c5c      	adds	r4, r3, #1
 800f51c:	4403      	add	r3, r0
 800f51e:	2b08      	cmp	r3, #8
 800f520:	4404      	add	r4, r0
 800f522:	dc11      	bgt.n	800f548 <_strtod_l+0x248>
 800f524:	230a      	movs	r3, #10
 800f526:	fb03 2909 	mla	r9, r3, r9, r2
 800f52a:	2100      	movs	r1, #0
 800f52c:	e013      	b.n	800f556 <_strtod_l+0x256>
 800f52e:	4628      	mov	r0, r5
 800f530:	e7dc      	b.n	800f4ec <_strtod_l+0x1ec>
 800f532:	2908      	cmp	r1, #8
 800f534:	f101 0101 	add.w	r1, r1, #1
 800f538:	dc02      	bgt.n	800f540 <_strtod_l+0x240>
 800f53a:	fb04 f909 	mul.w	r9, r4, r9
 800f53e:	e7ea      	b.n	800f516 <_strtod_l+0x216>
 800f540:	2910      	cmp	r1, #16
 800f542:	bfd8      	it	le
 800f544:	4366      	mulle	r6, r4
 800f546:	e7e6      	b.n	800f516 <_strtod_l+0x216>
 800f548:	2b0f      	cmp	r3, #15
 800f54a:	dcee      	bgt.n	800f52a <_strtod_l+0x22a>
 800f54c:	230a      	movs	r3, #10
 800f54e:	fb03 2606 	mla	r6, r3, r6, r2
 800f552:	e7ea      	b.n	800f52a <_strtod_l+0x22a>
 800f554:	461c      	mov	r4, r3
 800f556:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f558:	1c5a      	adds	r2, r3, #1
 800f55a:	9211      	str	r2, [sp, #68]	@ 0x44
 800f55c:	785a      	ldrb	r2, [r3, #1]
 800f55e:	4608      	mov	r0, r1
 800f560:	4623      	mov	r3, r4
 800f562:	e7b7      	b.n	800f4d4 <_strtod_l+0x1d4>
 800f564:	2301      	movs	r3, #1
 800f566:	2700      	movs	r7, #0
 800f568:	9306      	str	r3, [sp, #24]
 800f56a:	e786      	b.n	800f47a <_strtod_l+0x17a>
 800f56c:	f04f 0e00 	mov.w	lr, #0
 800f570:	f108 0202 	add.w	r2, r8, #2
 800f574:	9211      	str	r2, [sp, #68]	@ 0x44
 800f576:	f898 2002 	ldrb.w	r2, [r8, #2]
 800f57a:	e78f      	b.n	800f49c <_strtod_l+0x19c>
 800f57c:	f04f 0e01 	mov.w	lr, #1
 800f580:	e7f6      	b.n	800f570 <_strtod_l+0x270>
 800f582:	bf00      	nop
 800f584:	0801e470 	.word	0x0801e470
 800f588:	0801e44d 	.word	0x0801e44d
 800f58c:	7ff00000 	.word	0x7ff00000
 800f590:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f592:	1c54      	adds	r4, r2, #1
 800f594:	9411      	str	r4, [sp, #68]	@ 0x44
 800f596:	7852      	ldrb	r2, [r2, #1]
 800f598:	2a30      	cmp	r2, #48	@ 0x30
 800f59a:	d0f9      	beq.n	800f590 <_strtod_l+0x290>
 800f59c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800f5a0:	2c08      	cmp	r4, #8
 800f5a2:	d881      	bhi.n	800f4a8 <_strtod_l+0x1a8>
 800f5a4:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800f5a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f5aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800f5ac:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f5ae:	1c51      	adds	r1, r2, #1
 800f5b0:	9111      	str	r1, [sp, #68]	@ 0x44
 800f5b2:	7852      	ldrb	r2, [r2, #1]
 800f5b4:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800f5b8:	2c09      	cmp	r4, #9
 800f5ba:	d938      	bls.n	800f62e <_strtod_l+0x32e>
 800f5bc:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800f5be:	1b0c      	subs	r4, r1, r4
 800f5c0:	2c08      	cmp	r4, #8
 800f5c2:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800f5c6:	dc02      	bgt.n	800f5ce <_strtod_l+0x2ce>
 800f5c8:	4564      	cmp	r4, ip
 800f5ca:	bfa8      	it	ge
 800f5cc:	4664      	movge	r4, ip
 800f5ce:	f1be 0f00 	cmp.w	lr, #0
 800f5d2:	d000      	beq.n	800f5d6 <_strtod_l+0x2d6>
 800f5d4:	4264      	negs	r4, r4
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d14e      	bne.n	800f678 <_strtod_l+0x378>
 800f5da:	9b07      	ldr	r3, [sp, #28]
 800f5dc:	4318      	orrs	r0, r3
 800f5de:	f47f aeca 	bne.w	800f376 <_strtod_l+0x76>
 800f5e2:	9b06      	ldr	r3, [sp, #24]
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	f47f aee2 	bne.w	800f3ae <_strtod_l+0xae>
 800f5ea:	2a69      	cmp	r2, #105	@ 0x69
 800f5ec:	d027      	beq.n	800f63e <_strtod_l+0x33e>
 800f5ee:	dc24      	bgt.n	800f63a <_strtod_l+0x33a>
 800f5f0:	2a49      	cmp	r2, #73	@ 0x49
 800f5f2:	d024      	beq.n	800f63e <_strtod_l+0x33e>
 800f5f4:	2a4e      	cmp	r2, #78	@ 0x4e
 800f5f6:	f47f aeda 	bne.w	800f3ae <_strtod_l+0xae>
 800f5fa:	4997      	ldr	r1, [pc, #604]	@ (800f858 <_strtod_l+0x558>)
 800f5fc:	a811      	add	r0, sp, #68	@ 0x44
 800f5fe:	f001 fc95 	bl	8010f2c <__match>
 800f602:	2800      	cmp	r0, #0
 800f604:	f43f aed3 	beq.w	800f3ae <_strtod_l+0xae>
 800f608:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f60a:	781b      	ldrb	r3, [r3, #0]
 800f60c:	2b28      	cmp	r3, #40	@ 0x28
 800f60e:	d12d      	bne.n	800f66c <_strtod_l+0x36c>
 800f610:	4992      	ldr	r1, [pc, #584]	@ (800f85c <_strtod_l+0x55c>)
 800f612:	aa14      	add	r2, sp, #80	@ 0x50
 800f614:	a811      	add	r0, sp, #68	@ 0x44
 800f616:	f001 fc9d 	bl	8010f54 <__hexnan>
 800f61a:	2805      	cmp	r0, #5
 800f61c:	d126      	bne.n	800f66c <_strtod_l+0x36c>
 800f61e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f620:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800f624:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f628:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f62c:	e6a3      	b.n	800f376 <_strtod_l+0x76>
 800f62e:	240a      	movs	r4, #10
 800f630:	fb04 2c0c 	mla	ip, r4, ip, r2
 800f634:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800f638:	e7b8      	b.n	800f5ac <_strtod_l+0x2ac>
 800f63a:	2a6e      	cmp	r2, #110	@ 0x6e
 800f63c:	e7db      	b.n	800f5f6 <_strtod_l+0x2f6>
 800f63e:	4988      	ldr	r1, [pc, #544]	@ (800f860 <_strtod_l+0x560>)
 800f640:	a811      	add	r0, sp, #68	@ 0x44
 800f642:	f001 fc73 	bl	8010f2c <__match>
 800f646:	2800      	cmp	r0, #0
 800f648:	f43f aeb1 	beq.w	800f3ae <_strtod_l+0xae>
 800f64c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f64e:	4985      	ldr	r1, [pc, #532]	@ (800f864 <_strtod_l+0x564>)
 800f650:	3b01      	subs	r3, #1
 800f652:	a811      	add	r0, sp, #68	@ 0x44
 800f654:	9311      	str	r3, [sp, #68]	@ 0x44
 800f656:	f001 fc69 	bl	8010f2c <__match>
 800f65a:	b910      	cbnz	r0, 800f662 <_strtod_l+0x362>
 800f65c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f65e:	3301      	adds	r3, #1
 800f660:	9311      	str	r3, [sp, #68]	@ 0x44
 800f662:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800f878 <_strtod_l+0x578>
 800f666:	f04f 0a00 	mov.w	sl, #0
 800f66a:	e684      	b.n	800f376 <_strtod_l+0x76>
 800f66c:	487e      	ldr	r0, [pc, #504]	@ (800f868 <_strtod_l+0x568>)
 800f66e:	f001 f9cb 	bl	8010a08 <nan>
 800f672:	ec5b ab10 	vmov	sl, fp, d0
 800f676:	e67e      	b.n	800f376 <_strtod_l+0x76>
 800f678:	ee07 9a90 	vmov	s15, r9
 800f67c:	1be2      	subs	r2, r4, r7
 800f67e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800f682:	2d00      	cmp	r5, #0
 800f684:	bf08      	it	eq
 800f686:	461d      	moveq	r5, r3
 800f688:	2b10      	cmp	r3, #16
 800f68a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f68c:	461a      	mov	r2, r3
 800f68e:	bfa8      	it	ge
 800f690:	2210      	movge	r2, #16
 800f692:	2b09      	cmp	r3, #9
 800f694:	ec5b ab17 	vmov	sl, fp, d7
 800f698:	dc15      	bgt.n	800f6c6 <_strtod_l+0x3c6>
 800f69a:	1be1      	subs	r1, r4, r7
 800f69c:	2900      	cmp	r1, #0
 800f69e:	f43f ae6a 	beq.w	800f376 <_strtod_l+0x76>
 800f6a2:	eba4 0107 	sub.w	r1, r4, r7
 800f6a6:	dd72      	ble.n	800f78e <_strtod_l+0x48e>
 800f6a8:	2916      	cmp	r1, #22
 800f6aa:	dc59      	bgt.n	800f760 <_strtod_l+0x460>
 800f6ac:	4b6f      	ldr	r3, [pc, #444]	@ (800f86c <_strtod_l+0x56c>)
 800f6ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f6b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6b4:	ed93 7b00 	vldr	d7, [r3]
 800f6b8:	ec4b ab16 	vmov	d6, sl, fp
 800f6bc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f6c0:	ec5b ab17 	vmov	sl, fp, d7
 800f6c4:	e657      	b.n	800f376 <_strtod_l+0x76>
 800f6c6:	4969      	ldr	r1, [pc, #420]	@ (800f86c <_strtod_l+0x56c>)
 800f6c8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800f6cc:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800f6d0:	ee06 6a90 	vmov	s13, r6
 800f6d4:	2b0f      	cmp	r3, #15
 800f6d6:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800f6da:	eea7 6b05 	vfma.f64	d6, d7, d5
 800f6de:	ec5b ab16 	vmov	sl, fp, d6
 800f6e2:	ddda      	ble.n	800f69a <_strtod_l+0x39a>
 800f6e4:	1a9a      	subs	r2, r3, r2
 800f6e6:	1be1      	subs	r1, r4, r7
 800f6e8:	440a      	add	r2, r1
 800f6ea:	2a00      	cmp	r2, #0
 800f6ec:	f340 8094 	ble.w	800f818 <_strtod_l+0x518>
 800f6f0:	f012 000f 	ands.w	r0, r2, #15
 800f6f4:	d00a      	beq.n	800f70c <_strtod_l+0x40c>
 800f6f6:	495d      	ldr	r1, [pc, #372]	@ (800f86c <_strtod_l+0x56c>)
 800f6f8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f6fc:	ed91 7b00 	vldr	d7, [r1]
 800f700:	ec4b ab16 	vmov	d6, sl, fp
 800f704:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f708:	ec5b ab17 	vmov	sl, fp, d7
 800f70c:	f032 020f 	bics.w	r2, r2, #15
 800f710:	d073      	beq.n	800f7fa <_strtod_l+0x4fa>
 800f712:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800f716:	dd47      	ble.n	800f7a8 <_strtod_l+0x4a8>
 800f718:	2400      	movs	r4, #0
 800f71a:	4625      	mov	r5, r4
 800f71c:	9407      	str	r4, [sp, #28]
 800f71e:	4626      	mov	r6, r4
 800f720:	9a05      	ldr	r2, [sp, #20]
 800f722:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800f878 <_strtod_l+0x578>
 800f726:	2322      	movs	r3, #34	@ 0x22
 800f728:	6013      	str	r3, [r2, #0]
 800f72a:	f04f 0a00 	mov.w	sl, #0
 800f72e:	9b07      	ldr	r3, [sp, #28]
 800f730:	2b00      	cmp	r3, #0
 800f732:	f43f ae20 	beq.w	800f376 <_strtod_l+0x76>
 800f736:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f738:	9805      	ldr	r0, [sp, #20]
 800f73a:	f001 fcf9 	bl	8011130 <_Bfree>
 800f73e:	9805      	ldr	r0, [sp, #20]
 800f740:	4631      	mov	r1, r6
 800f742:	f001 fcf5 	bl	8011130 <_Bfree>
 800f746:	9805      	ldr	r0, [sp, #20]
 800f748:	4629      	mov	r1, r5
 800f74a:	f001 fcf1 	bl	8011130 <_Bfree>
 800f74e:	9907      	ldr	r1, [sp, #28]
 800f750:	9805      	ldr	r0, [sp, #20]
 800f752:	f001 fced 	bl	8011130 <_Bfree>
 800f756:	9805      	ldr	r0, [sp, #20]
 800f758:	4621      	mov	r1, r4
 800f75a:	f001 fce9 	bl	8011130 <_Bfree>
 800f75e:	e60a      	b.n	800f376 <_strtod_l+0x76>
 800f760:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800f764:	1be0      	subs	r0, r4, r7
 800f766:	4281      	cmp	r1, r0
 800f768:	dbbc      	blt.n	800f6e4 <_strtod_l+0x3e4>
 800f76a:	4a40      	ldr	r2, [pc, #256]	@ (800f86c <_strtod_l+0x56c>)
 800f76c:	f1c3 030f 	rsb	r3, r3, #15
 800f770:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800f774:	ed91 7b00 	vldr	d7, [r1]
 800f778:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f77a:	ec4b ab16 	vmov	d6, sl, fp
 800f77e:	1acb      	subs	r3, r1, r3
 800f780:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f784:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f788:	ed92 6b00 	vldr	d6, [r2]
 800f78c:	e796      	b.n	800f6bc <_strtod_l+0x3bc>
 800f78e:	3116      	adds	r1, #22
 800f790:	dba8      	blt.n	800f6e4 <_strtod_l+0x3e4>
 800f792:	4b36      	ldr	r3, [pc, #216]	@ (800f86c <_strtod_l+0x56c>)
 800f794:	1b3c      	subs	r4, r7, r4
 800f796:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800f79a:	ed94 7b00 	vldr	d7, [r4]
 800f79e:	ec4b ab16 	vmov	d6, sl, fp
 800f7a2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f7a6:	e78b      	b.n	800f6c0 <_strtod_l+0x3c0>
 800f7a8:	2000      	movs	r0, #0
 800f7aa:	ec4b ab17 	vmov	d7, sl, fp
 800f7ae:	4e30      	ldr	r6, [pc, #192]	@ (800f870 <_strtod_l+0x570>)
 800f7b0:	1112      	asrs	r2, r2, #4
 800f7b2:	4601      	mov	r1, r0
 800f7b4:	2a01      	cmp	r2, #1
 800f7b6:	dc23      	bgt.n	800f800 <_strtod_l+0x500>
 800f7b8:	b108      	cbz	r0, 800f7be <_strtod_l+0x4be>
 800f7ba:	ec5b ab17 	vmov	sl, fp, d7
 800f7be:	4a2c      	ldr	r2, [pc, #176]	@ (800f870 <_strtod_l+0x570>)
 800f7c0:	482c      	ldr	r0, [pc, #176]	@ (800f874 <_strtod_l+0x574>)
 800f7c2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800f7c6:	ed92 7b00 	vldr	d7, [r2]
 800f7ca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f7ce:	ec4b ab16 	vmov	d6, sl, fp
 800f7d2:	4a29      	ldr	r2, [pc, #164]	@ (800f878 <_strtod_l+0x578>)
 800f7d4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f7d8:	ee17 1a90 	vmov	r1, s15
 800f7dc:	400a      	ands	r2, r1
 800f7de:	4282      	cmp	r2, r0
 800f7e0:	ec5b ab17 	vmov	sl, fp, d7
 800f7e4:	d898      	bhi.n	800f718 <_strtod_l+0x418>
 800f7e6:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800f7ea:	4282      	cmp	r2, r0
 800f7ec:	bf86      	itte	hi
 800f7ee:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800f87c <_strtod_l+0x57c>
 800f7f2:	f04f 3aff 	movhi.w	sl, #4294967295
 800f7f6:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800f7fa:	2200      	movs	r2, #0
 800f7fc:	9206      	str	r2, [sp, #24]
 800f7fe:	e076      	b.n	800f8ee <_strtod_l+0x5ee>
 800f800:	f012 0f01 	tst.w	r2, #1
 800f804:	d004      	beq.n	800f810 <_strtod_l+0x510>
 800f806:	ed96 6b00 	vldr	d6, [r6]
 800f80a:	2001      	movs	r0, #1
 800f80c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f810:	3101      	adds	r1, #1
 800f812:	1052      	asrs	r2, r2, #1
 800f814:	3608      	adds	r6, #8
 800f816:	e7cd      	b.n	800f7b4 <_strtod_l+0x4b4>
 800f818:	d0ef      	beq.n	800f7fa <_strtod_l+0x4fa>
 800f81a:	4252      	negs	r2, r2
 800f81c:	f012 000f 	ands.w	r0, r2, #15
 800f820:	d00a      	beq.n	800f838 <_strtod_l+0x538>
 800f822:	4912      	ldr	r1, [pc, #72]	@ (800f86c <_strtod_l+0x56c>)
 800f824:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800f828:	ed91 7b00 	vldr	d7, [r1]
 800f82c:	ec4b ab16 	vmov	d6, sl, fp
 800f830:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800f834:	ec5b ab17 	vmov	sl, fp, d7
 800f838:	1112      	asrs	r2, r2, #4
 800f83a:	d0de      	beq.n	800f7fa <_strtod_l+0x4fa>
 800f83c:	2a1f      	cmp	r2, #31
 800f83e:	dd1f      	ble.n	800f880 <_strtod_l+0x580>
 800f840:	2400      	movs	r4, #0
 800f842:	4625      	mov	r5, r4
 800f844:	9407      	str	r4, [sp, #28]
 800f846:	4626      	mov	r6, r4
 800f848:	9a05      	ldr	r2, [sp, #20]
 800f84a:	2322      	movs	r3, #34	@ 0x22
 800f84c:	f04f 0a00 	mov.w	sl, #0
 800f850:	f04f 0b00 	mov.w	fp, #0
 800f854:	6013      	str	r3, [r2, #0]
 800f856:	e76a      	b.n	800f72e <_strtod_l+0x42e>
 800f858:	0801e458 	.word	0x0801e458
 800f85c:	0801e45c 	.word	0x0801e45c
 800f860:	0801e44f 	.word	0x0801e44f
 800f864:	0801e452 	.word	0x0801e452
 800f868:	0801e80b 	.word	0x0801e80b
 800f86c:	0801e708 	.word	0x0801e708
 800f870:	0801e6e0 	.word	0x0801e6e0
 800f874:	7ca00000 	.word	0x7ca00000
 800f878:	7ff00000 	.word	0x7ff00000
 800f87c:	7fefffff 	.word	0x7fefffff
 800f880:	f012 0110 	ands.w	r1, r2, #16
 800f884:	bf18      	it	ne
 800f886:	216a      	movne	r1, #106	@ 0x6a
 800f888:	9106      	str	r1, [sp, #24]
 800f88a:	ec4b ab17 	vmov	d7, sl, fp
 800f88e:	49b0      	ldr	r1, [pc, #704]	@ (800fb50 <_strtod_l+0x850>)
 800f890:	2000      	movs	r0, #0
 800f892:	07d6      	lsls	r6, r2, #31
 800f894:	d504      	bpl.n	800f8a0 <_strtod_l+0x5a0>
 800f896:	ed91 6b00 	vldr	d6, [r1]
 800f89a:	2001      	movs	r0, #1
 800f89c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f8a0:	1052      	asrs	r2, r2, #1
 800f8a2:	f101 0108 	add.w	r1, r1, #8
 800f8a6:	d1f4      	bne.n	800f892 <_strtod_l+0x592>
 800f8a8:	b108      	cbz	r0, 800f8ae <_strtod_l+0x5ae>
 800f8aa:	ec5b ab17 	vmov	sl, fp, d7
 800f8ae:	9a06      	ldr	r2, [sp, #24]
 800f8b0:	b1b2      	cbz	r2, 800f8e0 <_strtod_l+0x5e0>
 800f8b2:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800f8b6:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800f8ba:	2a00      	cmp	r2, #0
 800f8bc:	4658      	mov	r0, fp
 800f8be:	dd0f      	ble.n	800f8e0 <_strtod_l+0x5e0>
 800f8c0:	2a1f      	cmp	r2, #31
 800f8c2:	dd55      	ble.n	800f970 <_strtod_l+0x670>
 800f8c4:	2a34      	cmp	r2, #52	@ 0x34
 800f8c6:	bfde      	ittt	le
 800f8c8:	f04f 32ff 	movle.w	r2, #4294967295
 800f8cc:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800f8d0:	408a      	lslle	r2, r1
 800f8d2:	f04f 0a00 	mov.w	sl, #0
 800f8d6:	bfcc      	ite	gt
 800f8d8:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f8dc:	ea02 0b00 	andle.w	fp, r2, r0
 800f8e0:	ec4b ab17 	vmov	d7, sl, fp
 800f8e4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f8e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8ec:	d0a8      	beq.n	800f840 <_strtod_l+0x540>
 800f8ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f8f0:	9805      	ldr	r0, [sp, #20]
 800f8f2:	f8cd 9000 	str.w	r9, [sp]
 800f8f6:	462a      	mov	r2, r5
 800f8f8:	f001 fc82 	bl	8011200 <__s2b>
 800f8fc:	9007      	str	r0, [sp, #28]
 800f8fe:	2800      	cmp	r0, #0
 800f900:	f43f af0a 	beq.w	800f718 <_strtod_l+0x418>
 800f904:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f906:	1b3f      	subs	r7, r7, r4
 800f908:	2b00      	cmp	r3, #0
 800f90a:	bfb4      	ite	lt
 800f90c:	463b      	movlt	r3, r7
 800f90e:	2300      	movge	r3, #0
 800f910:	930a      	str	r3, [sp, #40]	@ 0x28
 800f912:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f914:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 800fb40 <_strtod_l+0x840>
 800f918:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f91c:	2400      	movs	r4, #0
 800f91e:	930d      	str	r3, [sp, #52]	@ 0x34
 800f920:	4625      	mov	r5, r4
 800f922:	9b07      	ldr	r3, [sp, #28]
 800f924:	9805      	ldr	r0, [sp, #20]
 800f926:	6859      	ldr	r1, [r3, #4]
 800f928:	f001 fbc2 	bl	80110b0 <_Balloc>
 800f92c:	4606      	mov	r6, r0
 800f92e:	2800      	cmp	r0, #0
 800f930:	f43f aef6 	beq.w	800f720 <_strtod_l+0x420>
 800f934:	9b07      	ldr	r3, [sp, #28]
 800f936:	691a      	ldr	r2, [r3, #16]
 800f938:	ec4b ab19 	vmov	d9, sl, fp
 800f93c:	3202      	adds	r2, #2
 800f93e:	f103 010c 	add.w	r1, r3, #12
 800f942:	0092      	lsls	r2, r2, #2
 800f944:	300c      	adds	r0, #12
 800f946:	f7ff fc5a 	bl	800f1fe <memcpy>
 800f94a:	eeb0 0b49 	vmov.f64	d0, d9
 800f94e:	9805      	ldr	r0, [sp, #20]
 800f950:	aa14      	add	r2, sp, #80	@ 0x50
 800f952:	a913      	add	r1, sp, #76	@ 0x4c
 800f954:	f001 ff90 	bl	8011878 <__d2b>
 800f958:	9012      	str	r0, [sp, #72]	@ 0x48
 800f95a:	2800      	cmp	r0, #0
 800f95c:	f43f aee0 	beq.w	800f720 <_strtod_l+0x420>
 800f960:	9805      	ldr	r0, [sp, #20]
 800f962:	2101      	movs	r1, #1
 800f964:	f001 fce2 	bl	801132c <__i2b>
 800f968:	4605      	mov	r5, r0
 800f96a:	b940      	cbnz	r0, 800f97e <_strtod_l+0x67e>
 800f96c:	2500      	movs	r5, #0
 800f96e:	e6d7      	b.n	800f720 <_strtod_l+0x420>
 800f970:	f04f 31ff 	mov.w	r1, #4294967295
 800f974:	fa01 f202 	lsl.w	r2, r1, r2
 800f978:	ea02 0a0a 	and.w	sl, r2, sl
 800f97c:	e7b0      	b.n	800f8e0 <_strtod_l+0x5e0>
 800f97e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800f980:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f982:	2f00      	cmp	r7, #0
 800f984:	bfab      	itete	ge
 800f986:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800f988:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800f98a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800f98e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800f992:	bfac      	ite	ge
 800f994:	eb07 0903 	addge.w	r9, r7, r3
 800f998:	eba3 0807 	sublt.w	r8, r3, r7
 800f99c:	9b06      	ldr	r3, [sp, #24]
 800f99e:	1aff      	subs	r7, r7, r3
 800f9a0:	4417      	add	r7, r2
 800f9a2:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800f9a6:	4a6b      	ldr	r2, [pc, #428]	@ (800fb54 <_strtod_l+0x854>)
 800f9a8:	3f01      	subs	r7, #1
 800f9aa:	4297      	cmp	r7, r2
 800f9ac:	da51      	bge.n	800fa52 <_strtod_l+0x752>
 800f9ae:	1bd1      	subs	r1, r2, r7
 800f9b0:	291f      	cmp	r1, #31
 800f9b2:	eba3 0301 	sub.w	r3, r3, r1
 800f9b6:	f04f 0201 	mov.w	r2, #1
 800f9ba:	dc3e      	bgt.n	800fa3a <_strtod_l+0x73a>
 800f9bc:	408a      	lsls	r2, r1
 800f9be:	920c      	str	r2, [sp, #48]	@ 0x30
 800f9c0:	2200      	movs	r2, #0
 800f9c2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f9c4:	eb09 0703 	add.w	r7, r9, r3
 800f9c8:	4498      	add	r8, r3
 800f9ca:	9b06      	ldr	r3, [sp, #24]
 800f9cc:	45b9      	cmp	r9, r7
 800f9ce:	4498      	add	r8, r3
 800f9d0:	464b      	mov	r3, r9
 800f9d2:	bfa8      	it	ge
 800f9d4:	463b      	movge	r3, r7
 800f9d6:	4543      	cmp	r3, r8
 800f9d8:	bfa8      	it	ge
 800f9da:	4643      	movge	r3, r8
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	bfc2      	ittt	gt
 800f9e0:	1aff      	subgt	r7, r7, r3
 800f9e2:	eba8 0803 	subgt.w	r8, r8, r3
 800f9e6:	eba9 0903 	subgt.w	r9, r9, r3
 800f9ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	dd16      	ble.n	800fa1e <_strtod_l+0x71e>
 800f9f0:	4629      	mov	r1, r5
 800f9f2:	9805      	ldr	r0, [sp, #20]
 800f9f4:	461a      	mov	r2, r3
 800f9f6:	f001 fd59 	bl	80114ac <__pow5mult>
 800f9fa:	4605      	mov	r5, r0
 800f9fc:	2800      	cmp	r0, #0
 800f9fe:	d0b5      	beq.n	800f96c <_strtod_l+0x66c>
 800fa00:	4601      	mov	r1, r0
 800fa02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800fa04:	9805      	ldr	r0, [sp, #20]
 800fa06:	f001 fca7 	bl	8011358 <__multiply>
 800fa0a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800fa0c:	2800      	cmp	r0, #0
 800fa0e:	f43f ae87 	beq.w	800f720 <_strtod_l+0x420>
 800fa12:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800fa14:	9805      	ldr	r0, [sp, #20]
 800fa16:	f001 fb8b 	bl	8011130 <_Bfree>
 800fa1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa1c:	9312      	str	r3, [sp, #72]	@ 0x48
 800fa1e:	2f00      	cmp	r7, #0
 800fa20:	dc1b      	bgt.n	800fa5a <_strtod_l+0x75a>
 800fa22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	dd21      	ble.n	800fa6c <_strtod_l+0x76c>
 800fa28:	4631      	mov	r1, r6
 800fa2a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fa2c:	9805      	ldr	r0, [sp, #20]
 800fa2e:	f001 fd3d 	bl	80114ac <__pow5mult>
 800fa32:	4606      	mov	r6, r0
 800fa34:	b9d0      	cbnz	r0, 800fa6c <_strtod_l+0x76c>
 800fa36:	2600      	movs	r6, #0
 800fa38:	e672      	b.n	800f720 <_strtod_l+0x420>
 800fa3a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800fa3e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800fa42:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800fa46:	37e2      	adds	r7, #226	@ 0xe2
 800fa48:	fa02 f107 	lsl.w	r1, r2, r7
 800fa4c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800fa4e:	920c      	str	r2, [sp, #48]	@ 0x30
 800fa50:	e7b8      	b.n	800f9c4 <_strtod_l+0x6c4>
 800fa52:	2200      	movs	r2, #0
 800fa54:	920b      	str	r2, [sp, #44]	@ 0x2c
 800fa56:	2201      	movs	r2, #1
 800fa58:	e7f9      	b.n	800fa4e <_strtod_l+0x74e>
 800fa5a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800fa5c:	9805      	ldr	r0, [sp, #20]
 800fa5e:	463a      	mov	r2, r7
 800fa60:	f001 fd7e 	bl	8011560 <__lshift>
 800fa64:	9012      	str	r0, [sp, #72]	@ 0x48
 800fa66:	2800      	cmp	r0, #0
 800fa68:	d1db      	bne.n	800fa22 <_strtod_l+0x722>
 800fa6a:	e659      	b.n	800f720 <_strtod_l+0x420>
 800fa6c:	f1b8 0f00 	cmp.w	r8, #0
 800fa70:	dd07      	ble.n	800fa82 <_strtod_l+0x782>
 800fa72:	4631      	mov	r1, r6
 800fa74:	9805      	ldr	r0, [sp, #20]
 800fa76:	4642      	mov	r2, r8
 800fa78:	f001 fd72 	bl	8011560 <__lshift>
 800fa7c:	4606      	mov	r6, r0
 800fa7e:	2800      	cmp	r0, #0
 800fa80:	d0d9      	beq.n	800fa36 <_strtod_l+0x736>
 800fa82:	f1b9 0f00 	cmp.w	r9, #0
 800fa86:	dd08      	ble.n	800fa9a <_strtod_l+0x79a>
 800fa88:	4629      	mov	r1, r5
 800fa8a:	9805      	ldr	r0, [sp, #20]
 800fa8c:	464a      	mov	r2, r9
 800fa8e:	f001 fd67 	bl	8011560 <__lshift>
 800fa92:	4605      	mov	r5, r0
 800fa94:	2800      	cmp	r0, #0
 800fa96:	f43f ae43 	beq.w	800f720 <_strtod_l+0x420>
 800fa9a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800fa9c:	9805      	ldr	r0, [sp, #20]
 800fa9e:	4632      	mov	r2, r6
 800faa0:	f001 fde6 	bl	8011670 <__mdiff>
 800faa4:	4604      	mov	r4, r0
 800faa6:	2800      	cmp	r0, #0
 800faa8:	f43f ae3a 	beq.w	800f720 <_strtod_l+0x420>
 800faac:	2300      	movs	r3, #0
 800faae:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800fab2:	60c3      	str	r3, [r0, #12]
 800fab4:	4629      	mov	r1, r5
 800fab6:	f001 fdbf 	bl	8011638 <__mcmp>
 800faba:	2800      	cmp	r0, #0
 800fabc:	da4e      	bge.n	800fb5c <_strtod_l+0x85c>
 800fabe:	ea58 080a 	orrs.w	r8, r8, sl
 800fac2:	d174      	bne.n	800fbae <_strtod_l+0x8ae>
 800fac4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d170      	bne.n	800fbae <_strtod_l+0x8ae>
 800facc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fad0:	0d1b      	lsrs	r3, r3, #20
 800fad2:	051b      	lsls	r3, r3, #20
 800fad4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800fad8:	d969      	bls.n	800fbae <_strtod_l+0x8ae>
 800fada:	6963      	ldr	r3, [r4, #20]
 800fadc:	b913      	cbnz	r3, 800fae4 <_strtod_l+0x7e4>
 800fade:	6923      	ldr	r3, [r4, #16]
 800fae0:	2b01      	cmp	r3, #1
 800fae2:	dd64      	ble.n	800fbae <_strtod_l+0x8ae>
 800fae4:	4621      	mov	r1, r4
 800fae6:	2201      	movs	r2, #1
 800fae8:	9805      	ldr	r0, [sp, #20]
 800faea:	f001 fd39 	bl	8011560 <__lshift>
 800faee:	4629      	mov	r1, r5
 800faf0:	4604      	mov	r4, r0
 800faf2:	f001 fda1 	bl	8011638 <__mcmp>
 800faf6:	2800      	cmp	r0, #0
 800faf8:	dd59      	ble.n	800fbae <_strtod_l+0x8ae>
 800fafa:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fafe:	9a06      	ldr	r2, [sp, #24]
 800fb00:	0d1b      	lsrs	r3, r3, #20
 800fb02:	051b      	lsls	r3, r3, #20
 800fb04:	2a00      	cmp	r2, #0
 800fb06:	d070      	beq.n	800fbea <_strtod_l+0x8ea>
 800fb08:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800fb0c:	d86d      	bhi.n	800fbea <_strtod_l+0x8ea>
 800fb0e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800fb12:	f67f ae99 	bls.w	800f848 <_strtod_l+0x548>
 800fb16:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800fb48 <_strtod_l+0x848>
 800fb1a:	ec4b ab16 	vmov	d6, sl, fp
 800fb1e:	4b0e      	ldr	r3, [pc, #56]	@ (800fb58 <_strtod_l+0x858>)
 800fb20:	ee26 7b07 	vmul.f64	d7, d6, d7
 800fb24:	ee17 2a90 	vmov	r2, s15
 800fb28:	4013      	ands	r3, r2
 800fb2a:	ec5b ab17 	vmov	sl, fp, d7
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	f47f ae01 	bne.w	800f736 <_strtod_l+0x436>
 800fb34:	9a05      	ldr	r2, [sp, #20]
 800fb36:	2322      	movs	r3, #34	@ 0x22
 800fb38:	6013      	str	r3, [r2, #0]
 800fb3a:	e5fc      	b.n	800f736 <_strtod_l+0x436>
 800fb3c:	f3af 8000 	nop.w
 800fb40:	ffc00000 	.word	0xffc00000
 800fb44:	41dfffff 	.word	0x41dfffff
 800fb48:	00000000 	.word	0x00000000
 800fb4c:	39500000 	.word	0x39500000
 800fb50:	0801e488 	.word	0x0801e488
 800fb54:	fffffc02 	.word	0xfffffc02
 800fb58:	7ff00000 	.word	0x7ff00000
 800fb5c:	46d9      	mov	r9, fp
 800fb5e:	d15d      	bne.n	800fc1c <_strtod_l+0x91c>
 800fb60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fb64:	f1b8 0f00 	cmp.w	r8, #0
 800fb68:	d02a      	beq.n	800fbc0 <_strtod_l+0x8c0>
 800fb6a:	4aab      	ldr	r2, [pc, #684]	@ (800fe18 <_strtod_l+0xb18>)
 800fb6c:	4293      	cmp	r3, r2
 800fb6e:	d12a      	bne.n	800fbc6 <_strtod_l+0x8c6>
 800fb70:	9b06      	ldr	r3, [sp, #24]
 800fb72:	4652      	mov	r2, sl
 800fb74:	b1fb      	cbz	r3, 800fbb6 <_strtod_l+0x8b6>
 800fb76:	4ba9      	ldr	r3, [pc, #676]	@ (800fe1c <_strtod_l+0xb1c>)
 800fb78:	ea0b 0303 	and.w	r3, fp, r3
 800fb7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800fb80:	f04f 31ff 	mov.w	r1, #4294967295
 800fb84:	d81a      	bhi.n	800fbbc <_strtod_l+0x8bc>
 800fb86:	0d1b      	lsrs	r3, r3, #20
 800fb88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800fb8c:	fa01 f303 	lsl.w	r3, r1, r3
 800fb90:	429a      	cmp	r2, r3
 800fb92:	d118      	bne.n	800fbc6 <_strtod_l+0x8c6>
 800fb94:	4ba2      	ldr	r3, [pc, #648]	@ (800fe20 <_strtod_l+0xb20>)
 800fb96:	4599      	cmp	r9, r3
 800fb98:	d102      	bne.n	800fba0 <_strtod_l+0x8a0>
 800fb9a:	3201      	adds	r2, #1
 800fb9c:	f43f adc0 	beq.w	800f720 <_strtod_l+0x420>
 800fba0:	4b9e      	ldr	r3, [pc, #632]	@ (800fe1c <_strtod_l+0xb1c>)
 800fba2:	ea09 0303 	and.w	r3, r9, r3
 800fba6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800fbaa:	f04f 0a00 	mov.w	sl, #0
 800fbae:	9b06      	ldr	r3, [sp, #24]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d1b0      	bne.n	800fb16 <_strtod_l+0x816>
 800fbb4:	e5bf      	b.n	800f736 <_strtod_l+0x436>
 800fbb6:	f04f 33ff 	mov.w	r3, #4294967295
 800fbba:	e7e9      	b.n	800fb90 <_strtod_l+0x890>
 800fbbc:	460b      	mov	r3, r1
 800fbbe:	e7e7      	b.n	800fb90 <_strtod_l+0x890>
 800fbc0:	ea53 030a 	orrs.w	r3, r3, sl
 800fbc4:	d099      	beq.n	800fafa <_strtod_l+0x7fa>
 800fbc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fbc8:	b1c3      	cbz	r3, 800fbfc <_strtod_l+0x8fc>
 800fbca:	ea13 0f09 	tst.w	r3, r9
 800fbce:	d0ee      	beq.n	800fbae <_strtod_l+0x8ae>
 800fbd0:	9a06      	ldr	r2, [sp, #24]
 800fbd2:	4650      	mov	r0, sl
 800fbd4:	4659      	mov	r1, fp
 800fbd6:	f1b8 0f00 	cmp.w	r8, #0
 800fbda:	d013      	beq.n	800fc04 <_strtod_l+0x904>
 800fbdc:	f7ff fb76 	bl	800f2cc <sulp>
 800fbe0:	ee39 7b00 	vadd.f64	d7, d9, d0
 800fbe4:	ec5b ab17 	vmov	sl, fp, d7
 800fbe8:	e7e1      	b.n	800fbae <_strtod_l+0x8ae>
 800fbea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800fbee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800fbf2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800fbf6:	f04f 3aff 	mov.w	sl, #4294967295
 800fbfa:	e7d8      	b.n	800fbae <_strtod_l+0x8ae>
 800fbfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fbfe:	ea13 0f0a 	tst.w	r3, sl
 800fc02:	e7e4      	b.n	800fbce <_strtod_l+0x8ce>
 800fc04:	f7ff fb62 	bl	800f2cc <sulp>
 800fc08:	ee39 0b40 	vsub.f64	d0, d9, d0
 800fc0c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800fc10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc14:	ec5b ab10 	vmov	sl, fp, d0
 800fc18:	d1c9      	bne.n	800fbae <_strtod_l+0x8ae>
 800fc1a:	e615      	b.n	800f848 <_strtod_l+0x548>
 800fc1c:	4629      	mov	r1, r5
 800fc1e:	4620      	mov	r0, r4
 800fc20:	f001 fe82 	bl	8011928 <__ratio>
 800fc24:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800fc28:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800fc2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc30:	d85d      	bhi.n	800fcee <_strtod_l+0x9ee>
 800fc32:	f1b8 0f00 	cmp.w	r8, #0
 800fc36:	d164      	bne.n	800fd02 <_strtod_l+0xa02>
 800fc38:	f1ba 0f00 	cmp.w	sl, #0
 800fc3c:	d14b      	bne.n	800fcd6 <_strtod_l+0x9d6>
 800fc3e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fc42:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d160      	bne.n	800fd0c <_strtod_l+0xa0c>
 800fc4a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800fc4e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800fc52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fc56:	d401      	bmi.n	800fc5c <_strtod_l+0x95c>
 800fc58:	ee20 8b08 	vmul.f64	d8, d0, d8
 800fc5c:	eeb1 ab48 	vneg.f64	d10, d8
 800fc60:	486e      	ldr	r0, [pc, #440]	@ (800fe1c <_strtod_l+0xb1c>)
 800fc62:	4970      	ldr	r1, [pc, #448]	@ (800fe24 <_strtod_l+0xb24>)
 800fc64:	ea09 0700 	and.w	r7, r9, r0
 800fc68:	428f      	cmp	r7, r1
 800fc6a:	ec53 2b1a 	vmov	r2, r3, d10
 800fc6e:	d17d      	bne.n	800fd6c <_strtod_l+0xa6c>
 800fc70:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800fc74:	ec4b ab1c 	vmov	d12, sl, fp
 800fc78:	eeb0 0b4c 	vmov.f64	d0, d12
 800fc7c:	f001 fd8c 	bl	8011798 <__ulp>
 800fc80:	4866      	ldr	r0, [pc, #408]	@ (800fe1c <_strtod_l+0xb1c>)
 800fc82:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800fc86:	ee1c 3a90 	vmov	r3, s25
 800fc8a:	4a67      	ldr	r2, [pc, #412]	@ (800fe28 <_strtod_l+0xb28>)
 800fc8c:	ea03 0100 	and.w	r1, r3, r0
 800fc90:	4291      	cmp	r1, r2
 800fc92:	ec5b ab1c 	vmov	sl, fp, d12
 800fc96:	d93c      	bls.n	800fd12 <_strtod_l+0xa12>
 800fc98:	ee19 2a90 	vmov	r2, s19
 800fc9c:	4b60      	ldr	r3, [pc, #384]	@ (800fe20 <_strtod_l+0xb20>)
 800fc9e:	429a      	cmp	r2, r3
 800fca0:	d104      	bne.n	800fcac <_strtod_l+0x9ac>
 800fca2:	ee19 3a10 	vmov	r3, s18
 800fca6:	3301      	adds	r3, #1
 800fca8:	f43f ad3a 	beq.w	800f720 <_strtod_l+0x420>
 800fcac:	f8df b170 	ldr.w	fp, [pc, #368]	@ 800fe20 <_strtod_l+0xb20>
 800fcb0:	f04f 3aff 	mov.w	sl, #4294967295
 800fcb4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800fcb6:	9805      	ldr	r0, [sp, #20]
 800fcb8:	f001 fa3a 	bl	8011130 <_Bfree>
 800fcbc:	9805      	ldr	r0, [sp, #20]
 800fcbe:	4631      	mov	r1, r6
 800fcc0:	f001 fa36 	bl	8011130 <_Bfree>
 800fcc4:	9805      	ldr	r0, [sp, #20]
 800fcc6:	4629      	mov	r1, r5
 800fcc8:	f001 fa32 	bl	8011130 <_Bfree>
 800fccc:	9805      	ldr	r0, [sp, #20]
 800fcce:	4621      	mov	r1, r4
 800fcd0:	f001 fa2e 	bl	8011130 <_Bfree>
 800fcd4:	e625      	b.n	800f922 <_strtod_l+0x622>
 800fcd6:	f1ba 0f01 	cmp.w	sl, #1
 800fcda:	d103      	bne.n	800fce4 <_strtod_l+0x9e4>
 800fcdc:	f1bb 0f00 	cmp.w	fp, #0
 800fce0:	f43f adb2 	beq.w	800f848 <_strtod_l+0x548>
 800fce4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800fce8:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800fcec:	e7b8      	b.n	800fc60 <_strtod_l+0x960>
 800fcee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800fcf2:	ee20 8b08 	vmul.f64	d8, d0, d8
 800fcf6:	f1b8 0f00 	cmp.w	r8, #0
 800fcfa:	d0af      	beq.n	800fc5c <_strtod_l+0x95c>
 800fcfc:	eeb0 ab48 	vmov.f64	d10, d8
 800fd00:	e7ae      	b.n	800fc60 <_strtod_l+0x960>
 800fd02:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800fd06:	eeb0 8b4a 	vmov.f64	d8, d10
 800fd0a:	e7a9      	b.n	800fc60 <_strtod_l+0x960>
 800fd0c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800fd10:	e7a6      	b.n	800fc60 <_strtod_l+0x960>
 800fd12:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800fd16:	9b06      	ldr	r3, [sp, #24]
 800fd18:	46d9      	mov	r9, fp
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d1ca      	bne.n	800fcb4 <_strtod_l+0x9b4>
 800fd1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fd22:	0d1b      	lsrs	r3, r3, #20
 800fd24:	051b      	lsls	r3, r3, #20
 800fd26:	429f      	cmp	r7, r3
 800fd28:	d1c4      	bne.n	800fcb4 <_strtod_l+0x9b4>
 800fd2a:	ec51 0b18 	vmov	r0, r1, d8
 800fd2e:	f7f0 fce3 	bl	80006f8 <__aeabi_d2lz>
 800fd32:	f7f0 fcb3 	bl	800069c <__aeabi_l2d>
 800fd36:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800fd3a:	ec41 0b17 	vmov	d7, r0, r1
 800fd3e:	ea49 090a 	orr.w	r9, r9, sl
 800fd42:	ea59 0908 	orrs.w	r9, r9, r8
 800fd46:	ee38 8b47 	vsub.f64	d8, d8, d7
 800fd4a:	d03c      	beq.n	800fdc6 <_strtod_l+0xac6>
 800fd4c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800fe00 <_strtod_l+0xb00>
 800fd50:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800fd54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd58:	f53f aced 	bmi.w	800f736 <_strtod_l+0x436>
 800fd5c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800fe08 <_strtod_l+0xb08>
 800fd60:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800fd64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd68:	dda4      	ble.n	800fcb4 <_strtod_l+0x9b4>
 800fd6a:	e4e4      	b.n	800f736 <_strtod_l+0x436>
 800fd6c:	9906      	ldr	r1, [sp, #24]
 800fd6e:	b1e1      	cbz	r1, 800fdaa <_strtod_l+0xaaa>
 800fd70:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800fd74:	d819      	bhi.n	800fdaa <_strtod_l+0xaaa>
 800fd76:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800fd7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd7e:	d811      	bhi.n	800fda4 <_strtod_l+0xaa4>
 800fd80:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800fd84:	ee18 3a10 	vmov	r3, s16
 800fd88:	2b01      	cmp	r3, #1
 800fd8a:	bf38      	it	cc
 800fd8c:	2301      	movcc	r3, #1
 800fd8e:	ee08 3a10 	vmov	s16, r3
 800fd92:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800fd96:	f1b8 0f00 	cmp.w	r8, #0
 800fd9a:	d111      	bne.n	800fdc0 <_strtod_l+0xac0>
 800fd9c:	eeb1 7b48 	vneg.f64	d7, d8
 800fda0:	ec53 2b17 	vmov	r2, r3, d7
 800fda4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800fda8:	1bcb      	subs	r3, r1, r7
 800fdaa:	eeb0 0b49 	vmov.f64	d0, d9
 800fdae:	ec43 2b1a 	vmov	d10, r2, r3
 800fdb2:	f001 fcf1 	bl	8011798 <__ulp>
 800fdb6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800fdba:	ec5b ab19 	vmov	sl, fp, d9
 800fdbe:	e7aa      	b.n	800fd16 <_strtod_l+0xa16>
 800fdc0:	eeb0 7b48 	vmov.f64	d7, d8
 800fdc4:	e7ec      	b.n	800fda0 <_strtod_l+0xaa0>
 800fdc6:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800fe10 <_strtod_l+0xb10>
 800fdca:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800fdce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdd2:	f57f af6f 	bpl.w	800fcb4 <_strtod_l+0x9b4>
 800fdd6:	e4ae      	b.n	800f736 <_strtod_l+0x436>
 800fdd8:	2300      	movs	r3, #0
 800fdda:	9308      	str	r3, [sp, #32]
 800fddc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fdde:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fde0:	6013      	str	r3, [r2, #0]
 800fde2:	f7ff bacc 	b.w	800f37e <_strtod_l+0x7e>
 800fde6:	2a65      	cmp	r2, #101	@ 0x65
 800fde8:	f43f abbc 	beq.w	800f564 <_strtod_l+0x264>
 800fdec:	2a45      	cmp	r2, #69	@ 0x45
 800fdee:	f43f abb9 	beq.w	800f564 <_strtod_l+0x264>
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	9306      	str	r3, [sp, #24]
 800fdf6:	f7ff bbf0 	b.w	800f5da <_strtod_l+0x2da>
 800fdfa:	bf00      	nop
 800fdfc:	f3af 8000 	nop.w
 800fe00:	94a03595 	.word	0x94a03595
 800fe04:	3fdfffff 	.word	0x3fdfffff
 800fe08:	35afe535 	.word	0x35afe535
 800fe0c:	3fe00000 	.word	0x3fe00000
 800fe10:	94a03595 	.word	0x94a03595
 800fe14:	3fcfffff 	.word	0x3fcfffff
 800fe18:	000fffff 	.word	0x000fffff
 800fe1c:	7ff00000 	.word	0x7ff00000
 800fe20:	7fefffff 	.word	0x7fefffff
 800fe24:	7fe00000 	.word	0x7fe00000
 800fe28:	7c9fffff 	.word	0x7c9fffff

0800fe2c <_strtod_r>:
 800fe2c:	4b01      	ldr	r3, [pc, #4]	@ (800fe34 <_strtod_r+0x8>)
 800fe2e:	f7ff ba67 	b.w	800f300 <_strtod_l>
 800fe32:	bf00      	nop
 800fe34:	240012fc 	.word	0x240012fc

0800fe38 <_strtol_l.constprop.0>:
 800fe38:	2b24      	cmp	r3, #36	@ 0x24
 800fe3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe3e:	4686      	mov	lr, r0
 800fe40:	4690      	mov	r8, r2
 800fe42:	d801      	bhi.n	800fe48 <_strtol_l.constprop.0+0x10>
 800fe44:	2b01      	cmp	r3, #1
 800fe46:	d106      	bne.n	800fe56 <_strtol_l.constprop.0+0x1e>
 800fe48:	f7ff f9ac 	bl	800f1a4 <__errno>
 800fe4c:	2316      	movs	r3, #22
 800fe4e:	6003      	str	r3, [r0, #0]
 800fe50:	2000      	movs	r0, #0
 800fe52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe56:	4834      	ldr	r0, [pc, #208]	@ (800ff28 <_strtol_l.constprop.0+0xf0>)
 800fe58:	460d      	mov	r5, r1
 800fe5a:	462a      	mov	r2, r5
 800fe5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fe60:	5d06      	ldrb	r6, [r0, r4]
 800fe62:	f016 0608 	ands.w	r6, r6, #8
 800fe66:	d1f8      	bne.n	800fe5a <_strtol_l.constprop.0+0x22>
 800fe68:	2c2d      	cmp	r4, #45	@ 0x2d
 800fe6a:	d12d      	bne.n	800fec8 <_strtol_l.constprop.0+0x90>
 800fe6c:	782c      	ldrb	r4, [r5, #0]
 800fe6e:	2601      	movs	r6, #1
 800fe70:	1c95      	adds	r5, r2, #2
 800fe72:	f033 0210 	bics.w	r2, r3, #16
 800fe76:	d109      	bne.n	800fe8c <_strtol_l.constprop.0+0x54>
 800fe78:	2c30      	cmp	r4, #48	@ 0x30
 800fe7a:	d12a      	bne.n	800fed2 <_strtol_l.constprop.0+0x9a>
 800fe7c:	782a      	ldrb	r2, [r5, #0]
 800fe7e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fe82:	2a58      	cmp	r2, #88	@ 0x58
 800fe84:	d125      	bne.n	800fed2 <_strtol_l.constprop.0+0x9a>
 800fe86:	786c      	ldrb	r4, [r5, #1]
 800fe88:	2310      	movs	r3, #16
 800fe8a:	3502      	adds	r5, #2
 800fe8c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fe90:	f10c 3cff 	add.w	ip, ip, #4294967295
 800fe94:	2200      	movs	r2, #0
 800fe96:	fbbc f9f3 	udiv	r9, ip, r3
 800fe9a:	4610      	mov	r0, r2
 800fe9c:	fb03 ca19 	mls	sl, r3, r9, ip
 800fea0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fea4:	2f09      	cmp	r7, #9
 800fea6:	d81b      	bhi.n	800fee0 <_strtol_l.constprop.0+0xa8>
 800fea8:	463c      	mov	r4, r7
 800feaa:	42a3      	cmp	r3, r4
 800feac:	dd27      	ble.n	800fefe <_strtol_l.constprop.0+0xc6>
 800feae:	1c57      	adds	r7, r2, #1
 800feb0:	d007      	beq.n	800fec2 <_strtol_l.constprop.0+0x8a>
 800feb2:	4581      	cmp	r9, r0
 800feb4:	d320      	bcc.n	800fef8 <_strtol_l.constprop.0+0xc0>
 800feb6:	d101      	bne.n	800febc <_strtol_l.constprop.0+0x84>
 800feb8:	45a2      	cmp	sl, r4
 800feba:	db1d      	blt.n	800fef8 <_strtol_l.constprop.0+0xc0>
 800febc:	fb00 4003 	mla	r0, r0, r3, r4
 800fec0:	2201      	movs	r2, #1
 800fec2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fec6:	e7eb      	b.n	800fea0 <_strtol_l.constprop.0+0x68>
 800fec8:	2c2b      	cmp	r4, #43	@ 0x2b
 800feca:	bf04      	itt	eq
 800fecc:	782c      	ldrbeq	r4, [r5, #0]
 800fece:	1c95      	addeq	r5, r2, #2
 800fed0:	e7cf      	b.n	800fe72 <_strtol_l.constprop.0+0x3a>
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d1da      	bne.n	800fe8c <_strtol_l.constprop.0+0x54>
 800fed6:	2c30      	cmp	r4, #48	@ 0x30
 800fed8:	bf0c      	ite	eq
 800feda:	2308      	moveq	r3, #8
 800fedc:	230a      	movne	r3, #10
 800fede:	e7d5      	b.n	800fe8c <_strtol_l.constprop.0+0x54>
 800fee0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fee4:	2f19      	cmp	r7, #25
 800fee6:	d801      	bhi.n	800feec <_strtol_l.constprop.0+0xb4>
 800fee8:	3c37      	subs	r4, #55	@ 0x37
 800feea:	e7de      	b.n	800feaa <_strtol_l.constprop.0+0x72>
 800feec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fef0:	2f19      	cmp	r7, #25
 800fef2:	d804      	bhi.n	800fefe <_strtol_l.constprop.0+0xc6>
 800fef4:	3c57      	subs	r4, #87	@ 0x57
 800fef6:	e7d8      	b.n	800feaa <_strtol_l.constprop.0+0x72>
 800fef8:	f04f 32ff 	mov.w	r2, #4294967295
 800fefc:	e7e1      	b.n	800fec2 <_strtol_l.constprop.0+0x8a>
 800fefe:	1c53      	adds	r3, r2, #1
 800ff00:	d108      	bne.n	800ff14 <_strtol_l.constprop.0+0xdc>
 800ff02:	2322      	movs	r3, #34	@ 0x22
 800ff04:	f8ce 3000 	str.w	r3, [lr]
 800ff08:	4660      	mov	r0, ip
 800ff0a:	f1b8 0f00 	cmp.w	r8, #0
 800ff0e:	d0a0      	beq.n	800fe52 <_strtol_l.constprop.0+0x1a>
 800ff10:	1e69      	subs	r1, r5, #1
 800ff12:	e006      	b.n	800ff22 <_strtol_l.constprop.0+0xea>
 800ff14:	b106      	cbz	r6, 800ff18 <_strtol_l.constprop.0+0xe0>
 800ff16:	4240      	negs	r0, r0
 800ff18:	f1b8 0f00 	cmp.w	r8, #0
 800ff1c:	d099      	beq.n	800fe52 <_strtol_l.constprop.0+0x1a>
 800ff1e:	2a00      	cmp	r2, #0
 800ff20:	d1f6      	bne.n	800ff10 <_strtol_l.constprop.0+0xd8>
 800ff22:	f8c8 1000 	str.w	r1, [r8]
 800ff26:	e794      	b.n	800fe52 <_strtol_l.constprop.0+0x1a>
 800ff28:	0801e4b1 	.word	0x0801e4b1

0800ff2c <_strtol_r>:
 800ff2c:	f7ff bf84 	b.w	800fe38 <_strtol_l.constprop.0>

0800ff30 <__ssputs_r>:
 800ff30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff34:	688e      	ldr	r6, [r1, #8]
 800ff36:	461f      	mov	r7, r3
 800ff38:	42be      	cmp	r6, r7
 800ff3a:	680b      	ldr	r3, [r1, #0]
 800ff3c:	4682      	mov	sl, r0
 800ff3e:	460c      	mov	r4, r1
 800ff40:	4690      	mov	r8, r2
 800ff42:	d82d      	bhi.n	800ffa0 <__ssputs_r+0x70>
 800ff44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff48:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ff4c:	d026      	beq.n	800ff9c <__ssputs_r+0x6c>
 800ff4e:	6965      	ldr	r5, [r4, #20]
 800ff50:	6909      	ldr	r1, [r1, #16]
 800ff52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff56:	eba3 0901 	sub.w	r9, r3, r1
 800ff5a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ff5e:	1c7b      	adds	r3, r7, #1
 800ff60:	444b      	add	r3, r9
 800ff62:	106d      	asrs	r5, r5, #1
 800ff64:	429d      	cmp	r5, r3
 800ff66:	bf38      	it	cc
 800ff68:	461d      	movcc	r5, r3
 800ff6a:	0553      	lsls	r3, r2, #21
 800ff6c:	d527      	bpl.n	800ffbe <__ssputs_r+0x8e>
 800ff6e:	4629      	mov	r1, r5
 800ff70:	f7fe fbb0 	bl	800e6d4 <_malloc_r>
 800ff74:	4606      	mov	r6, r0
 800ff76:	b360      	cbz	r0, 800ffd2 <__ssputs_r+0xa2>
 800ff78:	6921      	ldr	r1, [r4, #16]
 800ff7a:	464a      	mov	r2, r9
 800ff7c:	f7ff f93f 	bl	800f1fe <memcpy>
 800ff80:	89a3      	ldrh	r3, [r4, #12]
 800ff82:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ff86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff8a:	81a3      	strh	r3, [r4, #12]
 800ff8c:	6126      	str	r6, [r4, #16]
 800ff8e:	6165      	str	r5, [r4, #20]
 800ff90:	444e      	add	r6, r9
 800ff92:	eba5 0509 	sub.w	r5, r5, r9
 800ff96:	6026      	str	r6, [r4, #0]
 800ff98:	60a5      	str	r5, [r4, #8]
 800ff9a:	463e      	mov	r6, r7
 800ff9c:	42be      	cmp	r6, r7
 800ff9e:	d900      	bls.n	800ffa2 <__ssputs_r+0x72>
 800ffa0:	463e      	mov	r6, r7
 800ffa2:	6820      	ldr	r0, [r4, #0]
 800ffa4:	4632      	mov	r2, r6
 800ffa6:	4641      	mov	r1, r8
 800ffa8:	f7ff f884 	bl	800f0b4 <memmove>
 800ffac:	68a3      	ldr	r3, [r4, #8]
 800ffae:	1b9b      	subs	r3, r3, r6
 800ffb0:	60a3      	str	r3, [r4, #8]
 800ffb2:	6823      	ldr	r3, [r4, #0]
 800ffb4:	4433      	add	r3, r6
 800ffb6:	6023      	str	r3, [r4, #0]
 800ffb8:	2000      	movs	r0, #0
 800ffba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffbe:	462a      	mov	r2, r5
 800ffc0:	f7fe fc14 	bl	800e7ec <_realloc_r>
 800ffc4:	4606      	mov	r6, r0
 800ffc6:	2800      	cmp	r0, #0
 800ffc8:	d1e0      	bne.n	800ff8c <__ssputs_r+0x5c>
 800ffca:	6921      	ldr	r1, [r4, #16]
 800ffcc:	4650      	mov	r0, sl
 800ffce:	f7ff f92b 	bl	800f228 <_free_r>
 800ffd2:	230c      	movs	r3, #12
 800ffd4:	f8ca 3000 	str.w	r3, [sl]
 800ffd8:	89a3      	ldrh	r3, [r4, #12]
 800ffda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ffde:	81a3      	strh	r3, [r4, #12]
 800ffe0:	f04f 30ff 	mov.w	r0, #4294967295
 800ffe4:	e7e9      	b.n	800ffba <__ssputs_r+0x8a>
	...

0800ffe8 <_svfiprintf_r>:
 800ffe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffec:	4698      	mov	r8, r3
 800ffee:	898b      	ldrh	r3, [r1, #12]
 800fff0:	061b      	lsls	r3, r3, #24
 800fff2:	b09d      	sub	sp, #116	@ 0x74
 800fff4:	4607      	mov	r7, r0
 800fff6:	460d      	mov	r5, r1
 800fff8:	4614      	mov	r4, r2
 800fffa:	d510      	bpl.n	801001e <_svfiprintf_r+0x36>
 800fffc:	690b      	ldr	r3, [r1, #16]
 800fffe:	b973      	cbnz	r3, 801001e <_svfiprintf_r+0x36>
 8010000:	2140      	movs	r1, #64	@ 0x40
 8010002:	f7fe fb67 	bl	800e6d4 <_malloc_r>
 8010006:	6028      	str	r0, [r5, #0]
 8010008:	6128      	str	r0, [r5, #16]
 801000a:	b930      	cbnz	r0, 801001a <_svfiprintf_r+0x32>
 801000c:	230c      	movs	r3, #12
 801000e:	603b      	str	r3, [r7, #0]
 8010010:	f04f 30ff 	mov.w	r0, #4294967295
 8010014:	b01d      	add	sp, #116	@ 0x74
 8010016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801001a:	2340      	movs	r3, #64	@ 0x40
 801001c:	616b      	str	r3, [r5, #20]
 801001e:	2300      	movs	r3, #0
 8010020:	9309      	str	r3, [sp, #36]	@ 0x24
 8010022:	2320      	movs	r3, #32
 8010024:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010028:	f8cd 800c 	str.w	r8, [sp, #12]
 801002c:	2330      	movs	r3, #48	@ 0x30
 801002e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80101cc <_svfiprintf_r+0x1e4>
 8010032:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010036:	f04f 0901 	mov.w	r9, #1
 801003a:	4623      	mov	r3, r4
 801003c:	469a      	mov	sl, r3
 801003e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010042:	b10a      	cbz	r2, 8010048 <_svfiprintf_r+0x60>
 8010044:	2a25      	cmp	r2, #37	@ 0x25
 8010046:	d1f9      	bne.n	801003c <_svfiprintf_r+0x54>
 8010048:	ebba 0b04 	subs.w	fp, sl, r4
 801004c:	d00b      	beq.n	8010066 <_svfiprintf_r+0x7e>
 801004e:	465b      	mov	r3, fp
 8010050:	4622      	mov	r2, r4
 8010052:	4629      	mov	r1, r5
 8010054:	4638      	mov	r0, r7
 8010056:	f7ff ff6b 	bl	800ff30 <__ssputs_r>
 801005a:	3001      	adds	r0, #1
 801005c:	f000 80a7 	beq.w	80101ae <_svfiprintf_r+0x1c6>
 8010060:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010062:	445a      	add	r2, fp
 8010064:	9209      	str	r2, [sp, #36]	@ 0x24
 8010066:	f89a 3000 	ldrb.w	r3, [sl]
 801006a:	2b00      	cmp	r3, #0
 801006c:	f000 809f 	beq.w	80101ae <_svfiprintf_r+0x1c6>
 8010070:	2300      	movs	r3, #0
 8010072:	f04f 32ff 	mov.w	r2, #4294967295
 8010076:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801007a:	f10a 0a01 	add.w	sl, sl, #1
 801007e:	9304      	str	r3, [sp, #16]
 8010080:	9307      	str	r3, [sp, #28]
 8010082:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010086:	931a      	str	r3, [sp, #104]	@ 0x68
 8010088:	4654      	mov	r4, sl
 801008a:	2205      	movs	r2, #5
 801008c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010090:	484e      	ldr	r0, [pc, #312]	@ (80101cc <_svfiprintf_r+0x1e4>)
 8010092:	f7f0 f925 	bl	80002e0 <memchr>
 8010096:	9a04      	ldr	r2, [sp, #16]
 8010098:	b9d8      	cbnz	r0, 80100d2 <_svfiprintf_r+0xea>
 801009a:	06d0      	lsls	r0, r2, #27
 801009c:	bf44      	itt	mi
 801009e:	2320      	movmi	r3, #32
 80100a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100a4:	0711      	lsls	r1, r2, #28
 80100a6:	bf44      	itt	mi
 80100a8:	232b      	movmi	r3, #43	@ 0x2b
 80100aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100ae:	f89a 3000 	ldrb.w	r3, [sl]
 80100b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80100b4:	d015      	beq.n	80100e2 <_svfiprintf_r+0xfa>
 80100b6:	9a07      	ldr	r2, [sp, #28]
 80100b8:	4654      	mov	r4, sl
 80100ba:	2000      	movs	r0, #0
 80100bc:	f04f 0c0a 	mov.w	ip, #10
 80100c0:	4621      	mov	r1, r4
 80100c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100c6:	3b30      	subs	r3, #48	@ 0x30
 80100c8:	2b09      	cmp	r3, #9
 80100ca:	d94b      	bls.n	8010164 <_svfiprintf_r+0x17c>
 80100cc:	b1b0      	cbz	r0, 80100fc <_svfiprintf_r+0x114>
 80100ce:	9207      	str	r2, [sp, #28]
 80100d0:	e014      	b.n	80100fc <_svfiprintf_r+0x114>
 80100d2:	eba0 0308 	sub.w	r3, r0, r8
 80100d6:	fa09 f303 	lsl.w	r3, r9, r3
 80100da:	4313      	orrs	r3, r2
 80100dc:	9304      	str	r3, [sp, #16]
 80100de:	46a2      	mov	sl, r4
 80100e0:	e7d2      	b.n	8010088 <_svfiprintf_r+0xa0>
 80100e2:	9b03      	ldr	r3, [sp, #12]
 80100e4:	1d19      	adds	r1, r3, #4
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	9103      	str	r1, [sp, #12]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	bfbb      	ittet	lt
 80100ee:	425b      	neglt	r3, r3
 80100f0:	f042 0202 	orrlt.w	r2, r2, #2
 80100f4:	9307      	strge	r3, [sp, #28]
 80100f6:	9307      	strlt	r3, [sp, #28]
 80100f8:	bfb8      	it	lt
 80100fa:	9204      	strlt	r2, [sp, #16]
 80100fc:	7823      	ldrb	r3, [r4, #0]
 80100fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8010100:	d10a      	bne.n	8010118 <_svfiprintf_r+0x130>
 8010102:	7863      	ldrb	r3, [r4, #1]
 8010104:	2b2a      	cmp	r3, #42	@ 0x2a
 8010106:	d132      	bne.n	801016e <_svfiprintf_r+0x186>
 8010108:	9b03      	ldr	r3, [sp, #12]
 801010a:	1d1a      	adds	r2, r3, #4
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	9203      	str	r2, [sp, #12]
 8010110:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010114:	3402      	adds	r4, #2
 8010116:	9305      	str	r3, [sp, #20]
 8010118:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80101dc <_svfiprintf_r+0x1f4>
 801011c:	7821      	ldrb	r1, [r4, #0]
 801011e:	2203      	movs	r2, #3
 8010120:	4650      	mov	r0, sl
 8010122:	f7f0 f8dd 	bl	80002e0 <memchr>
 8010126:	b138      	cbz	r0, 8010138 <_svfiprintf_r+0x150>
 8010128:	9b04      	ldr	r3, [sp, #16]
 801012a:	eba0 000a 	sub.w	r0, r0, sl
 801012e:	2240      	movs	r2, #64	@ 0x40
 8010130:	4082      	lsls	r2, r0
 8010132:	4313      	orrs	r3, r2
 8010134:	3401      	adds	r4, #1
 8010136:	9304      	str	r3, [sp, #16]
 8010138:	f814 1b01 	ldrb.w	r1, [r4], #1
 801013c:	4824      	ldr	r0, [pc, #144]	@ (80101d0 <_svfiprintf_r+0x1e8>)
 801013e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010142:	2206      	movs	r2, #6
 8010144:	f7f0 f8cc 	bl	80002e0 <memchr>
 8010148:	2800      	cmp	r0, #0
 801014a:	d036      	beq.n	80101ba <_svfiprintf_r+0x1d2>
 801014c:	4b21      	ldr	r3, [pc, #132]	@ (80101d4 <_svfiprintf_r+0x1ec>)
 801014e:	bb1b      	cbnz	r3, 8010198 <_svfiprintf_r+0x1b0>
 8010150:	9b03      	ldr	r3, [sp, #12]
 8010152:	3307      	adds	r3, #7
 8010154:	f023 0307 	bic.w	r3, r3, #7
 8010158:	3308      	adds	r3, #8
 801015a:	9303      	str	r3, [sp, #12]
 801015c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801015e:	4433      	add	r3, r6
 8010160:	9309      	str	r3, [sp, #36]	@ 0x24
 8010162:	e76a      	b.n	801003a <_svfiprintf_r+0x52>
 8010164:	fb0c 3202 	mla	r2, ip, r2, r3
 8010168:	460c      	mov	r4, r1
 801016a:	2001      	movs	r0, #1
 801016c:	e7a8      	b.n	80100c0 <_svfiprintf_r+0xd8>
 801016e:	2300      	movs	r3, #0
 8010170:	3401      	adds	r4, #1
 8010172:	9305      	str	r3, [sp, #20]
 8010174:	4619      	mov	r1, r3
 8010176:	f04f 0c0a 	mov.w	ip, #10
 801017a:	4620      	mov	r0, r4
 801017c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010180:	3a30      	subs	r2, #48	@ 0x30
 8010182:	2a09      	cmp	r2, #9
 8010184:	d903      	bls.n	801018e <_svfiprintf_r+0x1a6>
 8010186:	2b00      	cmp	r3, #0
 8010188:	d0c6      	beq.n	8010118 <_svfiprintf_r+0x130>
 801018a:	9105      	str	r1, [sp, #20]
 801018c:	e7c4      	b.n	8010118 <_svfiprintf_r+0x130>
 801018e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010192:	4604      	mov	r4, r0
 8010194:	2301      	movs	r3, #1
 8010196:	e7f0      	b.n	801017a <_svfiprintf_r+0x192>
 8010198:	ab03      	add	r3, sp, #12
 801019a:	9300      	str	r3, [sp, #0]
 801019c:	462a      	mov	r2, r5
 801019e:	4b0e      	ldr	r3, [pc, #56]	@ (80101d8 <_svfiprintf_r+0x1f0>)
 80101a0:	a904      	add	r1, sp, #16
 80101a2:	4638      	mov	r0, r7
 80101a4:	f3af 8000 	nop.w
 80101a8:	1c42      	adds	r2, r0, #1
 80101aa:	4606      	mov	r6, r0
 80101ac:	d1d6      	bne.n	801015c <_svfiprintf_r+0x174>
 80101ae:	89ab      	ldrh	r3, [r5, #12]
 80101b0:	065b      	lsls	r3, r3, #25
 80101b2:	f53f af2d 	bmi.w	8010010 <_svfiprintf_r+0x28>
 80101b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80101b8:	e72c      	b.n	8010014 <_svfiprintf_r+0x2c>
 80101ba:	ab03      	add	r3, sp, #12
 80101bc:	9300      	str	r3, [sp, #0]
 80101be:	462a      	mov	r2, r5
 80101c0:	4b05      	ldr	r3, [pc, #20]	@ (80101d8 <_svfiprintf_r+0x1f0>)
 80101c2:	a904      	add	r1, sp, #16
 80101c4:	4638      	mov	r0, r7
 80101c6:	f000 f9bb 	bl	8010540 <_printf_i>
 80101ca:	e7ed      	b.n	80101a8 <_svfiprintf_r+0x1c0>
 80101cc:	0801e5b1 	.word	0x0801e5b1
 80101d0:	0801e5bb 	.word	0x0801e5bb
 80101d4:	00000000 	.word	0x00000000
 80101d8:	0800ff31 	.word	0x0800ff31
 80101dc:	0801e5b7 	.word	0x0801e5b7

080101e0 <__sfputc_r>:
 80101e0:	6893      	ldr	r3, [r2, #8]
 80101e2:	3b01      	subs	r3, #1
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	b410      	push	{r4}
 80101e8:	6093      	str	r3, [r2, #8]
 80101ea:	da08      	bge.n	80101fe <__sfputc_r+0x1e>
 80101ec:	6994      	ldr	r4, [r2, #24]
 80101ee:	42a3      	cmp	r3, r4
 80101f0:	db01      	blt.n	80101f6 <__sfputc_r+0x16>
 80101f2:	290a      	cmp	r1, #10
 80101f4:	d103      	bne.n	80101fe <__sfputc_r+0x1e>
 80101f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80101fa:	f7fe bec6 	b.w	800ef8a <__swbuf_r>
 80101fe:	6813      	ldr	r3, [r2, #0]
 8010200:	1c58      	adds	r0, r3, #1
 8010202:	6010      	str	r0, [r2, #0]
 8010204:	7019      	strb	r1, [r3, #0]
 8010206:	4608      	mov	r0, r1
 8010208:	f85d 4b04 	ldr.w	r4, [sp], #4
 801020c:	4770      	bx	lr

0801020e <__sfputs_r>:
 801020e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010210:	4606      	mov	r6, r0
 8010212:	460f      	mov	r7, r1
 8010214:	4614      	mov	r4, r2
 8010216:	18d5      	adds	r5, r2, r3
 8010218:	42ac      	cmp	r4, r5
 801021a:	d101      	bne.n	8010220 <__sfputs_r+0x12>
 801021c:	2000      	movs	r0, #0
 801021e:	e007      	b.n	8010230 <__sfputs_r+0x22>
 8010220:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010224:	463a      	mov	r2, r7
 8010226:	4630      	mov	r0, r6
 8010228:	f7ff ffda 	bl	80101e0 <__sfputc_r>
 801022c:	1c43      	adds	r3, r0, #1
 801022e:	d1f3      	bne.n	8010218 <__sfputs_r+0xa>
 8010230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010234 <_vfiprintf_r>:
 8010234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010238:	460d      	mov	r5, r1
 801023a:	b09d      	sub	sp, #116	@ 0x74
 801023c:	4614      	mov	r4, r2
 801023e:	4698      	mov	r8, r3
 8010240:	4606      	mov	r6, r0
 8010242:	b118      	cbz	r0, 801024c <_vfiprintf_r+0x18>
 8010244:	6a03      	ldr	r3, [r0, #32]
 8010246:	b90b      	cbnz	r3, 801024c <_vfiprintf_r+0x18>
 8010248:	f7fe fd96 	bl	800ed78 <__sinit>
 801024c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801024e:	07d9      	lsls	r1, r3, #31
 8010250:	d405      	bmi.n	801025e <_vfiprintf_r+0x2a>
 8010252:	89ab      	ldrh	r3, [r5, #12]
 8010254:	059a      	lsls	r2, r3, #22
 8010256:	d402      	bmi.n	801025e <_vfiprintf_r+0x2a>
 8010258:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801025a:	f7fe ffce 	bl	800f1fa <__retarget_lock_acquire_recursive>
 801025e:	89ab      	ldrh	r3, [r5, #12]
 8010260:	071b      	lsls	r3, r3, #28
 8010262:	d501      	bpl.n	8010268 <_vfiprintf_r+0x34>
 8010264:	692b      	ldr	r3, [r5, #16]
 8010266:	b99b      	cbnz	r3, 8010290 <_vfiprintf_r+0x5c>
 8010268:	4629      	mov	r1, r5
 801026a:	4630      	mov	r0, r6
 801026c:	f7fe fecc 	bl	800f008 <__swsetup_r>
 8010270:	b170      	cbz	r0, 8010290 <_vfiprintf_r+0x5c>
 8010272:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010274:	07dc      	lsls	r4, r3, #31
 8010276:	d504      	bpl.n	8010282 <_vfiprintf_r+0x4e>
 8010278:	f04f 30ff 	mov.w	r0, #4294967295
 801027c:	b01d      	add	sp, #116	@ 0x74
 801027e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010282:	89ab      	ldrh	r3, [r5, #12]
 8010284:	0598      	lsls	r0, r3, #22
 8010286:	d4f7      	bmi.n	8010278 <_vfiprintf_r+0x44>
 8010288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801028a:	f7fe ffb7 	bl	800f1fc <__retarget_lock_release_recursive>
 801028e:	e7f3      	b.n	8010278 <_vfiprintf_r+0x44>
 8010290:	2300      	movs	r3, #0
 8010292:	9309      	str	r3, [sp, #36]	@ 0x24
 8010294:	2320      	movs	r3, #32
 8010296:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801029a:	f8cd 800c 	str.w	r8, [sp, #12]
 801029e:	2330      	movs	r3, #48	@ 0x30
 80102a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010450 <_vfiprintf_r+0x21c>
 80102a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80102a8:	f04f 0901 	mov.w	r9, #1
 80102ac:	4623      	mov	r3, r4
 80102ae:	469a      	mov	sl, r3
 80102b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80102b4:	b10a      	cbz	r2, 80102ba <_vfiprintf_r+0x86>
 80102b6:	2a25      	cmp	r2, #37	@ 0x25
 80102b8:	d1f9      	bne.n	80102ae <_vfiprintf_r+0x7a>
 80102ba:	ebba 0b04 	subs.w	fp, sl, r4
 80102be:	d00b      	beq.n	80102d8 <_vfiprintf_r+0xa4>
 80102c0:	465b      	mov	r3, fp
 80102c2:	4622      	mov	r2, r4
 80102c4:	4629      	mov	r1, r5
 80102c6:	4630      	mov	r0, r6
 80102c8:	f7ff ffa1 	bl	801020e <__sfputs_r>
 80102cc:	3001      	adds	r0, #1
 80102ce:	f000 80a7 	beq.w	8010420 <_vfiprintf_r+0x1ec>
 80102d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80102d4:	445a      	add	r2, fp
 80102d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80102d8:	f89a 3000 	ldrb.w	r3, [sl]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	f000 809f 	beq.w	8010420 <_vfiprintf_r+0x1ec>
 80102e2:	2300      	movs	r3, #0
 80102e4:	f04f 32ff 	mov.w	r2, #4294967295
 80102e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80102ec:	f10a 0a01 	add.w	sl, sl, #1
 80102f0:	9304      	str	r3, [sp, #16]
 80102f2:	9307      	str	r3, [sp, #28]
 80102f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80102f8:	931a      	str	r3, [sp, #104]	@ 0x68
 80102fa:	4654      	mov	r4, sl
 80102fc:	2205      	movs	r2, #5
 80102fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010302:	4853      	ldr	r0, [pc, #332]	@ (8010450 <_vfiprintf_r+0x21c>)
 8010304:	f7ef ffec 	bl	80002e0 <memchr>
 8010308:	9a04      	ldr	r2, [sp, #16]
 801030a:	b9d8      	cbnz	r0, 8010344 <_vfiprintf_r+0x110>
 801030c:	06d1      	lsls	r1, r2, #27
 801030e:	bf44      	itt	mi
 8010310:	2320      	movmi	r3, #32
 8010312:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010316:	0713      	lsls	r3, r2, #28
 8010318:	bf44      	itt	mi
 801031a:	232b      	movmi	r3, #43	@ 0x2b
 801031c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010320:	f89a 3000 	ldrb.w	r3, [sl]
 8010324:	2b2a      	cmp	r3, #42	@ 0x2a
 8010326:	d015      	beq.n	8010354 <_vfiprintf_r+0x120>
 8010328:	9a07      	ldr	r2, [sp, #28]
 801032a:	4654      	mov	r4, sl
 801032c:	2000      	movs	r0, #0
 801032e:	f04f 0c0a 	mov.w	ip, #10
 8010332:	4621      	mov	r1, r4
 8010334:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010338:	3b30      	subs	r3, #48	@ 0x30
 801033a:	2b09      	cmp	r3, #9
 801033c:	d94b      	bls.n	80103d6 <_vfiprintf_r+0x1a2>
 801033e:	b1b0      	cbz	r0, 801036e <_vfiprintf_r+0x13a>
 8010340:	9207      	str	r2, [sp, #28]
 8010342:	e014      	b.n	801036e <_vfiprintf_r+0x13a>
 8010344:	eba0 0308 	sub.w	r3, r0, r8
 8010348:	fa09 f303 	lsl.w	r3, r9, r3
 801034c:	4313      	orrs	r3, r2
 801034e:	9304      	str	r3, [sp, #16]
 8010350:	46a2      	mov	sl, r4
 8010352:	e7d2      	b.n	80102fa <_vfiprintf_r+0xc6>
 8010354:	9b03      	ldr	r3, [sp, #12]
 8010356:	1d19      	adds	r1, r3, #4
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	9103      	str	r1, [sp, #12]
 801035c:	2b00      	cmp	r3, #0
 801035e:	bfbb      	ittet	lt
 8010360:	425b      	neglt	r3, r3
 8010362:	f042 0202 	orrlt.w	r2, r2, #2
 8010366:	9307      	strge	r3, [sp, #28]
 8010368:	9307      	strlt	r3, [sp, #28]
 801036a:	bfb8      	it	lt
 801036c:	9204      	strlt	r2, [sp, #16]
 801036e:	7823      	ldrb	r3, [r4, #0]
 8010370:	2b2e      	cmp	r3, #46	@ 0x2e
 8010372:	d10a      	bne.n	801038a <_vfiprintf_r+0x156>
 8010374:	7863      	ldrb	r3, [r4, #1]
 8010376:	2b2a      	cmp	r3, #42	@ 0x2a
 8010378:	d132      	bne.n	80103e0 <_vfiprintf_r+0x1ac>
 801037a:	9b03      	ldr	r3, [sp, #12]
 801037c:	1d1a      	adds	r2, r3, #4
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	9203      	str	r2, [sp, #12]
 8010382:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010386:	3402      	adds	r4, #2
 8010388:	9305      	str	r3, [sp, #20]
 801038a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010460 <_vfiprintf_r+0x22c>
 801038e:	7821      	ldrb	r1, [r4, #0]
 8010390:	2203      	movs	r2, #3
 8010392:	4650      	mov	r0, sl
 8010394:	f7ef ffa4 	bl	80002e0 <memchr>
 8010398:	b138      	cbz	r0, 80103aa <_vfiprintf_r+0x176>
 801039a:	9b04      	ldr	r3, [sp, #16]
 801039c:	eba0 000a 	sub.w	r0, r0, sl
 80103a0:	2240      	movs	r2, #64	@ 0x40
 80103a2:	4082      	lsls	r2, r0
 80103a4:	4313      	orrs	r3, r2
 80103a6:	3401      	adds	r4, #1
 80103a8:	9304      	str	r3, [sp, #16]
 80103aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80103ae:	4829      	ldr	r0, [pc, #164]	@ (8010454 <_vfiprintf_r+0x220>)
 80103b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80103b4:	2206      	movs	r2, #6
 80103b6:	f7ef ff93 	bl	80002e0 <memchr>
 80103ba:	2800      	cmp	r0, #0
 80103bc:	d03f      	beq.n	801043e <_vfiprintf_r+0x20a>
 80103be:	4b26      	ldr	r3, [pc, #152]	@ (8010458 <_vfiprintf_r+0x224>)
 80103c0:	bb1b      	cbnz	r3, 801040a <_vfiprintf_r+0x1d6>
 80103c2:	9b03      	ldr	r3, [sp, #12]
 80103c4:	3307      	adds	r3, #7
 80103c6:	f023 0307 	bic.w	r3, r3, #7
 80103ca:	3308      	adds	r3, #8
 80103cc:	9303      	str	r3, [sp, #12]
 80103ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103d0:	443b      	add	r3, r7
 80103d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80103d4:	e76a      	b.n	80102ac <_vfiprintf_r+0x78>
 80103d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80103da:	460c      	mov	r4, r1
 80103dc:	2001      	movs	r0, #1
 80103de:	e7a8      	b.n	8010332 <_vfiprintf_r+0xfe>
 80103e0:	2300      	movs	r3, #0
 80103e2:	3401      	adds	r4, #1
 80103e4:	9305      	str	r3, [sp, #20]
 80103e6:	4619      	mov	r1, r3
 80103e8:	f04f 0c0a 	mov.w	ip, #10
 80103ec:	4620      	mov	r0, r4
 80103ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80103f2:	3a30      	subs	r2, #48	@ 0x30
 80103f4:	2a09      	cmp	r2, #9
 80103f6:	d903      	bls.n	8010400 <_vfiprintf_r+0x1cc>
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d0c6      	beq.n	801038a <_vfiprintf_r+0x156>
 80103fc:	9105      	str	r1, [sp, #20]
 80103fe:	e7c4      	b.n	801038a <_vfiprintf_r+0x156>
 8010400:	fb0c 2101 	mla	r1, ip, r1, r2
 8010404:	4604      	mov	r4, r0
 8010406:	2301      	movs	r3, #1
 8010408:	e7f0      	b.n	80103ec <_vfiprintf_r+0x1b8>
 801040a:	ab03      	add	r3, sp, #12
 801040c:	9300      	str	r3, [sp, #0]
 801040e:	462a      	mov	r2, r5
 8010410:	4b12      	ldr	r3, [pc, #72]	@ (801045c <_vfiprintf_r+0x228>)
 8010412:	a904      	add	r1, sp, #16
 8010414:	4630      	mov	r0, r6
 8010416:	f3af 8000 	nop.w
 801041a:	4607      	mov	r7, r0
 801041c:	1c78      	adds	r0, r7, #1
 801041e:	d1d6      	bne.n	80103ce <_vfiprintf_r+0x19a>
 8010420:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010422:	07d9      	lsls	r1, r3, #31
 8010424:	d405      	bmi.n	8010432 <_vfiprintf_r+0x1fe>
 8010426:	89ab      	ldrh	r3, [r5, #12]
 8010428:	059a      	lsls	r2, r3, #22
 801042a:	d402      	bmi.n	8010432 <_vfiprintf_r+0x1fe>
 801042c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801042e:	f7fe fee5 	bl	800f1fc <__retarget_lock_release_recursive>
 8010432:	89ab      	ldrh	r3, [r5, #12]
 8010434:	065b      	lsls	r3, r3, #25
 8010436:	f53f af1f 	bmi.w	8010278 <_vfiprintf_r+0x44>
 801043a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801043c:	e71e      	b.n	801027c <_vfiprintf_r+0x48>
 801043e:	ab03      	add	r3, sp, #12
 8010440:	9300      	str	r3, [sp, #0]
 8010442:	462a      	mov	r2, r5
 8010444:	4b05      	ldr	r3, [pc, #20]	@ (801045c <_vfiprintf_r+0x228>)
 8010446:	a904      	add	r1, sp, #16
 8010448:	4630      	mov	r0, r6
 801044a:	f000 f879 	bl	8010540 <_printf_i>
 801044e:	e7e4      	b.n	801041a <_vfiprintf_r+0x1e6>
 8010450:	0801e5b1 	.word	0x0801e5b1
 8010454:	0801e5bb 	.word	0x0801e5bb
 8010458:	00000000 	.word	0x00000000
 801045c:	0801020f 	.word	0x0801020f
 8010460:	0801e5b7 	.word	0x0801e5b7

08010464 <_printf_common>:
 8010464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010468:	4616      	mov	r6, r2
 801046a:	4698      	mov	r8, r3
 801046c:	688a      	ldr	r2, [r1, #8]
 801046e:	690b      	ldr	r3, [r1, #16]
 8010470:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010474:	4293      	cmp	r3, r2
 8010476:	bfb8      	it	lt
 8010478:	4613      	movlt	r3, r2
 801047a:	6033      	str	r3, [r6, #0]
 801047c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010480:	4607      	mov	r7, r0
 8010482:	460c      	mov	r4, r1
 8010484:	b10a      	cbz	r2, 801048a <_printf_common+0x26>
 8010486:	3301      	adds	r3, #1
 8010488:	6033      	str	r3, [r6, #0]
 801048a:	6823      	ldr	r3, [r4, #0]
 801048c:	0699      	lsls	r1, r3, #26
 801048e:	bf42      	ittt	mi
 8010490:	6833      	ldrmi	r3, [r6, #0]
 8010492:	3302      	addmi	r3, #2
 8010494:	6033      	strmi	r3, [r6, #0]
 8010496:	6825      	ldr	r5, [r4, #0]
 8010498:	f015 0506 	ands.w	r5, r5, #6
 801049c:	d106      	bne.n	80104ac <_printf_common+0x48>
 801049e:	f104 0a19 	add.w	sl, r4, #25
 80104a2:	68e3      	ldr	r3, [r4, #12]
 80104a4:	6832      	ldr	r2, [r6, #0]
 80104a6:	1a9b      	subs	r3, r3, r2
 80104a8:	42ab      	cmp	r3, r5
 80104aa:	dc26      	bgt.n	80104fa <_printf_common+0x96>
 80104ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80104b0:	6822      	ldr	r2, [r4, #0]
 80104b2:	3b00      	subs	r3, #0
 80104b4:	bf18      	it	ne
 80104b6:	2301      	movne	r3, #1
 80104b8:	0692      	lsls	r2, r2, #26
 80104ba:	d42b      	bmi.n	8010514 <_printf_common+0xb0>
 80104bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80104c0:	4641      	mov	r1, r8
 80104c2:	4638      	mov	r0, r7
 80104c4:	47c8      	blx	r9
 80104c6:	3001      	adds	r0, #1
 80104c8:	d01e      	beq.n	8010508 <_printf_common+0xa4>
 80104ca:	6823      	ldr	r3, [r4, #0]
 80104cc:	6922      	ldr	r2, [r4, #16]
 80104ce:	f003 0306 	and.w	r3, r3, #6
 80104d2:	2b04      	cmp	r3, #4
 80104d4:	bf02      	ittt	eq
 80104d6:	68e5      	ldreq	r5, [r4, #12]
 80104d8:	6833      	ldreq	r3, [r6, #0]
 80104da:	1aed      	subeq	r5, r5, r3
 80104dc:	68a3      	ldr	r3, [r4, #8]
 80104de:	bf0c      	ite	eq
 80104e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80104e4:	2500      	movne	r5, #0
 80104e6:	4293      	cmp	r3, r2
 80104e8:	bfc4      	itt	gt
 80104ea:	1a9b      	subgt	r3, r3, r2
 80104ec:	18ed      	addgt	r5, r5, r3
 80104ee:	2600      	movs	r6, #0
 80104f0:	341a      	adds	r4, #26
 80104f2:	42b5      	cmp	r5, r6
 80104f4:	d11a      	bne.n	801052c <_printf_common+0xc8>
 80104f6:	2000      	movs	r0, #0
 80104f8:	e008      	b.n	801050c <_printf_common+0xa8>
 80104fa:	2301      	movs	r3, #1
 80104fc:	4652      	mov	r2, sl
 80104fe:	4641      	mov	r1, r8
 8010500:	4638      	mov	r0, r7
 8010502:	47c8      	blx	r9
 8010504:	3001      	adds	r0, #1
 8010506:	d103      	bne.n	8010510 <_printf_common+0xac>
 8010508:	f04f 30ff 	mov.w	r0, #4294967295
 801050c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010510:	3501      	adds	r5, #1
 8010512:	e7c6      	b.n	80104a2 <_printf_common+0x3e>
 8010514:	18e1      	adds	r1, r4, r3
 8010516:	1c5a      	adds	r2, r3, #1
 8010518:	2030      	movs	r0, #48	@ 0x30
 801051a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801051e:	4422      	add	r2, r4
 8010520:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010524:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010528:	3302      	adds	r3, #2
 801052a:	e7c7      	b.n	80104bc <_printf_common+0x58>
 801052c:	2301      	movs	r3, #1
 801052e:	4622      	mov	r2, r4
 8010530:	4641      	mov	r1, r8
 8010532:	4638      	mov	r0, r7
 8010534:	47c8      	blx	r9
 8010536:	3001      	adds	r0, #1
 8010538:	d0e6      	beq.n	8010508 <_printf_common+0xa4>
 801053a:	3601      	adds	r6, #1
 801053c:	e7d9      	b.n	80104f2 <_printf_common+0x8e>
	...

08010540 <_printf_i>:
 8010540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010544:	7e0f      	ldrb	r7, [r1, #24]
 8010546:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010548:	2f78      	cmp	r7, #120	@ 0x78
 801054a:	4691      	mov	r9, r2
 801054c:	4680      	mov	r8, r0
 801054e:	460c      	mov	r4, r1
 8010550:	469a      	mov	sl, r3
 8010552:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010556:	d807      	bhi.n	8010568 <_printf_i+0x28>
 8010558:	2f62      	cmp	r7, #98	@ 0x62
 801055a:	d80a      	bhi.n	8010572 <_printf_i+0x32>
 801055c:	2f00      	cmp	r7, #0
 801055e:	f000 80d2 	beq.w	8010706 <_printf_i+0x1c6>
 8010562:	2f58      	cmp	r7, #88	@ 0x58
 8010564:	f000 80b9 	beq.w	80106da <_printf_i+0x19a>
 8010568:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801056c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010570:	e03a      	b.n	80105e8 <_printf_i+0xa8>
 8010572:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010576:	2b15      	cmp	r3, #21
 8010578:	d8f6      	bhi.n	8010568 <_printf_i+0x28>
 801057a:	a101      	add	r1, pc, #4	@ (adr r1, 8010580 <_printf_i+0x40>)
 801057c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010580:	080105d9 	.word	0x080105d9
 8010584:	080105ed 	.word	0x080105ed
 8010588:	08010569 	.word	0x08010569
 801058c:	08010569 	.word	0x08010569
 8010590:	08010569 	.word	0x08010569
 8010594:	08010569 	.word	0x08010569
 8010598:	080105ed 	.word	0x080105ed
 801059c:	08010569 	.word	0x08010569
 80105a0:	08010569 	.word	0x08010569
 80105a4:	08010569 	.word	0x08010569
 80105a8:	08010569 	.word	0x08010569
 80105ac:	080106ed 	.word	0x080106ed
 80105b0:	08010617 	.word	0x08010617
 80105b4:	080106a7 	.word	0x080106a7
 80105b8:	08010569 	.word	0x08010569
 80105bc:	08010569 	.word	0x08010569
 80105c0:	0801070f 	.word	0x0801070f
 80105c4:	08010569 	.word	0x08010569
 80105c8:	08010617 	.word	0x08010617
 80105cc:	08010569 	.word	0x08010569
 80105d0:	08010569 	.word	0x08010569
 80105d4:	080106af 	.word	0x080106af
 80105d8:	6833      	ldr	r3, [r6, #0]
 80105da:	1d1a      	adds	r2, r3, #4
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	6032      	str	r2, [r6, #0]
 80105e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80105e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80105e8:	2301      	movs	r3, #1
 80105ea:	e09d      	b.n	8010728 <_printf_i+0x1e8>
 80105ec:	6833      	ldr	r3, [r6, #0]
 80105ee:	6820      	ldr	r0, [r4, #0]
 80105f0:	1d19      	adds	r1, r3, #4
 80105f2:	6031      	str	r1, [r6, #0]
 80105f4:	0606      	lsls	r6, r0, #24
 80105f6:	d501      	bpl.n	80105fc <_printf_i+0xbc>
 80105f8:	681d      	ldr	r5, [r3, #0]
 80105fa:	e003      	b.n	8010604 <_printf_i+0xc4>
 80105fc:	0645      	lsls	r5, r0, #25
 80105fe:	d5fb      	bpl.n	80105f8 <_printf_i+0xb8>
 8010600:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010604:	2d00      	cmp	r5, #0
 8010606:	da03      	bge.n	8010610 <_printf_i+0xd0>
 8010608:	232d      	movs	r3, #45	@ 0x2d
 801060a:	426d      	negs	r5, r5
 801060c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010610:	4859      	ldr	r0, [pc, #356]	@ (8010778 <_printf_i+0x238>)
 8010612:	230a      	movs	r3, #10
 8010614:	e011      	b.n	801063a <_printf_i+0xfa>
 8010616:	6821      	ldr	r1, [r4, #0]
 8010618:	6833      	ldr	r3, [r6, #0]
 801061a:	0608      	lsls	r0, r1, #24
 801061c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010620:	d402      	bmi.n	8010628 <_printf_i+0xe8>
 8010622:	0649      	lsls	r1, r1, #25
 8010624:	bf48      	it	mi
 8010626:	b2ad      	uxthmi	r5, r5
 8010628:	2f6f      	cmp	r7, #111	@ 0x6f
 801062a:	4853      	ldr	r0, [pc, #332]	@ (8010778 <_printf_i+0x238>)
 801062c:	6033      	str	r3, [r6, #0]
 801062e:	bf14      	ite	ne
 8010630:	230a      	movne	r3, #10
 8010632:	2308      	moveq	r3, #8
 8010634:	2100      	movs	r1, #0
 8010636:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801063a:	6866      	ldr	r6, [r4, #4]
 801063c:	60a6      	str	r6, [r4, #8]
 801063e:	2e00      	cmp	r6, #0
 8010640:	bfa2      	ittt	ge
 8010642:	6821      	ldrge	r1, [r4, #0]
 8010644:	f021 0104 	bicge.w	r1, r1, #4
 8010648:	6021      	strge	r1, [r4, #0]
 801064a:	b90d      	cbnz	r5, 8010650 <_printf_i+0x110>
 801064c:	2e00      	cmp	r6, #0
 801064e:	d04b      	beq.n	80106e8 <_printf_i+0x1a8>
 8010650:	4616      	mov	r6, r2
 8010652:	fbb5 f1f3 	udiv	r1, r5, r3
 8010656:	fb03 5711 	mls	r7, r3, r1, r5
 801065a:	5dc7      	ldrb	r7, [r0, r7]
 801065c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010660:	462f      	mov	r7, r5
 8010662:	42bb      	cmp	r3, r7
 8010664:	460d      	mov	r5, r1
 8010666:	d9f4      	bls.n	8010652 <_printf_i+0x112>
 8010668:	2b08      	cmp	r3, #8
 801066a:	d10b      	bne.n	8010684 <_printf_i+0x144>
 801066c:	6823      	ldr	r3, [r4, #0]
 801066e:	07df      	lsls	r7, r3, #31
 8010670:	d508      	bpl.n	8010684 <_printf_i+0x144>
 8010672:	6923      	ldr	r3, [r4, #16]
 8010674:	6861      	ldr	r1, [r4, #4]
 8010676:	4299      	cmp	r1, r3
 8010678:	bfde      	ittt	le
 801067a:	2330      	movle	r3, #48	@ 0x30
 801067c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010680:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010684:	1b92      	subs	r2, r2, r6
 8010686:	6122      	str	r2, [r4, #16]
 8010688:	f8cd a000 	str.w	sl, [sp]
 801068c:	464b      	mov	r3, r9
 801068e:	aa03      	add	r2, sp, #12
 8010690:	4621      	mov	r1, r4
 8010692:	4640      	mov	r0, r8
 8010694:	f7ff fee6 	bl	8010464 <_printf_common>
 8010698:	3001      	adds	r0, #1
 801069a:	d14a      	bne.n	8010732 <_printf_i+0x1f2>
 801069c:	f04f 30ff 	mov.w	r0, #4294967295
 80106a0:	b004      	add	sp, #16
 80106a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106a6:	6823      	ldr	r3, [r4, #0]
 80106a8:	f043 0320 	orr.w	r3, r3, #32
 80106ac:	6023      	str	r3, [r4, #0]
 80106ae:	4833      	ldr	r0, [pc, #204]	@ (801077c <_printf_i+0x23c>)
 80106b0:	2778      	movs	r7, #120	@ 0x78
 80106b2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80106b6:	6823      	ldr	r3, [r4, #0]
 80106b8:	6831      	ldr	r1, [r6, #0]
 80106ba:	061f      	lsls	r7, r3, #24
 80106bc:	f851 5b04 	ldr.w	r5, [r1], #4
 80106c0:	d402      	bmi.n	80106c8 <_printf_i+0x188>
 80106c2:	065f      	lsls	r7, r3, #25
 80106c4:	bf48      	it	mi
 80106c6:	b2ad      	uxthmi	r5, r5
 80106c8:	6031      	str	r1, [r6, #0]
 80106ca:	07d9      	lsls	r1, r3, #31
 80106cc:	bf44      	itt	mi
 80106ce:	f043 0320 	orrmi.w	r3, r3, #32
 80106d2:	6023      	strmi	r3, [r4, #0]
 80106d4:	b11d      	cbz	r5, 80106de <_printf_i+0x19e>
 80106d6:	2310      	movs	r3, #16
 80106d8:	e7ac      	b.n	8010634 <_printf_i+0xf4>
 80106da:	4827      	ldr	r0, [pc, #156]	@ (8010778 <_printf_i+0x238>)
 80106dc:	e7e9      	b.n	80106b2 <_printf_i+0x172>
 80106de:	6823      	ldr	r3, [r4, #0]
 80106e0:	f023 0320 	bic.w	r3, r3, #32
 80106e4:	6023      	str	r3, [r4, #0]
 80106e6:	e7f6      	b.n	80106d6 <_printf_i+0x196>
 80106e8:	4616      	mov	r6, r2
 80106ea:	e7bd      	b.n	8010668 <_printf_i+0x128>
 80106ec:	6833      	ldr	r3, [r6, #0]
 80106ee:	6825      	ldr	r5, [r4, #0]
 80106f0:	6961      	ldr	r1, [r4, #20]
 80106f2:	1d18      	adds	r0, r3, #4
 80106f4:	6030      	str	r0, [r6, #0]
 80106f6:	062e      	lsls	r6, r5, #24
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	d501      	bpl.n	8010700 <_printf_i+0x1c0>
 80106fc:	6019      	str	r1, [r3, #0]
 80106fe:	e002      	b.n	8010706 <_printf_i+0x1c6>
 8010700:	0668      	lsls	r0, r5, #25
 8010702:	d5fb      	bpl.n	80106fc <_printf_i+0x1bc>
 8010704:	8019      	strh	r1, [r3, #0]
 8010706:	2300      	movs	r3, #0
 8010708:	6123      	str	r3, [r4, #16]
 801070a:	4616      	mov	r6, r2
 801070c:	e7bc      	b.n	8010688 <_printf_i+0x148>
 801070e:	6833      	ldr	r3, [r6, #0]
 8010710:	1d1a      	adds	r2, r3, #4
 8010712:	6032      	str	r2, [r6, #0]
 8010714:	681e      	ldr	r6, [r3, #0]
 8010716:	6862      	ldr	r2, [r4, #4]
 8010718:	2100      	movs	r1, #0
 801071a:	4630      	mov	r0, r6
 801071c:	f7ef fde0 	bl	80002e0 <memchr>
 8010720:	b108      	cbz	r0, 8010726 <_printf_i+0x1e6>
 8010722:	1b80      	subs	r0, r0, r6
 8010724:	6060      	str	r0, [r4, #4]
 8010726:	6863      	ldr	r3, [r4, #4]
 8010728:	6123      	str	r3, [r4, #16]
 801072a:	2300      	movs	r3, #0
 801072c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010730:	e7aa      	b.n	8010688 <_printf_i+0x148>
 8010732:	6923      	ldr	r3, [r4, #16]
 8010734:	4632      	mov	r2, r6
 8010736:	4649      	mov	r1, r9
 8010738:	4640      	mov	r0, r8
 801073a:	47d0      	blx	sl
 801073c:	3001      	adds	r0, #1
 801073e:	d0ad      	beq.n	801069c <_printf_i+0x15c>
 8010740:	6823      	ldr	r3, [r4, #0]
 8010742:	079b      	lsls	r3, r3, #30
 8010744:	d413      	bmi.n	801076e <_printf_i+0x22e>
 8010746:	68e0      	ldr	r0, [r4, #12]
 8010748:	9b03      	ldr	r3, [sp, #12]
 801074a:	4298      	cmp	r0, r3
 801074c:	bfb8      	it	lt
 801074e:	4618      	movlt	r0, r3
 8010750:	e7a6      	b.n	80106a0 <_printf_i+0x160>
 8010752:	2301      	movs	r3, #1
 8010754:	4632      	mov	r2, r6
 8010756:	4649      	mov	r1, r9
 8010758:	4640      	mov	r0, r8
 801075a:	47d0      	blx	sl
 801075c:	3001      	adds	r0, #1
 801075e:	d09d      	beq.n	801069c <_printf_i+0x15c>
 8010760:	3501      	adds	r5, #1
 8010762:	68e3      	ldr	r3, [r4, #12]
 8010764:	9903      	ldr	r1, [sp, #12]
 8010766:	1a5b      	subs	r3, r3, r1
 8010768:	42ab      	cmp	r3, r5
 801076a:	dcf2      	bgt.n	8010752 <_printf_i+0x212>
 801076c:	e7eb      	b.n	8010746 <_printf_i+0x206>
 801076e:	2500      	movs	r5, #0
 8010770:	f104 0619 	add.w	r6, r4, #25
 8010774:	e7f5      	b.n	8010762 <_printf_i+0x222>
 8010776:	bf00      	nop
 8010778:	0801e5c2 	.word	0x0801e5c2
 801077c:	0801e5d3 	.word	0x0801e5d3

08010780 <__sflush_r>:
 8010780:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010788:	0716      	lsls	r6, r2, #28
 801078a:	4605      	mov	r5, r0
 801078c:	460c      	mov	r4, r1
 801078e:	d454      	bmi.n	801083a <__sflush_r+0xba>
 8010790:	684b      	ldr	r3, [r1, #4]
 8010792:	2b00      	cmp	r3, #0
 8010794:	dc02      	bgt.n	801079c <__sflush_r+0x1c>
 8010796:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010798:	2b00      	cmp	r3, #0
 801079a:	dd48      	ble.n	801082e <__sflush_r+0xae>
 801079c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801079e:	2e00      	cmp	r6, #0
 80107a0:	d045      	beq.n	801082e <__sflush_r+0xae>
 80107a2:	2300      	movs	r3, #0
 80107a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80107a8:	682f      	ldr	r7, [r5, #0]
 80107aa:	6a21      	ldr	r1, [r4, #32]
 80107ac:	602b      	str	r3, [r5, #0]
 80107ae:	d030      	beq.n	8010812 <__sflush_r+0x92>
 80107b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80107b2:	89a3      	ldrh	r3, [r4, #12]
 80107b4:	0759      	lsls	r1, r3, #29
 80107b6:	d505      	bpl.n	80107c4 <__sflush_r+0x44>
 80107b8:	6863      	ldr	r3, [r4, #4]
 80107ba:	1ad2      	subs	r2, r2, r3
 80107bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80107be:	b10b      	cbz	r3, 80107c4 <__sflush_r+0x44>
 80107c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80107c2:	1ad2      	subs	r2, r2, r3
 80107c4:	2300      	movs	r3, #0
 80107c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80107c8:	6a21      	ldr	r1, [r4, #32]
 80107ca:	4628      	mov	r0, r5
 80107cc:	47b0      	blx	r6
 80107ce:	1c43      	adds	r3, r0, #1
 80107d0:	89a3      	ldrh	r3, [r4, #12]
 80107d2:	d106      	bne.n	80107e2 <__sflush_r+0x62>
 80107d4:	6829      	ldr	r1, [r5, #0]
 80107d6:	291d      	cmp	r1, #29
 80107d8:	d82b      	bhi.n	8010832 <__sflush_r+0xb2>
 80107da:	4a2a      	ldr	r2, [pc, #168]	@ (8010884 <__sflush_r+0x104>)
 80107dc:	410a      	asrs	r2, r1
 80107de:	07d6      	lsls	r6, r2, #31
 80107e0:	d427      	bmi.n	8010832 <__sflush_r+0xb2>
 80107e2:	2200      	movs	r2, #0
 80107e4:	6062      	str	r2, [r4, #4]
 80107e6:	04d9      	lsls	r1, r3, #19
 80107e8:	6922      	ldr	r2, [r4, #16]
 80107ea:	6022      	str	r2, [r4, #0]
 80107ec:	d504      	bpl.n	80107f8 <__sflush_r+0x78>
 80107ee:	1c42      	adds	r2, r0, #1
 80107f0:	d101      	bne.n	80107f6 <__sflush_r+0x76>
 80107f2:	682b      	ldr	r3, [r5, #0]
 80107f4:	b903      	cbnz	r3, 80107f8 <__sflush_r+0x78>
 80107f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80107f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80107fa:	602f      	str	r7, [r5, #0]
 80107fc:	b1b9      	cbz	r1, 801082e <__sflush_r+0xae>
 80107fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010802:	4299      	cmp	r1, r3
 8010804:	d002      	beq.n	801080c <__sflush_r+0x8c>
 8010806:	4628      	mov	r0, r5
 8010808:	f7fe fd0e 	bl	800f228 <_free_r>
 801080c:	2300      	movs	r3, #0
 801080e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010810:	e00d      	b.n	801082e <__sflush_r+0xae>
 8010812:	2301      	movs	r3, #1
 8010814:	4628      	mov	r0, r5
 8010816:	47b0      	blx	r6
 8010818:	4602      	mov	r2, r0
 801081a:	1c50      	adds	r0, r2, #1
 801081c:	d1c9      	bne.n	80107b2 <__sflush_r+0x32>
 801081e:	682b      	ldr	r3, [r5, #0]
 8010820:	2b00      	cmp	r3, #0
 8010822:	d0c6      	beq.n	80107b2 <__sflush_r+0x32>
 8010824:	2b1d      	cmp	r3, #29
 8010826:	d001      	beq.n	801082c <__sflush_r+0xac>
 8010828:	2b16      	cmp	r3, #22
 801082a:	d11e      	bne.n	801086a <__sflush_r+0xea>
 801082c:	602f      	str	r7, [r5, #0]
 801082e:	2000      	movs	r0, #0
 8010830:	e022      	b.n	8010878 <__sflush_r+0xf8>
 8010832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010836:	b21b      	sxth	r3, r3
 8010838:	e01b      	b.n	8010872 <__sflush_r+0xf2>
 801083a:	690f      	ldr	r7, [r1, #16]
 801083c:	2f00      	cmp	r7, #0
 801083e:	d0f6      	beq.n	801082e <__sflush_r+0xae>
 8010840:	0793      	lsls	r3, r2, #30
 8010842:	680e      	ldr	r6, [r1, #0]
 8010844:	bf08      	it	eq
 8010846:	694b      	ldreq	r3, [r1, #20]
 8010848:	600f      	str	r7, [r1, #0]
 801084a:	bf18      	it	ne
 801084c:	2300      	movne	r3, #0
 801084e:	eba6 0807 	sub.w	r8, r6, r7
 8010852:	608b      	str	r3, [r1, #8]
 8010854:	f1b8 0f00 	cmp.w	r8, #0
 8010858:	dde9      	ble.n	801082e <__sflush_r+0xae>
 801085a:	6a21      	ldr	r1, [r4, #32]
 801085c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801085e:	4643      	mov	r3, r8
 8010860:	463a      	mov	r2, r7
 8010862:	4628      	mov	r0, r5
 8010864:	47b0      	blx	r6
 8010866:	2800      	cmp	r0, #0
 8010868:	dc08      	bgt.n	801087c <__sflush_r+0xfc>
 801086a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801086e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010872:	81a3      	strh	r3, [r4, #12]
 8010874:	f04f 30ff 	mov.w	r0, #4294967295
 8010878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801087c:	4407      	add	r7, r0
 801087e:	eba8 0800 	sub.w	r8, r8, r0
 8010882:	e7e7      	b.n	8010854 <__sflush_r+0xd4>
 8010884:	dfbffffe 	.word	0xdfbffffe

08010888 <_fflush_r>:
 8010888:	b538      	push	{r3, r4, r5, lr}
 801088a:	690b      	ldr	r3, [r1, #16]
 801088c:	4605      	mov	r5, r0
 801088e:	460c      	mov	r4, r1
 8010890:	b913      	cbnz	r3, 8010898 <_fflush_r+0x10>
 8010892:	2500      	movs	r5, #0
 8010894:	4628      	mov	r0, r5
 8010896:	bd38      	pop	{r3, r4, r5, pc}
 8010898:	b118      	cbz	r0, 80108a2 <_fflush_r+0x1a>
 801089a:	6a03      	ldr	r3, [r0, #32]
 801089c:	b90b      	cbnz	r3, 80108a2 <_fflush_r+0x1a>
 801089e:	f7fe fa6b 	bl	800ed78 <__sinit>
 80108a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d0f3      	beq.n	8010892 <_fflush_r+0xa>
 80108aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80108ac:	07d0      	lsls	r0, r2, #31
 80108ae:	d404      	bmi.n	80108ba <_fflush_r+0x32>
 80108b0:	0599      	lsls	r1, r3, #22
 80108b2:	d402      	bmi.n	80108ba <_fflush_r+0x32>
 80108b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80108b6:	f7fe fca0 	bl	800f1fa <__retarget_lock_acquire_recursive>
 80108ba:	4628      	mov	r0, r5
 80108bc:	4621      	mov	r1, r4
 80108be:	f7ff ff5f 	bl	8010780 <__sflush_r>
 80108c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80108c4:	07da      	lsls	r2, r3, #31
 80108c6:	4605      	mov	r5, r0
 80108c8:	d4e4      	bmi.n	8010894 <_fflush_r+0xc>
 80108ca:	89a3      	ldrh	r3, [r4, #12]
 80108cc:	059b      	lsls	r3, r3, #22
 80108ce:	d4e1      	bmi.n	8010894 <_fflush_r+0xc>
 80108d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80108d2:	f7fe fc93 	bl	800f1fc <__retarget_lock_release_recursive>
 80108d6:	e7dd      	b.n	8010894 <_fflush_r+0xc>

080108d8 <__swhatbuf_r>:
 80108d8:	b570      	push	{r4, r5, r6, lr}
 80108da:	460c      	mov	r4, r1
 80108dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80108e0:	2900      	cmp	r1, #0
 80108e2:	b096      	sub	sp, #88	@ 0x58
 80108e4:	4615      	mov	r5, r2
 80108e6:	461e      	mov	r6, r3
 80108e8:	da0d      	bge.n	8010906 <__swhatbuf_r+0x2e>
 80108ea:	89a3      	ldrh	r3, [r4, #12]
 80108ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80108f0:	f04f 0100 	mov.w	r1, #0
 80108f4:	bf14      	ite	ne
 80108f6:	2340      	movne	r3, #64	@ 0x40
 80108f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80108fc:	2000      	movs	r0, #0
 80108fe:	6031      	str	r1, [r6, #0]
 8010900:	602b      	str	r3, [r5, #0]
 8010902:	b016      	add	sp, #88	@ 0x58
 8010904:	bd70      	pop	{r4, r5, r6, pc}
 8010906:	466a      	mov	r2, sp
 8010908:	f000 f85a 	bl	80109c0 <_fstat_r>
 801090c:	2800      	cmp	r0, #0
 801090e:	dbec      	blt.n	80108ea <__swhatbuf_r+0x12>
 8010910:	9901      	ldr	r1, [sp, #4]
 8010912:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010916:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801091a:	4259      	negs	r1, r3
 801091c:	4159      	adcs	r1, r3
 801091e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010922:	e7eb      	b.n	80108fc <__swhatbuf_r+0x24>

08010924 <__smakebuf_r>:
 8010924:	898b      	ldrh	r3, [r1, #12]
 8010926:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010928:	079d      	lsls	r5, r3, #30
 801092a:	4606      	mov	r6, r0
 801092c:	460c      	mov	r4, r1
 801092e:	d507      	bpl.n	8010940 <__smakebuf_r+0x1c>
 8010930:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010934:	6023      	str	r3, [r4, #0]
 8010936:	6123      	str	r3, [r4, #16]
 8010938:	2301      	movs	r3, #1
 801093a:	6163      	str	r3, [r4, #20]
 801093c:	b003      	add	sp, #12
 801093e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010940:	ab01      	add	r3, sp, #4
 8010942:	466a      	mov	r2, sp
 8010944:	f7ff ffc8 	bl	80108d8 <__swhatbuf_r>
 8010948:	9f00      	ldr	r7, [sp, #0]
 801094a:	4605      	mov	r5, r0
 801094c:	4639      	mov	r1, r7
 801094e:	4630      	mov	r0, r6
 8010950:	f7fd fec0 	bl	800e6d4 <_malloc_r>
 8010954:	b948      	cbnz	r0, 801096a <__smakebuf_r+0x46>
 8010956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801095a:	059a      	lsls	r2, r3, #22
 801095c:	d4ee      	bmi.n	801093c <__smakebuf_r+0x18>
 801095e:	f023 0303 	bic.w	r3, r3, #3
 8010962:	f043 0302 	orr.w	r3, r3, #2
 8010966:	81a3      	strh	r3, [r4, #12]
 8010968:	e7e2      	b.n	8010930 <__smakebuf_r+0xc>
 801096a:	89a3      	ldrh	r3, [r4, #12]
 801096c:	6020      	str	r0, [r4, #0]
 801096e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010972:	81a3      	strh	r3, [r4, #12]
 8010974:	9b01      	ldr	r3, [sp, #4]
 8010976:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801097a:	b15b      	cbz	r3, 8010994 <__smakebuf_r+0x70>
 801097c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010980:	4630      	mov	r0, r6
 8010982:	f000 f82f 	bl	80109e4 <_isatty_r>
 8010986:	b128      	cbz	r0, 8010994 <__smakebuf_r+0x70>
 8010988:	89a3      	ldrh	r3, [r4, #12]
 801098a:	f023 0303 	bic.w	r3, r3, #3
 801098e:	f043 0301 	orr.w	r3, r3, #1
 8010992:	81a3      	strh	r3, [r4, #12]
 8010994:	89a3      	ldrh	r3, [r4, #12]
 8010996:	431d      	orrs	r5, r3
 8010998:	81a5      	strh	r5, [r4, #12]
 801099a:	e7cf      	b.n	801093c <__smakebuf_r+0x18>

0801099c <strncmp>:
 801099c:	b510      	push	{r4, lr}
 801099e:	b16a      	cbz	r2, 80109bc <strncmp+0x20>
 80109a0:	3901      	subs	r1, #1
 80109a2:	1884      	adds	r4, r0, r2
 80109a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109a8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80109ac:	429a      	cmp	r2, r3
 80109ae:	d103      	bne.n	80109b8 <strncmp+0x1c>
 80109b0:	42a0      	cmp	r0, r4
 80109b2:	d001      	beq.n	80109b8 <strncmp+0x1c>
 80109b4:	2a00      	cmp	r2, #0
 80109b6:	d1f5      	bne.n	80109a4 <strncmp+0x8>
 80109b8:	1ad0      	subs	r0, r2, r3
 80109ba:	bd10      	pop	{r4, pc}
 80109bc:	4610      	mov	r0, r2
 80109be:	e7fc      	b.n	80109ba <strncmp+0x1e>

080109c0 <_fstat_r>:
 80109c0:	b538      	push	{r3, r4, r5, lr}
 80109c2:	4d07      	ldr	r5, [pc, #28]	@ (80109e0 <_fstat_r+0x20>)
 80109c4:	2300      	movs	r3, #0
 80109c6:	4604      	mov	r4, r0
 80109c8:	4608      	mov	r0, r1
 80109ca:	4611      	mov	r1, r2
 80109cc:	602b      	str	r3, [r5, #0]
 80109ce:	f001 f9ff 	bl	8011dd0 <_fstat>
 80109d2:	1c43      	adds	r3, r0, #1
 80109d4:	d102      	bne.n	80109dc <_fstat_r+0x1c>
 80109d6:	682b      	ldr	r3, [r5, #0]
 80109d8:	b103      	cbz	r3, 80109dc <_fstat_r+0x1c>
 80109da:	6023      	str	r3, [r4, #0]
 80109dc:	bd38      	pop	{r3, r4, r5, pc}
 80109de:	bf00      	nop
 80109e0:	2405a4f4 	.word	0x2405a4f4

080109e4 <_isatty_r>:
 80109e4:	b538      	push	{r3, r4, r5, lr}
 80109e6:	4d06      	ldr	r5, [pc, #24]	@ (8010a00 <_isatty_r+0x1c>)
 80109e8:	2300      	movs	r3, #0
 80109ea:	4604      	mov	r4, r0
 80109ec:	4608      	mov	r0, r1
 80109ee:	602b      	str	r3, [r5, #0]
 80109f0:	f001 f9fe 	bl	8011df0 <_isatty>
 80109f4:	1c43      	adds	r3, r0, #1
 80109f6:	d102      	bne.n	80109fe <_isatty_r+0x1a>
 80109f8:	682b      	ldr	r3, [r5, #0]
 80109fa:	b103      	cbz	r3, 80109fe <_isatty_r+0x1a>
 80109fc:	6023      	str	r3, [r4, #0]
 80109fe:	bd38      	pop	{r3, r4, r5, pc}
 8010a00:	2405a4f4 	.word	0x2405a4f4
 8010a04:	00000000 	.word	0x00000000

08010a08 <nan>:
 8010a08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010a10 <nan+0x8>
 8010a0c:	4770      	bx	lr
 8010a0e:	bf00      	nop
 8010a10:	00000000 	.word	0x00000000
 8010a14:	7ff80000 	.word	0x7ff80000

08010a18 <rshift>:
 8010a18:	6903      	ldr	r3, [r0, #16]
 8010a1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010a1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010a22:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010a26:	f100 0414 	add.w	r4, r0, #20
 8010a2a:	dd45      	ble.n	8010ab8 <rshift+0xa0>
 8010a2c:	f011 011f 	ands.w	r1, r1, #31
 8010a30:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010a34:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010a38:	d10c      	bne.n	8010a54 <rshift+0x3c>
 8010a3a:	f100 0710 	add.w	r7, r0, #16
 8010a3e:	4629      	mov	r1, r5
 8010a40:	42b1      	cmp	r1, r6
 8010a42:	d334      	bcc.n	8010aae <rshift+0x96>
 8010a44:	1a9b      	subs	r3, r3, r2
 8010a46:	009b      	lsls	r3, r3, #2
 8010a48:	1eea      	subs	r2, r5, #3
 8010a4a:	4296      	cmp	r6, r2
 8010a4c:	bf38      	it	cc
 8010a4e:	2300      	movcc	r3, #0
 8010a50:	4423      	add	r3, r4
 8010a52:	e015      	b.n	8010a80 <rshift+0x68>
 8010a54:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010a58:	f1c1 0820 	rsb	r8, r1, #32
 8010a5c:	40cf      	lsrs	r7, r1
 8010a5e:	f105 0e04 	add.w	lr, r5, #4
 8010a62:	46a1      	mov	r9, r4
 8010a64:	4576      	cmp	r6, lr
 8010a66:	46f4      	mov	ip, lr
 8010a68:	d815      	bhi.n	8010a96 <rshift+0x7e>
 8010a6a:	1a9a      	subs	r2, r3, r2
 8010a6c:	0092      	lsls	r2, r2, #2
 8010a6e:	3a04      	subs	r2, #4
 8010a70:	3501      	adds	r5, #1
 8010a72:	42ae      	cmp	r6, r5
 8010a74:	bf38      	it	cc
 8010a76:	2200      	movcc	r2, #0
 8010a78:	18a3      	adds	r3, r4, r2
 8010a7a:	50a7      	str	r7, [r4, r2]
 8010a7c:	b107      	cbz	r7, 8010a80 <rshift+0x68>
 8010a7e:	3304      	adds	r3, #4
 8010a80:	1b1a      	subs	r2, r3, r4
 8010a82:	42a3      	cmp	r3, r4
 8010a84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010a88:	bf08      	it	eq
 8010a8a:	2300      	moveq	r3, #0
 8010a8c:	6102      	str	r2, [r0, #16]
 8010a8e:	bf08      	it	eq
 8010a90:	6143      	streq	r3, [r0, #20]
 8010a92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010a96:	f8dc c000 	ldr.w	ip, [ip]
 8010a9a:	fa0c fc08 	lsl.w	ip, ip, r8
 8010a9e:	ea4c 0707 	orr.w	r7, ip, r7
 8010aa2:	f849 7b04 	str.w	r7, [r9], #4
 8010aa6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010aaa:	40cf      	lsrs	r7, r1
 8010aac:	e7da      	b.n	8010a64 <rshift+0x4c>
 8010aae:	f851 cb04 	ldr.w	ip, [r1], #4
 8010ab2:	f847 cf04 	str.w	ip, [r7, #4]!
 8010ab6:	e7c3      	b.n	8010a40 <rshift+0x28>
 8010ab8:	4623      	mov	r3, r4
 8010aba:	e7e1      	b.n	8010a80 <rshift+0x68>

08010abc <__hexdig_fun>:
 8010abc:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010ac0:	2b09      	cmp	r3, #9
 8010ac2:	d802      	bhi.n	8010aca <__hexdig_fun+0xe>
 8010ac4:	3820      	subs	r0, #32
 8010ac6:	b2c0      	uxtb	r0, r0
 8010ac8:	4770      	bx	lr
 8010aca:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010ace:	2b05      	cmp	r3, #5
 8010ad0:	d801      	bhi.n	8010ad6 <__hexdig_fun+0x1a>
 8010ad2:	3847      	subs	r0, #71	@ 0x47
 8010ad4:	e7f7      	b.n	8010ac6 <__hexdig_fun+0xa>
 8010ad6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010ada:	2b05      	cmp	r3, #5
 8010adc:	d801      	bhi.n	8010ae2 <__hexdig_fun+0x26>
 8010ade:	3827      	subs	r0, #39	@ 0x27
 8010ae0:	e7f1      	b.n	8010ac6 <__hexdig_fun+0xa>
 8010ae2:	2000      	movs	r0, #0
 8010ae4:	4770      	bx	lr
	...

08010ae8 <__gethex>:
 8010ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010aec:	b085      	sub	sp, #20
 8010aee:	468a      	mov	sl, r1
 8010af0:	9302      	str	r3, [sp, #8]
 8010af2:	680b      	ldr	r3, [r1, #0]
 8010af4:	9001      	str	r0, [sp, #4]
 8010af6:	4690      	mov	r8, r2
 8010af8:	1c9c      	adds	r4, r3, #2
 8010afa:	46a1      	mov	r9, r4
 8010afc:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010b00:	2830      	cmp	r0, #48	@ 0x30
 8010b02:	d0fa      	beq.n	8010afa <__gethex+0x12>
 8010b04:	eba9 0303 	sub.w	r3, r9, r3
 8010b08:	f1a3 0b02 	sub.w	fp, r3, #2
 8010b0c:	f7ff ffd6 	bl	8010abc <__hexdig_fun>
 8010b10:	4605      	mov	r5, r0
 8010b12:	2800      	cmp	r0, #0
 8010b14:	d168      	bne.n	8010be8 <__gethex+0x100>
 8010b16:	49a0      	ldr	r1, [pc, #640]	@ (8010d98 <__gethex+0x2b0>)
 8010b18:	2201      	movs	r2, #1
 8010b1a:	4648      	mov	r0, r9
 8010b1c:	f7ff ff3e 	bl	801099c <strncmp>
 8010b20:	4607      	mov	r7, r0
 8010b22:	2800      	cmp	r0, #0
 8010b24:	d167      	bne.n	8010bf6 <__gethex+0x10e>
 8010b26:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010b2a:	4626      	mov	r6, r4
 8010b2c:	f7ff ffc6 	bl	8010abc <__hexdig_fun>
 8010b30:	2800      	cmp	r0, #0
 8010b32:	d062      	beq.n	8010bfa <__gethex+0x112>
 8010b34:	4623      	mov	r3, r4
 8010b36:	7818      	ldrb	r0, [r3, #0]
 8010b38:	2830      	cmp	r0, #48	@ 0x30
 8010b3a:	4699      	mov	r9, r3
 8010b3c:	f103 0301 	add.w	r3, r3, #1
 8010b40:	d0f9      	beq.n	8010b36 <__gethex+0x4e>
 8010b42:	f7ff ffbb 	bl	8010abc <__hexdig_fun>
 8010b46:	fab0 f580 	clz	r5, r0
 8010b4a:	096d      	lsrs	r5, r5, #5
 8010b4c:	f04f 0b01 	mov.w	fp, #1
 8010b50:	464a      	mov	r2, r9
 8010b52:	4616      	mov	r6, r2
 8010b54:	3201      	adds	r2, #1
 8010b56:	7830      	ldrb	r0, [r6, #0]
 8010b58:	f7ff ffb0 	bl	8010abc <__hexdig_fun>
 8010b5c:	2800      	cmp	r0, #0
 8010b5e:	d1f8      	bne.n	8010b52 <__gethex+0x6a>
 8010b60:	498d      	ldr	r1, [pc, #564]	@ (8010d98 <__gethex+0x2b0>)
 8010b62:	2201      	movs	r2, #1
 8010b64:	4630      	mov	r0, r6
 8010b66:	f7ff ff19 	bl	801099c <strncmp>
 8010b6a:	2800      	cmp	r0, #0
 8010b6c:	d13f      	bne.n	8010bee <__gethex+0x106>
 8010b6e:	b944      	cbnz	r4, 8010b82 <__gethex+0x9a>
 8010b70:	1c74      	adds	r4, r6, #1
 8010b72:	4622      	mov	r2, r4
 8010b74:	4616      	mov	r6, r2
 8010b76:	3201      	adds	r2, #1
 8010b78:	7830      	ldrb	r0, [r6, #0]
 8010b7a:	f7ff ff9f 	bl	8010abc <__hexdig_fun>
 8010b7e:	2800      	cmp	r0, #0
 8010b80:	d1f8      	bne.n	8010b74 <__gethex+0x8c>
 8010b82:	1ba4      	subs	r4, r4, r6
 8010b84:	00a7      	lsls	r7, r4, #2
 8010b86:	7833      	ldrb	r3, [r6, #0]
 8010b88:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010b8c:	2b50      	cmp	r3, #80	@ 0x50
 8010b8e:	d13e      	bne.n	8010c0e <__gethex+0x126>
 8010b90:	7873      	ldrb	r3, [r6, #1]
 8010b92:	2b2b      	cmp	r3, #43	@ 0x2b
 8010b94:	d033      	beq.n	8010bfe <__gethex+0x116>
 8010b96:	2b2d      	cmp	r3, #45	@ 0x2d
 8010b98:	d034      	beq.n	8010c04 <__gethex+0x11c>
 8010b9a:	1c71      	adds	r1, r6, #1
 8010b9c:	2400      	movs	r4, #0
 8010b9e:	7808      	ldrb	r0, [r1, #0]
 8010ba0:	f7ff ff8c 	bl	8010abc <__hexdig_fun>
 8010ba4:	1e43      	subs	r3, r0, #1
 8010ba6:	b2db      	uxtb	r3, r3
 8010ba8:	2b18      	cmp	r3, #24
 8010baa:	d830      	bhi.n	8010c0e <__gethex+0x126>
 8010bac:	f1a0 0210 	sub.w	r2, r0, #16
 8010bb0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010bb4:	f7ff ff82 	bl	8010abc <__hexdig_fun>
 8010bb8:	f100 3cff 	add.w	ip, r0, #4294967295
 8010bbc:	fa5f fc8c 	uxtb.w	ip, ip
 8010bc0:	f1bc 0f18 	cmp.w	ip, #24
 8010bc4:	f04f 030a 	mov.w	r3, #10
 8010bc8:	d91e      	bls.n	8010c08 <__gethex+0x120>
 8010bca:	b104      	cbz	r4, 8010bce <__gethex+0xe6>
 8010bcc:	4252      	negs	r2, r2
 8010bce:	4417      	add	r7, r2
 8010bd0:	f8ca 1000 	str.w	r1, [sl]
 8010bd4:	b1ed      	cbz	r5, 8010c12 <__gethex+0x12a>
 8010bd6:	f1bb 0f00 	cmp.w	fp, #0
 8010bda:	bf0c      	ite	eq
 8010bdc:	2506      	moveq	r5, #6
 8010bde:	2500      	movne	r5, #0
 8010be0:	4628      	mov	r0, r5
 8010be2:	b005      	add	sp, #20
 8010be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010be8:	2500      	movs	r5, #0
 8010bea:	462c      	mov	r4, r5
 8010bec:	e7b0      	b.n	8010b50 <__gethex+0x68>
 8010bee:	2c00      	cmp	r4, #0
 8010bf0:	d1c7      	bne.n	8010b82 <__gethex+0x9a>
 8010bf2:	4627      	mov	r7, r4
 8010bf4:	e7c7      	b.n	8010b86 <__gethex+0x9e>
 8010bf6:	464e      	mov	r6, r9
 8010bf8:	462f      	mov	r7, r5
 8010bfa:	2501      	movs	r5, #1
 8010bfc:	e7c3      	b.n	8010b86 <__gethex+0x9e>
 8010bfe:	2400      	movs	r4, #0
 8010c00:	1cb1      	adds	r1, r6, #2
 8010c02:	e7cc      	b.n	8010b9e <__gethex+0xb6>
 8010c04:	2401      	movs	r4, #1
 8010c06:	e7fb      	b.n	8010c00 <__gethex+0x118>
 8010c08:	fb03 0002 	mla	r0, r3, r2, r0
 8010c0c:	e7ce      	b.n	8010bac <__gethex+0xc4>
 8010c0e:	4631      	mov	r1, r6
 8010c10:	e7de      	b.n	8010bd0 <__gethex+0xe8>
 8010c12:	eba6 0309 	sub.w	r3, r6, r9
 8010c16:	3b01      	subs	r3, #1
 8010c18:	4629      	mov	r1, r5
 8010c1a:	2b07      	cmp	r3, #7
 8010c1c:	dc0a      	bgt.n	8010c34 <__gethex+0x14c>
 8010c1e:	9801      	ldr	r0, [sp, #4]
 8010c20:	f000 fa46 	bl	80110b0 <_Balloc>
 8010c24:	4604      	mov	r4, r0
 8010c26:	b940      	cbnz	r0, 8010c3a <__gethex+0x152>
 8010c28:	4b5c      	ldr	r3, [pc, #368]	@ (8010d9c <__gethex+0x2b4>)
 8010c2a:	4602      	mov	r2, r0
 8010c2c:	21e4      	movs	r1, #228	@ 0xe4
 8010c2e:	485c      	ldr	r0, [pc, #368]	@ (8010da0 <__gethex+0x2b8>)
 8010c30:	f000 fefa 	bl	8011a28 <__assert_func>
 8010c34:	3101      	adds	r1, #1
 8010c36:	105b      	asrs	r3, r3, #1
 8010c38:	e7ef      	b.n	8010c1a <__gethex+0x132>
 8010c3a:	f100 0a14 	add.w	sl, r0, #20
 8010c3e:	2300      	movs	r3, #0
 8010c40:	4655      	mov	r5, sl
 8010c42:	469b      	mov	fp, r3
 8010c44:	45b1      	cmp	r9, r6
 8010c46:	d337      	bcc.n	8010cb8 <__gethex+0x1d0>
 8010c48:	f845 bb04 	str.w	fp, [r5], #4
 8010c4c:	eba5 050a 	sub.w	r5, r5, sl
 8010c50:	10ad      	asrs	r5, r5, #2
 8010c52:	6125      	str	r5, [r4, #16]
 8010c54:	4658      	mov	r0, fp
 8010c56:	f000 fb1d 	bl	8011294 <__hi0bits>
 8010c5a:	016d      	lsls	r5, r5, #5
 8010c5c:	f8d8 6000 	ldr.w	r6, [r8]
 8010c60:	1a2d      	subs	r5, r5, r0
 8010c62:	42b5      	cmp	r5, r6
 8010c64:	dd54      	ble.n	8010d10 <__gethex+0x228>
 8010c66:	1bad      	subs	r5, r5, r6
 8010c68:	4629      	mov	r1, r5
 8010c6a:	4620      	mov	r0, r4
 8010c6c:	f000 feae 	bl	80119cc <__any_on>
 8010c70:	4681      	mov	r9, r0
 8010c72:	b178      	cbz	r0, 8010c94 <__gethex+0x1ac>
 8010c74:	1e6b      	subs	r3, r5, #1
 8010c76:	1159      	asrs	r1, r3, #5
 8010c78:	f003 021f 	and.w	r2, r3, #31
 8010c7c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010c80:	f04f 0901 	mov.w	r9, #1
 8010c84:	fa09 f202 	lsl.w	r2, r9, r2
 8010c88:	420a      	tst	r2, r1
 8010c8a:	d003      	beq.n	8010c94 <__gethex+0x1ac>
 8010c8c:	454b      	cmp	r3, r9
 8010c8e:	dc36      	bgt.n	8010cfe <__gethex+0x216>
 8010c90:	f04f 0902 	mov.w	r9, #2
 8010c94:	4629      	mov	r1, r5
 8010c96:	4620      	mov	r0, r4
 8010c98:	f7ff febe 	bl	8010a18 <rshift>
 8010c9c:	442f      	add	r7, r5
 8010c9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010ca2:	42bb      	cmp	r3, r7
 8010ca4:	da42      	bge.n	8010d2c <__gethex+0x244>
 8010ca6:	9801      	ldr	r0, [sp, #4]
 8010ca8:	4621      	mov	r1, r4
 8010caa:	f000 fa41 	bl	8011130 <_Bfree>
 8010cae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010cb0:	2300      	movs	r3, #0
 8010cb2:	6013      	str	r3, [r2, #0]
 8010cb4:	25a3      	movs	r5, #163	@ 0xa3
 8010cb6:	e793      	b.n	8010be0 <__gethex+0xf8>
 8010cb8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010cbc:	2a2e      	cmp	r2, #46	@ 0x2e
 8010cbe:	d012      	beq.n	8010ce6 <__gethex+0x1fe>
 8010cc0:	2b20      	cmp	r3, #32
 8010cc2:	d104      	bne.n	8010cce <__gethex+0x1e6>
 8010cc4:	f845 bb04 	str.w	fp, [r5], #4
 8010cc8:	f04f 0b00 	mov.w	fp, #0
 8010ccc:	465b      	mov	r3, fp
 8010cce:	7830      	ldrb	r0, [r6, #0]
 8010cd0:	9303      	str	r3, [sp, #12]
 8010cd2:	f7ff fef3 	bl	8010abc <__hexdig_fun>
 8010cd6:	9b03      	ldr	r3, [sp, #12]
 8010cd8:	f000 000f 	and.w	r0, r0, #15
 8010cdc:	4098      	lsls	r0, r3
 8010cde:	ea4b 0b00 	orr.w	fp, fp, r0
 8010ce2:	3304      	adds	r3, #4
 8010ce4:	e7ae      	b.n	8010c44 <__gethex+0x15c>
 8010ce6:	45b1      	cmp	r9, r6
 8010ce8:	d8ea      	bhi.n	8010cc0 <__gethex+0x1d8>
 8010cea:	492b      	ldr	r1, [pc, #172]	@ (8010d98 <__gethex+0x2b0>)
 8010cec:	9303      	str	r3, [sp, #12]
 8010cee:	2201      	movs	r2, #1
 8010cf0:	4630      	mov	r0, r6
 8010cf2:	f7ff fe53 	bl	801099c <strncmp>
 8010cf6:	9b03      	ldr	r3, [sp, #12]
 8010cf8:	2800      	cmp	r0, #0
 8010cfa:	d1e1      	bne.n	8010cc0 <__gethex+0x1d8>
 8010cfc:	e7a2      	b.n	8010c44 <__gethex+0x15c>
 8010cfe:	1ea9      	subs	r1, r5, #2
 8010d00:	4620      	mov	r0, r4
 8010d02:	f000 fe63 	bl	80119cc <__any_on>
 8010d06:	2800      	cmp	r0, #0
 8010d08:	d0c2      	beq.n	8010c90 <__gethex+0x1a8>
 8010d0a:	f04f 0903 	mov.w	r9, #3
 8010d0e:	e7c1      	b.n	8010c94 <__gethex+0x1ac>
 8010d10:	da09      	bge.n	8010d26 <__gethex+0x23e>
 8010d12:	1b75      	subs	r5, r6, r5
 8010d14:	4621      	mov	r1, r4
 8010d16:	9801      	ldr	r0, [sp, #4]
 8010d18:	462a      	mov	r2, r5
 8010d1a:	f000 fc21 	bl	8011560 <__lshift>
 8010d1e:	1b7f      	subs	r7, r7, r5
 8010d20:	4604      	mov	r4, r0
 8010d22:	f100 0a14 	add.w	sl, r0, #20
 8010d26:	f04f 0900 	mov.w	r9, #0
 8010d2a:	e7b8      	b.n	8010c9e <__gethex+0x1b6>
 8010d2c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010d30:	42bd      	cmp	r5, r7
 8010d32:	dd6f      	ble.n	8010e14 <__gethex+0x32c>
 8010d34:	1bed      	subs	r5, r5, r7
 8010d36:	42ae      	cmp	r6, r5
 8010d38:	dc34      	bgt.n	8010da4 <__gethex+0x2bc>
 8010d3a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010d3e:	2b02      	cmp	r3, #2
 8010d40:	d022      	beq.n	8010d88 <__gethex+0x2a0>
 8010d42:	2b03      	cmp	r3, #3
 8010d44:	d024      	beq.n	8010d90 <__gethex+0x2a8>
 8010d46:	2b01      	cmp	r3, #1
 8010d48:	d115      	bne.n	8010d76 <__gethex+0x28e>
 8010d4a:	42ae      	cmp	r6, r5
 8010d4c:	d113      	bne.n	8010d76 <__gethex+0x28e>
 8010d4e:	2e01      	cmp	r6, #1
 8010d50:	d10b      	bne.n	8010d6a <__gethex+0x282>
 8010d52:	9a02      	ldr	r2, [sp, #8]
 8010d54:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010d58:	6013      	str	r3, [r2, #0]
 8010d5a:	2301      	movs	r3, #1
 8010d5c:	6123      	str	r3, [r4, #16]
 8010d5e:	f8ca 3000 	str.w	r3, [sl]
 8010d62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010d64:	2562      	movs	r5, #98	@ 0x62
 8010d66:	601c      	str	r4, [r3, #0]
 8010d68:	e73a      	b.n	8010be0 <__gethex+0xf8>
 8010d6a:	1e71      	subs	r1, r6, #1
 8010d6c:	4620      	mov	r0, r4
 8010d6e:	f000 fe2d 	bl	80119cc <__any_on>
 8010d72:	2800      	cmp	r0, #0
 8010d74:	d1ed      	bne.n	8010d52 <__gethex+0x26a>
 8010d76:	9801      	ldr	r0, [sp, #4]
 8010d78:	4621      	mov	r1, r4
 8010d7a:	f000 f9d9 	bl	8011130 <_Bfree>
 8010d7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d80:	2300      	movs	r3, #0
 8010d82:	6013      	str	r3, [r2, #0]
 8010d84:	2550      	movs	r5, #80	@ 0x50
 8010d86:	e72b      	b.n	8010be0 <__gethex+0xf8>
 8010d88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d1f3      	bne.n	8010d76 <__gethex+0x28e>
 8010d8e:	e7e0      	b.n	8010d52 <__gethex+0x26a>
 8010d90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d1dd      	bne.n	8010d52 <__gethex+0x26a>
 8010d96:	e7ee      	b.n	8010d76 <__gethex+0x28e>
 8010d98:	0801e44d 	.word	0x0801e44d
 8010d9c:	0801e5ec 	.word	0x0801e5ec
 8010da0:	0801e5fd 	.word	0x0801e5fd
 8010da4:	1e6f      	subs	r7, r5, #1
 8010da6:	f1b9 0f00 	cmp.w	r9, #0
 8010daa:	d130      	bne.n	8010e0e <__gethex+0x326>
 8010dac:	b127      	cbz	r7, 8010db8 <__gethex+0x2d0>
 8010dae:	4639      	mov	r1, r7
 8010db0:	4620      	mov	r0, r4
 8010db2:	f000 fe0b 	bl	80119cc <__any_on>
 8010db6:	4681      	mov	r9, r0
 8010db8:	117a      	asrs	r2, r7, #5
 8010dba:	2301      	movs	r3, #1
 8010dbc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010dc0:	f007 071f 	and.w	r7, r7, #31
 8010dc4:	40bb      	lsls	r3, r7
 8010dc6:	4213      	tst	r3, r2
 8010dc8:	4629      	mov	r1, r5
 8010dca:	4620      	mov	r0, r4
 8010dcc:	bf18      	it	ne
 8010dce:	f049 0902 	orrne.w	r9, r9, #2
 8010dd2:	f7ff fe21 	bl	8010a18 <rshift>
 8010dd6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010dda:	1b76      	subs	r6, r6, r5
 8010ddc:	2502      	movs	r5, #2
 8010dde:	f1b9 0f00 	cmp.w	r9, #0
 8010de2:	d047      	beq.n	8010e74 <__gethex+0x38c>
 8010de4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010de8:	2b02      	cmp	r3, #2
 8010dea:	d015      	beq.n	8010e18 <__gethex+0x330>
 8010dec:	2b03      	cmp	r3, #3
 8010dee:	d017      	beq.n	8010e20 <__gethex+0x338>
 8010df0:	2b01      	cmp	r3, #1
 8010df2:	d109      	bne.n	8010e08 <__gethex+0x320>
 8010df4:	f019 0f02 	tst.w	r9, #2
 8010df8:	d006      	beq.n	8010e08 <__gethex+0x320>
 8010dfa:	f8da 3000 	ldr.w	r3, [sl]
 8010dfe:	ea49 0903 	orr.w	r9, r9, r3
 8010e02:	f019 0f01 	tst.w	r9, #1
 8010e06:	d10e      	bne.n	8010e26 <__gethex+0x33e>
 8010e08:	f045 0510 	orr.w	r5, r5, #16
 8010e0c:	e032      	b.n	8010e74 <__gethex+0x38c>
 8010e0e:	f04f 0901 	mov.w	r9, #1
 8010e12:	e7d1      	b.n	8010db8 <__gethex+0x2d0>
 8010e14:	2501      	movs	r5, #1
 8010e16:	e7e2      	b.n	8010dde <__gethex+0x2f6>
 8010e18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e1a:	f1c3 0301 	rsb	r3, r3, #1
 8010e1e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010e20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d0f0      	beq.n	8010e08 <__gethex+0x320>
 8010e26:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010e2a:	f104 0314 	add.w	r3, r4, #20
 8010e2e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010e32:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010e36:	f04f 0c00 	mov.w	ip, #0
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e40:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010e44:	d01b      	beq.n	8010e7e <__gethex+0x396>
 8010e46:	3201      	adds	r2, #1
 8010e48:	6002      	str	r2, [r0, #0]
 8010e4a:	2d02      	cmp	r5, #2
 8010e4c:	f104 0314 	add.w	r3, r4, #20
 8010e50:	d13c      	bne.n	8010ecc <__gethex+0x3e4>
 8010e52:	f8d8 2000 	ldr.w	r2, [r8]
 8010e56:	3a01      	subs	r2, #1
 8010e58:	42b2      	cmp	r2, r6
 8010e5a:	d109      	bne.n	8010e70 <__gethex+0x388>
 8010e5c:	1171      	asrs	r1, r6, #5
 8010e5e:	2201      	movs	r2, #1
 8010e60:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010e64:	f006 061f 	and.w	r6, r6, #31
 8010e68:	fa02 f606 	lsl.w	r6, r2, r6
 8010e6c:	421e      	tst	r6, r3
 8010e6e:	d13a      	bne.n	8010ee6 <__gethex+0x3fe>
 8010e70:	f045 0520 	orr.w	r5, r5, #32
 8010e74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010e76:	601c      	str	r4, [r3, #0]
 8010e78:	9b02      	ldr	r3, [sp, #8]
 8010e7a:	601f      	str	r7, [r3, #0]
 8010e7c:	e6b0      	b.n	8010be0 <__gethex+0xf8>
 8010e7e:	4299      	cmp	r1, r3
 8010e80:	f843 cc04 	str.w	ip, [r3, #-4]
 8010e84:	d8d9      	bhi.n	8010e3a <__gethex+0x352>
 8010e86:	68a3      	ldr	r3, [r4, #8]
 8010e88:	459b      	cmp	fp, r3
 8010e8a:	db17      	blt.n	8010ebc <__gethex+0x3d4>
 8010e8c:	6861      	ldr	r1, [r4, #4]
 8010e8e:	9801      	ldr	r0, [sp, #4]
 8010e90:	3101      	adds	r1, #1
 8010e92:	f000 f90d 	bl	80110b0 <_Balloc>
 8010e96:	4681      	mov	r9, r0
 8010e98:	b918      	cbnz	r0, 8010ea2 <__gethex+0x3ba>
 8010e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8010f04 <__gethex+0x41c>)
 8010e9c:	4602      	mov	r2, r0
 8010e9e:	2184      	movs	r1, #132	@ 0x84
 8010ea0:	e6c5      	b.n	8010c2e <__gethex+0x146>
 8010ea2:	6922      	ldr	r2, [r4, #16]
 8010ea4:	3202      	adds	r2, #2
 8010ea6:	f104 010c 	add.w	r1, r4, #12
 8010eaa:	0092      	lsls	r2, r2, #2
 8010eac:	300c      	adds	r0, #12
 8010eae:	f7fe f9a6 	bl	800f1fe <memcpy>
 8010eb2:	4621      	mov	r1, r4
 8010eb4:	9801      	ldr	r0, [sp, #4]
 8010eb6:	f000 f93b 	bl	8011130 <_Bfree>
 8010eba:	464c      	mov	r4, r9
 8010ebc:	6923      	ldr	r3, [r4, #16]
 8010ebe:	1c5a      	adds	r2, r3, #1
 8010ec0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010ec4:	6122      	str	r2, [r4, #16]
 8010ec6:	2201      	movs	r2, #1
 8010ec8:	615a      	str	r2, [r3, #20]
 8010eca:	e7be      	b.n	8010e4a <__gethex+0x362>
 8010ecc:	6922      	ldr	r2, [r4, #16]
 8010ece:	455a      	cmp	r2, fp
 8010ed0:	dd0b      	ble.n	8010eea <__gethex+0x402>
 8010ed2:	2101      	movs	r1, #1
 8010ed4:	4620      	mov	r0, r4
 8010ed6:	f7ff fd9f 	bl	8010a18 <rshift>
 8010eda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010ede:	3701      	adds	r7, #1
 8010ee0:	42bb      	cmp	r3, r7
 8010ee2:	f6ff aee0 	blt.w	8010ca6 <__gethex+0x1be>
 8010ee6:	2501      	movs	r5, #1
 8010ee8:	e7c2      	b.n	8010e70 <__gethex+0x388>
 8010eea:	f016 061f 	ands.w	r6, r6, #31
 8010eee:	d0fa      	beq.n	8010ee6 <__gethex+0x3fe>
 8010ef0:	4453      	add	r3, sl
 8010ef2:	f1c6 0620 	rsb	r6, r6, #32
 8010ef6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010efa:	f000 f9cb 	bl	8011294 <__hi0bits>
 8010efe:	42b0      	cmp	r0, r6
 8010f00:	dbe7      	blt.n	8010ed2 <__gethex+0x3ea>
 8010f02:	e7f0      	b.n	8010ee6 <__gethex+0x3fe>
 8010f04:	0801e5ec 	.word	0x0801e5ec

08010f08 <L_shift>:
 8010f08:	f1c2 0208 	rsb	r2, r2, #8
 8010f0c:	0092      	lsls	r2, r2, #2
 8010f0e:	b570      	push	{r4, r5, r6, lr}
 8010f10:	f1c2 0620 	rsb	r6, r2, #32
 8010f14:	6843      	ldr	r3, [r0, #4]
 8010f16:	6804      	ldr	r4, [r0, #0]
 8010f18:	fa03 f506 	lsl.w	r5, r3, r6
 8010f1c:	432c      	orrs	r4, r5
 8010f1e:	40d3      	lsrs	r3, r2
 8010f20:	6004      	str	r4, [r0, #0]
 8010f22:	f840 3f04 	str.w	r3, [r0, #4]!
 8010f26:	4288      	cmp	r0, r1
 8010f28:	d3f4      	bcc.n	8010f14 <L_shift+0xc>
 8010f2a:	bd70      	pop	{r4, r5, r6, pc}

08010f2c <__match>:
 8010f2c:	b530      	push	{r4, r5, lr}
 8010f2e:	6803      	ldr	r3, [r0, #0]
 8010f30:	3301      	adds	r3, #1
 8010f32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010f36:	b914      	cbnz	r4, 8010f3e <__match+0x12>
 8010f38:	6003      	str	r3, [r0, #0]
 8010f3a:	2001      	movs	r0, #1
 8010f3c:	bd30      	pop	{r4, r5, pc}
 8010f3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f42:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010f46:	2d19      	cmp	r5, #25
 8010f48:	bf98      	it	ls
 8010f4a:	3220      	addls	r2, #32
 8010f4c:	42a2      	cmp	r2, r4
 8010f4e:	d0f0      	beq.n	8010f32 <__match+0x6>
 8010f50:	2000      	movs	r0, #0
 8010f52:	e7f3      	b.n	8010f3c <__match+0x10>

08010f54 <__hexnan>:
 8010f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f58:	680b      	ldr	r3, [r1, #0]
 8010f5a:	6801      	ldr	r1, [r0, #0]
 8010f5c:	115e      	asrs	r6, r3, #5
 8010f5e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010f62:	f013 031f 	ands.w	r3, r3, #31
 8010f66:	b087      	sub	sp, #28
 8010f68:	bf18      	it	ne
 8010f6a:	3604      	addne	r6, #4
 8010f6c:	2500      	movs	r5, #0
 8010f6e:	1f37      	subs	r7, r6, #4
 8010f70:	4682      	mov	sl, r0
 8010f72:	4690      	mov	r8, r2
 8010f74:	9301      	str	r3, [sp, #4]
 8010f76:	f846 5c04 	str.w	r5, [r6, #-4]
 8010f7a:	46b9      	mov	r9, r7
 8010f7c:	463c      	mov	r4, r7
 8010f7e:	9502      	str	r5, [sp, #8]
 8010f80:	46ab      	mov	fp, r5
 8010f82:	784a      	ldrb	r2, [r1, #1]
 8010f84:	1c4b      	adds	r3, r1, #1
 8010f86:	9303      	str	r3, [sp, #12]
 8010f88:	b342      	cbz	r2, 8010fdc <__hexnan+0x88>
 8010f8a:	4610      	mov	r0, r2
 8010f8c:	9105      	str	r1, [sp, #20]
 8010f8e:	9204      	str	r2, [sp, #16]
 8010f90:	f7ff fd94 	bl	8010abc <__hexdig_fun>
 8010f94:	2800      	cmp	r0, #0
 8010f96:	d151      	bne.n	801103c <__hexnan+0xe8>
 8010f98:	9a04      	ldr	r2, [sp, #16]
 8010f9a:	9905      	ldr	r1, [sp, #20]
 8010f9c:	2a20      	cmp	r2, #32
 8010f9e:	d818      	bhi.n	8010fd2 <__hexnan+0x7e>
 8010fa0:	9b02      	ldr	r3, [sp, #8]
 8010fa2:	459b      	cmp	fp, r3
 8010fa4:	dd13      	ble.n	8010fce <__hexnan+0x7a>
 8010fa6:	454c      	cmp	r4, r9
 8010fa8:	d206      	bcs.n	8010fb8 <__hexnan+0x64>
 8010faa:	2d07      	cmp	r5, #7
 8010fac:	dc04      	bgt.n	8010fb8 <__hexnan+0x64>
 8010fae:	462a      	mov	r2, r5
 8010fb0:	4649      	mov	r1, r9
 8010fb2:	4620      	mov	r0, r4
 8010fb4:	f7ff ffa8 	bl	8010f08 <L_shift>
 8010fb8:	4544      	cmp	r4, r8
 8010fba:	d952      	bls.n	8011062 <__hexnan+0x10e>
 8010fbc:	2300      	movs	r3, #0
 8010fbe:	f1a4 0904 	sub.w	r9, r4, #4
 8010fc2:	f844 3c04 	str.w	r3, [r4, #-4]
 8010fc6:	f8cd b008 	str.w	fp, [sp, #8]
 8010fca:	464c      	mov	r4, r9
 8010fcc:	461d      	mov	r5, r3
 8010fce:	9903      	ldr	r1, [sp, #12]
 8010fd0:	e7d7      	b.n	8010f82 <__hexnan+0x2e>
 8010fd2:	2a29      	cmp	r2, #41	@ 0x29
 8010fd4:	d157      	bne.n	8011086 <__hexnan+0x132>
 8010fd6:	3102      	adds	r1, #2
 8010fd8:	f8ca 1000 	str.w	r1, [sl]
 8010fdc:	f1bb 0f00 	cmp.w	fp, #0
 8010fe0:	d051      	beq.n	8011086 <__hexnan+0x132>
 8010fe2:	454c      	cmp	r4, r9
 8010fe4:	d206      	bcs.n	8010ff4 <__hexnan+0xa0>
 8010fe6:	2d07      	cmp	r5, #7
 8010fe8:	dc04      	bgt.n	8010ff4 <__hexnan+0xa0>
 8010fea:	462a      	mov	r2, r5
 8010fec:	4649      	mov	r1, r9
 8010fee:	4620      	mov	r0, r4
 8010ff0:	f7ff ff8a 	bl	8010f08 <L_shift>
 8010ff4:	4544      	cmp	r4, r8
 8010ff6:	d936      	bls.n	8011066 <__hexnan+0x112>
 8010ff8:	f1a8 0204 	sub.w	r2, r8, #4
 8010ffc:	4623      	mov	r3, r4
 8010ffe:	f853 1b04 	ldr.w	r1, [r3], #4
 8011002:	f842 1f04 	str.w	r1, [r2, #4]!
 8011006:	429f      	cmp	r7, r3
 8011008:	d2f9      	bcs.n	8010ffe <__hexnan+0xaa>
 801100a:	1b3b      	subs	r3, r7, r4
 801100c:	f023 0303 	bic.w	r3, r3, #3
 8011010:	3304      	adds	r3, #4
 8011012:	3401      	adds	r4, #1
 8011014:	3e03      	subs	r6, #3
 8011016:	42b4      	cmp	r4, r6
 8011018:	bf88      	it	hi
 801101a:	2304      	movhi	r3, #4
 801101c:	4443      	add	r3, r8
 801101e:	2200      	movs	r2, #0
 8011020:	f843 2b04 	str.w	r2, [r3], #4
 8011024:	429f      	cmp	r7, r3
 8011026:	d2fb      	bcs.n	8011020 <__hexnan+0xcc>
 8011028:	683b      	ldr	r3, [r7, #0]
 801102a:	b91b      	cbnz	r3, 8011034 <__hexnan+0xe0>
 801102c:	4547      	cmp	r7, r8
 801102e:	d128      	bne.n	8011082 <__hexnan+0x12e>
 8011030:	2301      	movs	r3, #1
 8011032:	603b      	str	r3, [r7, #0]
 8011034:	2005      	movs	r0, #5
 8011036:	b007      	add	sp, #28
 8011038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801103c:	3501      	adds	r5, #1
 801103e:	2d08      	cmp	r5, #8
 8011040:	f10b 0b01 	add.w	fp, fp, #1
 8011044:	dd06      	ble.n	8011054 <__hexnan+0x100>
 8011046:	4544      	cmp	r4, r8
 8011048:	d9c1      	bls.n	8010fce <__hexnan+0x7a>
 801104a:	2300      	movs	r3, #0
 801104c:	f844 3c04 	str.w	r3, [r4, #-4]
 8011050:	2501      	movs	r5, #1
 8011052:	3c04      	subs	r4, #4
 8011054:	6822      	ldr	r2, [r4, #0]
 8011056:	f000 000f 	and.w	r0, r0, #15
 801105a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801105e:	6020      	str	r0, [r4, #0]
 8011060:	e7b5      	b.n	8010fce <__hexnan+0x7a>
 8011062:	2508      	movs	r5, #8
 8011064:	e7b3      	b.n	8010fce <__hexnan+0x7a>
 8011066:	9b01      	ldr	r3, [sp, #4]
 8011068:	2b00      	cmp	r3, #0
 801106a:	d0dd      	beq.n	8011028 <__hexnan+0xd4>
 801106c:	f1c3 0320 	rsb	r3, r3, #32
 8011070:	f04f 32ff 	mov.w	r2, #4294967295
 8011074:	40da      	lsrs	r2, r3
 8011076:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801107a:	4013      	ands	r3, r2
 801107c:	f846 3c04 	str.w	r3, [r6, #-4]
 8011080:	e7d2      	b.n	8011028 <__hexnan+0xd4>
 8011082:	3f04      	subs	r7, #4
 8011084:	e7d0      	b.n	8011028 <__hexnan+0xd4>
 8011086:	2004      	movs	r0, #4
 8011088:	e7d5      	b.n	8011036 <__hexnan+0xe2>

0801108a <__ascii_mbtowc>:
 801108a:	b082      	sub	sp, #8
 801108c:	b901      	cbnz	r1, 8011090 <__ascii_mbtowc+0x6>
 801108e:	a901      	add	r1, sp, #4
 8011090:	b142      	cbz	r2, 80110a4 <__ascii_mbtowc+0x1a>
 8011092:	b14b      	cbz	r3, 80110a8 <__ascii_mbtowc+0x1e>
 8011094:	7813      	ldrb	r3, [r2, #0]
 8011096:	600b      	str	r3, [r1, #0]
 8011098:	7812      	ldrb	r2, [r2, #0]
 801109a:	1e10      	subs	r0, r2, #0
 801109c:	bf18      	it	ne
 801109e:	2001      	movne	r0, #1
 80110a0:	b002      	add	sp, #8
 80110a2:	4770      	bx	lr
 80110a4:	4610      	mov	r0, r2
 80110a6:	e7fb      	b.n	80110a0 <__ascii_mbtowc+0x16>
 80110a8:	f06f 0001 	mvn.w	r0, #1
 80110ac:	e7f8      	b.n	80110a0 <__ascii_mbtowc+0x16>
	...

080110b0 <_Balloc>:
 80110b0:	b570      	push	{r4, r5, r6, lr}
 80110b2:	69c6      	ldr	r6, [r0, #28]
 80110b4:	4604      	mov	r4, r0
 80110b6:	460d      	mov	r5, r1
 80110b8:	b976      	cbnz	r6, 80110d8 <_Balloc+0x28>
 80110ba:	2010      	movs	r0, #16
 80110bc:	f7fd fae0 	bl	800e680 <malloc>
 80110c0:	4602      	mov	r2, r0
 80110c2:	61e0      	str	r0, [r4, #28]
 80110c4:	b920      	cbnz	r0, 80110d0 <_Balloc+0x20>
 80110c6:	4b18      	ldr	r3, [pc, #96]	@ (8011128 <_Balloc+0x78>)
 80110c8:	4818      	ldr	r0, [pc, #96]	@ (801112c <_Balloc+0x7c>)
 80110ca:	216b      	movs	r1, #107	@ 0x6b
 80110cc:	f000 fcac 	bl	8011a28 <__assert_func>
 80110d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80110d4:	6006      	str	r6, [r0, #0]
 80110d6:	60c6      	str	r6, [r0, #12]
 80110d8:	69e6      	ldr	r6, [r4, #28]
 80110da:	68f3      	ldr	r3, [r6, #12]
 80110dc:	b183      	cbz	r3, 8011100 <_Balloc+0x50>
 80110de:	69e3      	ldr	r3, [r4, #28]
 80110e0:	68db      	ldr	r3, [r3, #12]
 80110e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80110e6:	b9b8      	cbnz	r0, 8011118 <_Balloc+0x68>
 80110e8:	2101      	movs	r1, #1
 80110ea:	fa01 f605 	lsl.w	r6, r1, r5
 80110ee:	1d72      	adds	r2, r6, #5
 80110f0:	0092      	lsls	r2, r2, #2
 80110f2:	4620      	mov	r0, r4
 80110f4:	f000 fcb6 	bl	8011a64 <_calloc_r>
 80110f8:	b160      	cbz	r0, 8011114 <_Balloc+0x64>
 80110fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80110fe:	e00e      	b.n	801111e <_Balloc+0x6e>
 8011100:	2221      	movs	r2, #33	@ 0x21
 8011102:	2104      	movs	r1, #4
 8011104:	4620      	mov	r0, r4
 8011106:	f000 fcad 	bl	8011a64 <_calloc_r>
 801110a:	69e3      	ldr	r3, [r4, #28]
 801110c:	60f0      	str	r0, [r6, #12]
 801110e:	68db      	ldr	r3, [r3, #12]
 8011110:	2b00      	cmp	r3, #0
 8011112:	d1e4      	bne.n	80110de <_Balloc+0x2e>
 8011114:	2000      	movs	r0, #0
 8011116:	bd70      	pop	{r4, r5, r6, pc}
 8011118:	6802      	ldr	r2, [r0, #0]
 801111a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801111e:	2300      	movs	r3, #0
 8011120:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011124:	e7f7      	b.n	8011116 <_Balloc+0x66>
 8011126:	bf00      	nop
 8011128:	0801e65d 	.word	0x0801e65d
 801112c:	0801e674 	.word	0x0801e674

08011130 <_Bfree>:
 8011130:	b570      	push	{r4, r5, r6, lr}
 8011132:	69c6      	ldr	r6, [r0, #28]
 8011134:	4605      	mov	r5, r0
 8011136:	460c      	mov	r4, r1
 8011138:	b976      	cbnz	r6, 8011158 <_Bfree+0x28>
 801113a:	2010      	movs	r0, #16
 801113c:	f7fd faa0 	bl	800e680 <malloc>
 8011140:	4602      	mov	r2, r0
 8011142:	61e8      	str	r0, [r5, #28]
 8011144:	b920      	cbnz	r0, 8011150 <_Bfree+0x20>
 8011146:	4b09      	ldr	r3, [pc, #36]	@ (801116c <_Bfree+0x3c>)
 8011148:	4809      	ldr	r0, [pc, #36]	@ (8011170 <_Bfree+0x40>)
 801114a:	218f      	movs	r1, #143	@ 0x8f
 801114c:	f000 fc6c 	bl	8011a28 <__assert_func>
 8011150:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011154:	6006      	str	r6, [r0, #0]
 8011156:	60c6      	str	r6, [r0, #12]
 8011158:	b13c      	cbz	r4, 801116a <_Bfree+0x3a>
 801115a:	69eb      	ldr	r3, [r5, #28]
 801115c:	6862      	ldr	r2, [r4, #4]
 801115e:	68db      	ldr	r3, [r3, #12]
 8011160:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011164:	6021      	str	r1, [r4, #0]
 8011166:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801116a:	bd70      	pop	{r4, r5, r6, pc}
 801116c:	0801e65d 	.word	0x0801e65d
 8011170:	0801e674 	.word	0x0801e674

08011174 <__multadd>:
 8011174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011178:	690d      	ldr	r5, [r1, #16]
 801117a:	4607      	mov	r7, r0
 801117c:	460c      	mov	r4, r1
 801117e:	461e      	mov	r6, r3
 8011180:	f101 0c14 	add.w	ip, r1, #20
 8011184:	2000      	movs	r0, #0
 8011186:	f8dc 3000 	ldr.w	r3, [ip]
 801118a:	b299      	uxth	r1, r3
 801118c:	fb02 6101 	mla	r1, r2, r1, r6
 8011190:	0c1e      	lsrs	r6, r3, #16
 8011192:	0c0b      	lsrs	r3, r1, #16
 8011194:	fb02 3306 	mla	r3, r2, r6, r3
 8011198:	b289      	uxth	r1, r1
 801119a:	3001      	adds	r0, #1
 801119c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80111a0:	4285      	cmp	r5, r0
 80111a2:	f84c 1b04 	str.w	r1, [ip], #4
 80111a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80111aa:	dcec      	bgt.n	8011186 <__multadd+0x12>
 80111ac:	b30e      	cbz	r6, 80111f2 <__multadd+0x7e>
 80111ae:	68a3      	ldr	r3, [r4, #8]
 80111b0:	42ab      	cmp	r3, r5
 80111b2:	dc19      	bgt.n	80111e8 <__multadd+0x74>
 80111b4:	6861      	ldr	r1, [r4, #4]
 80111b6:	4638      	mov	r0, r7
 80111b8:	3101      	adds	r1, #1
 80111ba:	f7ff ff79 	bl	80110b0 <_Balloc>
 80111be:	4680      	mov	r8, r0
 80111c0:	b928      	cbnz	r0, 80111ce <__multadd+0x5a>
 80111c2:	4602      	mov	r2, r0
 80111c4:	4b0c      	ldr	r3, [pc, #48]	@ (80111f8 <__multadd+0x84>)
 80111c6:	480d      	ldr	r0, [pc, #52]	@ (80111fc <__multadd+0x88>)
 80111c8:	21ba      	movs	r1, #186	@ 0xba
 80111ca:	f000 fc2d 	bl	8011a28 <__assert_func>
 80111ce:	6922      	ldr	r2, [r4, #16]
 80111d0:	3202      	adds	r2, #2
 80111d2:	f104 010c 	add.w	r1, r4, #12
 80111d6:	0092      	lsls	r2, r2, #2
 80111d8:	300c      	adds	r0, #12
 80111da:	f7fe f810 	bl	800f1fe <memcpy>
 80111de:	4621      	mov	r1, r4
 80111e0:	4638      	mov	r0, r7
 80111e2:	f7ff ffa5 	bl	8011130 <_Bfree>
 80111e6:	4644      	mov	r4, r8
 80111e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80111ec:	3501      	adds	r5, #1
 80111ee:	615e      	str	r6, [r3, #20]
 80111f0:	6125      	str	r5, [r4, #16]
 80111f2:	4620      	mov	r0, r4
 80111f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111f8:	0801e5ec 	.word	0x0801e5ec
 80111fc:	0801e674 	.word	0x0801e674

08011200 <__s2b>:
 8011200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011204:	460c      	mov	r4, r1
 8011206:	4615      	mov	r5, r2
 8011208:	461f      	mov	r7, r3
 801120a:	2209      	movs	r2, #9
 801120c:	3308      	adds	r3, #8
 801120e:	4606      	mov	r6, r0
 8011210:	fb93 f3f2 	sdiv	r3, r3, r2
 8011214:	2100      	movs	r1, #0
 8011216:	2201      	movs	r2, #1
 8011218:	429a      	cmp	r2, r3
 801121a:	db09      	blt.n	8011230 <__s2b+0x30>
 801121c:	4630      	mov	r0, r6
 801121e:	f7ff ff47 	bl	80110b0 <_Balloc>
 8011222:	b940      	cbnz	r0, 8011236 <__s2b+0x36>
 8011224:	4602      	mov	r2, r0
 8011226:	4b19      	ldr	r3, [pc, #100]	@ (801128c <__s2b+0x8c>)
 8011228:	4819      	ldr	r0, [pc, #100]	@ (8011290 <__s2b+0x90>)
 801122a:	21d3      	movs	r1, #211	@ 0xd3
 801122c:	f000 fbfc 	bl	8011a28 <__assert_func>
 8011230:	0052      	lsls	r2, r2, #1
 8011232:	3101      	adds	r1, #1
 8011234:	e7f0      	b.n	8011218 <__s2b+0x18>
 8011236:	9b08      	ldr	r3, [sp, #32]
 8011238:	6143      	str	r3, [r0, #20]
 801123a:	2d09      	cmp	r5, #9
 801123c:	f04f 0301 	mov.w	r3, #1
 8011240:	6103      	str	r3, [r0, #16]
 8011242:	dd16      	ble.n	8011272 <__s2b+0x72>
 8011244:	f104 0909 	add.w	r9, r4, #9
 8011248:	46c8      	mov	r8, r9
 801124a:	442c      	add	r4, r5
 801124c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011250:	4601      	mov	r1, r0
 8011252:	3b30      	subs	r3, #48	@ 0x30
 8011254:	220a      	movs	r2, #10
 8011256:	4630      	mov	r0, r6
 8011258:	f7ff ff8c 	bl	8011174 <__multadd>
 801125c:	45a0      	cmp	r8, r4
 801125e:	d1f5      	bne.n	801124c <__s2b+0x4c>
 8011260:	f1a5 0408 	sub.w	r4, r5, #8
 8011264:	444c      	add	r4, r9
 8011266:	1b2d      	subs	r5, r5, r4
 8011268:	1963      	adds	r3, r4, r5
 801126a:	42bb      	cmp	r3, r7
 801126c:	db04      	blt.n	8011278 <__s2b+0x78>
 801126e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011272:	340a      	adds	r4, #10
 8011274:	2509      	movs	r5, #9
 8011276:	e7f6      	b.n	8011266 <__s2b+0x66>
 8011278:	f814 3b01 	ldrb.w	r3, [r4], #1
 801127c:	4601      	mov	r1, r0
 801127e:	3b30      	subs	r3, #48	@ 0x30
 8011280:	220a      	movs	r2, #10
 8011282:	4630      	mov	r0, r6
 8011284:	f7ff ff76 	bl	8011174 <__multadd>
 8011288:	e7ee      	b.n	8011268 <__s2b+0x68>
 801128a:	bf00      	nop
 801128c:	0801e5ec 	.word	0x0801e5ec
 8011290:	0801e674 	.word	0x0801e674

08011294 <__hi0bits>:
 8011294:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011298:	4603      	mov	r3, r0
 801129a:	bf36      	itet	cc
 801129c:	0403      	lslcc	r3, r0, #16
 801129e:	2000      	movcs	r0, #0
 80112a0:	2010      	movcc	r0, #16
 80112a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80112a6:	bf3c      	itt	cc
 80112a8:	021b      	lslcc	r3, r3, #8
 80112aa:	3008      	addcc	r0, #8
 80112ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80112b0:	bf3c      	itt	cc
 80112b2:	011b      	lslcc	r3, r3, #4
 80112b4:	3004      	addcc	r0, #4
 80112b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80112ba:	bf3c      	itt	cc
 80112bc:	009b      	lslcc	r3, r3, #2
 80112be:	3002      	addcc	r0, #2
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	db05      	blt.n	80112d0 <__hi0bits+0x3c>
 80112c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80112c8:	f100 0001 	add.w	r0, r0, #1
 80112cc:	bf08      	it	eq
 80112ce:	2020      	moveq	r0, #32
 80112d0:	4770      	bx	lr

080112d2 <__lo0bits>:
 80112d2:	6803      	ldr	r3, [r0, #0]
 80112d4:	4602      	mov	r2, r0
 80112d6:	f013 0007 	ands.w	r0, r3, #7
 80112da:	d00b      	beq.n	80112f4 <__lo0bits+0x22>
 80112dc:	07d9      	lsls	r1, r3, #31
 80112de:	d421      	bmi.n	8011324 <__lo0bits+0x52>
 80112e0:	0798      	lsls	r0, r3, #30
 80112e2:	bf49      	itett	mi
 80112e4:	085b      	lsrmi	r3, r3, #1
 80112e6:	089b      	lsrpl	r3, r3, #2
 80112e8:	2001      	movmi	r0, #1
 80112ea:	6013      	strmi	r3, [r2, #0]
 80112ec:	bf5c      	itt	pl
 80112ee:	6013      	strpl	r3, [r2, #0]
 80112f0:	2002      	movpl	r0, #2
 80112f2:	4770      	bx	lr
 80112f4:	b299      	uxth	r1, r3
 80112f6:	b909      	cbnz	r1, 80112fc <__lo0bits+0x2a>
 80112f8:	0c1b      	lsrs	r3, r3, #16
 80112fa:	2010      	movs	r0, #16
 80112fc:	b2d9      	uxtb	r1, r3
 80112fe:	b909      	cbnz	r1, 8011304 <__lo0bits+0x32>
 8011300:	3008      	adds	r0, #8
 8011302:	0a1b      	lsrs	r3, r3, #8
 8011304:	0719      	lsls	r1, r3, #28
 8011306:	bf04      	itt	eq
 8011308:	091b      	lsreq	r3, r3, #4
 801130a:	3004      	addeq	r0, #4
 801130c:	0799      	lsls	r1, r3, #30
 801130e:	bf04      	itt	eq
 8011310:	089b      	lsreq	r3, r3, #2
 8011312:	3002      	addeq	r0, #2
 8011314:	07d9      	lsls	r1, r3, #31
 8011316:	d403      	bmi.n	8011320 <__lo0bits+0x4e>
 8011318:	085b      	lsrs	r3, r3, #1
 801131a:	f100 0001 	add.w	r0, r0, #1
 801131e:	d003      	beq.n	8011328 <__lo0bits+0x56>
 8011320:	6013      	str	r3, [r2, #0]
 8011322:	4770      	bx	lr
 8011324:	2000      	movs	r0, #0
 8011326:	4770      	bx	lr
 8011328:	2020      	movs	r0, #32
 801132a:	4770      	bx	lr

0801132c <__i2b>:
 801132c:	b510      	push	{r4, lr}
 801132e:	460c      	mov	r4, r1
 8011330:	2101      	movs	r1, #1
 8011332:	f7ff febd 	bl	80110b0 <_Balloc>
 8011336:	4602      	mov	r2, r0
 8011338:	b928      	cbnz	r0, 8011346 <__i2b+0x1a>
 801133a:	4b05      	ldr	r3, [pc, #20]	@ (8011350 <__i2b+0x24>)
 801133c:	4805      	ldr	r0, [pc, #20]	@ (8011354 <__i2b+0x28>)
 801133e:	f240 1145 	movw	r1, #325	@ 0x145
 8011342:	f000 fb71 	bl	8011a28 <__assert_func>
 8011346:	2301      	movs	r3, #1
 8011348:	6144      	str	r4, [r0, #20]
 801134a:	6103      	str	r3, [r0, #16]
 801134c:	bd10      	pop	{r4, pc}
 801134e:	bf00      	nop
 8011350:	0801e5ec 	.word	0x0801e5ec
 8011354:	0801e674 	.word	0x0801e674

08011358 <__multiply>:
 8011358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801135c:	4614      	mov	r4, r2
 801135e:	690a      	ldr	r2, [r1, #16]
 8011360:	6923      	ldr	r3, [r4, #16]
 8011362:	429a      	cmp	r2, r3
 8011364:	bfa8      	it	ge
 8011366:	4623      	movge	r3, r4
 8011368:	460f      	mov	r7, r1
 801136a:	bfa4      	itt	ge
 801136c:	460c      	movge	r4, r1
 801136e:	461f      	movge	r7, r3
 8011370:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8011374:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8011378:	68a3      	ldr	r3, [r4, #8]
 801137a:	6861      	ldr	r1, [r4, #4]
 801137c:	eb0a 0609 	add.w	r6, sl, r9
 8011380:	42b3      	cmp	r3, r6
 8011382:	b085      	sub	sp, #20
 8011384:	bfb8      	it	lt
 8011386:	3101      	addlt	r1, #1
 8011388:	f7ff fe92 	bl	80110b0 <_Balloc>
 801138c:	b930      	cbnz	r0, 801139c <__multiply+0x44>
 801138e:	4602      	mov	r2, r0
 8011390:	4b44      	ldr	r3, [pc, #272]	@ (80114a4 <__multiply+0x14c>)
 8011392:	4845      	ldr	r0, [pc, #276]	@ (80114a8 <__multiply+0x150>)
 8011394:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011398:	f000 fb46 	bl	8011a28 <__assert_func>
 801139c:	f100 0514 	add.w	r5, r0, #20
 80113a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80113a4:	462b      	mov	r3, r5
 80113a6:	2200      	movs	r2, #0
 80113a8:	4543      	cmp	r3, r8
 80113aa:	d321      	bcc.n	80113f0 <__multiply+0x98>
 80113ac:	f107 0114 	add.w	r1, r7, #20
 80113b0:	f104 0214 	add.w	r2, r4, #20
 80113b4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80113b8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80113bc:	9302      	str	r3, [sp, #8]
 80113be:	1b13      	subs	r3, r2, r4
 80113c0:	3b15      	subs	r3, #21
 80113c2:	f023 0303 	bic.w	r3, r3, #3
 80113c6:	3304      	adds	r3, #4
 80113c8:	f104 0715 	add.w	r7, r4, #21
 80113cc:	42ba      	cmp	r2, r7
 80113ce:	bf38      	it	cc
 80113d0:	2304      	movcc	r3, #4
 80113d2:	9301      	str	r3, [sp, #4]
 80113d4:	9b02      	ldr	r3, [sp, #8]
 80113d6:	9103      	str	r1, [sp, #12]
 80113d8:	428b      	cmp	r3, r1
 80113da:	d80c      	bhi.n	80113f6 <__multiply+0x9e>
 80113dc:	2e00      	cmp	r6, #0
 80113de:	dd03      	ble.n	80113e8 <__multiply+0x90>
 80113e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	d05b      	beq.n	80114a0 <__multiply+0x148>
 80113e8:	6106      	str	r6, [r0, #16]
 80113ea:	b005      	add	sp, #20
 80113ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113f0:	f843 2b04 	str.w	r2, [r3], #4
 80113f4:	e7d8      	b.n	80113a8 <__multiply+0x50>
 80113f6:	f8b1 a000 	ldrh.w	sl, [r1]
 80113fa:	f1ba 0f00 	cmp.w	sl, #0
 80113fe:	d024      	beq.n	801144a <__multiply+0xf2>
 8011400:	f104 0e14 	add.w	lr, r4, #20
 8011404:	46a9      	mov	r9, r5
 8011406:	f04f 0c00 	mov.w	ip, #0
 801140a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801140e:	f8d9 3000 	ldr.w	r3, [r9]
 8011412:	fa1f fb87 	uxth.w	fp, r7
 8011416:	b29b      	uxth	r3, r3
 8011418:	fb0a 330b 	mla	r3, sl, fp, r3
 801141c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011420:	f8d9 7000 	ldr.w	r7, [r9]
 8011424:	4463      	add	r3, ip
 8011426:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801142a:	fb0a c70b 	mla	r7, sl, fp, ip
 801142e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8011432:	b29b      	uxth	r3, r3
 8011434:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011438:	4572      	cmp	r2, lr
 801143a:	f849 3b04 	str.w	r3, [r9], #4
 801143e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011442:	d8e2      	bhi.n	801140a <__multiply+0xb2>
 8011444:	9b01      	ldr	r3, [sp, #4]
 8011446:	f845 c003 	str.w	ip, [r5, r3]
 801144a:	9b03      	ldr	r3, [sp, #12]
 801144c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011450:	3104      	adds	r1, #4
 8011452:	f1b9 0f00 	cmp.w	r9, #0
 8011456:	d021      	beq.n	801149c <__multiply+0x144>
 8011458:	682b      	ldr	r3, [r5, #0]
 801145a:	f104 0c14 	add.w	ip, r4, #20
 801145e:	46ae      	mov	lr, r5
 8011460:	f04f 0a00 	mov.w	sl, #0
 8011464:	f8bc b000 	ldrh.w	fp, [ip]
 8011468:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801146c:	fb09 770b 	mla	r7, r9, fp, r7
 8011470:	4457      	add	r7, sl
 8011472:	b29b      	uxth	r3, r3
 8011474:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8011478:	f84e 3b04 	str.w	r3, [lr], #4
 801147c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011480:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011484:	f8be 3000 	ldrh.w	r3, [lr]
 8011488:	fb09 330a 	mla	r3, r9, sl, r3
 801148c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8011490:	4562      	cmp	r2, ip
 8011492:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011496:	d8e5      	bhi.n	8011464 <__multiply+0x10c>
 8011498:	9f01      	ldr	r7, [sp, #4]
 801149a:	51eb      	str	r3, [r5, r7]
 801149c:	3504      	adds	r5, #4
 801149e:	e799      	b.n	80113d4 <__multiply+0x7c>
 80114a0:	3e01      	subs	r6, #1
 80114a2:	e79b      	b.n	80113dc <__multiply+0x84>
 80114a4:	0801e5ec 	.word	0x0801e5ec
 80114a8:	0801e674 	.word	0x0801e674

080114ac <__pow5mult>:
 80114ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114b0:	4615      	mov	r5, r2
 80114b2:	f012 0203 	ands.w	r2, r2, #3
 80114b6:	4607      	mov	r7, r0
 80114b8:	460e      	mov	r6, r1
 80114ba:	d007      	beq.n	80114cc <__pow5mult+0x20>
 80114bc:	4c25      	ldr	r4, [pc, #148]	@ (8011554 <__pow5mult+0xa8>)
 80114be:	3a01      	subs	r2, #1
 80114c0:	2300      	movs	r3, #0
 80114c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80114c6:	f7ff fe55 	bl	8011174 <__multadd>
 80114ca:	4606      	mov	r6, r0
 80114cc:	10ad      	asrs	r5, r5, #2
 80114ce:	d03d      	beq.n	801154c <__pow5mult+0xa0>
 80114d0:	69fc      	ldr	r4, [r7, #28]
 80114d2:	b97c      	cbnz	r4, 80114f4 <__pow5mult+0x48>
 80114d4:	2010      	movs	r0, #16
 80114d6:	f7fd f8d3 	bl	800e680 <malloc>
 80114da:	4602      	mov	r2, r0
 80114dc:	61f8      	str	r0, [r7, #28]
 80114de:	b928      	cbnz	r0, 80114ec <__pow5mult+0x40>
 80114e0:	4b1d      	ldr	r3, [pc, #116]	@ (8011558 <__pow5mult+0xac>)
 80114e2:	481e      	ldr	r0, [pc, #120]	@ (801155c <__pow5mult+0xb0>)
 80114e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80114e8:	f000 fa9e 	bl	8011a28 <__assert_func>
 80114ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80114f0:	6004      	str	r4, [r0, #0]
 80114f2:	60c4      	str	r4, [r0, #12]
 80114f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80114f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80114fc:	b94c      	cbnz	r4, 8011512 <__pow5mult+0x66>
 80114fe:	f240 2171 	movw	r1, #625	@ 0x271
 8011502:	4638      	mov	r0, r7
 8011504:	f7ff ff12 	bl	801132c <__i2b>
 8011508:	2300      	movs	r3, #0
 801150a:	f8c8 0008 	str.w	r0, [r8, #8]
 801150e:	4604      	mov	r4, r0
 8011510:	6003      	str	r3, [r0, #0]
 8011512:	f04f 0900 	mov.w	r9, #0
 8011516:	07eb      	lsls	r3, r5, #31
 8011518:	d50a      	bpl.n	8011530 <__pow5mult+0x84>
 801151a:	4631      	mov	r1, r6
 801151c:	4622      	mov	r2, r4
 801151e:	4638      	mov	r0, r7
 8011520:	f7ff ff1a 	bl	8011358 <__multiply>
 8011524:	4631      	mov	r1, r6
 8011526:	4680      	mov	r8, r0
 8011528:	4638      	mov	r0, r7
 801152a:	f7ff fe01 	bl	8011130 <_Bfree>
 801152e:	4646      	mov	r6, r8
 8011530:	106d      	asrs	r5, r5, #1
 8011532:	d00b      	beq.n	801154c <__pow5mult+0xa0>
 8011534:	6820      	ldr	r0, [r4, #0]
 8011536:	b938      	cbnz	r0, 8011548 <__pow5mult+0x9c>
 8011538:	4622      	mov	r2, r4
 801153a:	4621      	mov	r1, r4
 801153c:	4638      	mov	r0, r7
 801153e:	f7ff ff0b 	bl	8011358 <__multiply>
 8011542:	6020      	str	r0, [r4, #0]
 8011544:	f8c0 9000 	str.w	r9, [r0]
 8011548:	4604      	mov	r4, r0
 801154a:	e7e4      	b.n	8011516 <__pow5mult+0x6a>
 801154c:	4630      	mov	r0, r6
 801154e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011552:	bf00      	nop
 8011554:	0801e6d0 	.word	0x0801e6d0
 8011558:	0801e65d 	.word	0x0801e65d
 801155c:	0801e674 	.word	0x0801e674

08011560 <__lshift>:
 8011560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011564:	460c      	mov	r4, r1
 8011566:	6849      	ldr	r1, [r1, #4]
 8011568:	6923      	ldr	r3, [r4, #16]
 801156a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801156e:	68a3      	ldr	r3, [r4, #8]
 8011570:	4607      	mov	r7, r0
 8011572:	4691      	mov	r9, r2
 8011574:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011578:	f108 0601 	add.w	r6, r8, #1
 801157c:	42b3      	cmp	r3, r6
 801157e:	db0b      	blt.n	8011598 <__lshift+0x38>
 8011580:	4638      	mov	r0, r7
 8011582:	f7ff fd95 	bl	80110b0 <_Balloc>
 8011586:	4605      	mov	r5, r0
 8011588:	b948      	cbnz	r0, 801159e <__lshift+0x3e>
 801158a:	4602      	mov	r2, r0
 801158c:	4b28      	ldr	r3, [pc, #160]	@ (8011630 <__lshift+0xd0>)
 801158e:	4829      	ldr	r0, [pc, #164]	@ (8011634 <__lshift+0xd4>)
 8011590:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011594:	f000 fa48 	bl	8011a28 <__assert_func>
 8011598:	3101      	adds	r1, #1
 801159a:	005b      	lsls	r3, r3, #1
 801159c:	e7ee      	b.n	801157c <__lshift+0x1c>
 801159e:	2300      	movs	r3, #0
 80115a0:	f100 0114 	add.w	r1, r0, #20
 80115a4:	f100 0210 	add.w	r2, r0, #16
 80115a8:	4618      	mov	r0, r3
 80115aa:	4553      	cmp	r3, sl
 80115ac:	db33      	blt.n	8011616 <__lshift+0xb6>
 80115ae:	6920      	ldr	r0, [r4, #16]
 80115b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80115b4:	f104 0314 	add.w	r3, r4, #20
 80115b8:	f019 091f 	ands.w	r9, r9, #31
 80115bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80115c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80115c4:	d02b      	beq.n	801161e <__lshift+0xbe>
 80115c6:	f1c9 0e20 	rsb	lr, r9, #32
 80115ca:	468a      	mov	sl, r1
 80115cc:	2200      	movs	r2, #0
 80115ce:	6818      	ldr	r0, [r3, #0]
 80115d0:	fa00 f009 	lsl.w	r0, r0, r9
 80115d4:	4310      	orrs	r0, r2
 80115d6:	f84a 0b04 	str.w	r0, [sl], #4
 80115da:	f853 2b04 	ldr.w	r2, [r3], #4
 80115de:	459c      	cmp	ip, r3
 80115e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80115e4:	d8f3      	bhi.n	80115ce <__lshift+0x6e>
 80115e6:	ebac 0304 	sub.w	r3, ip, r4
 80115ea:	3b15      	subs	r3, #21
 80115ec:	f023 0303 	bic.w	r3, r3, #3
 80115f0:	3304      	adds	r3, #4
 80115f2:	f104 0015 	add.w	r0, r4, #21
 80115f6:	4584      	cmp	ip, r0
 80115f8:	bf38      	it	cc
 80115fa:	2304      	movcc	r3, #4
 80115fc:	50ca      	str	r2, [r1, r3]
 80115fe:	b10a      	cbz	r2, 8011604 <__lshift+0xa4>
 8011600:	f108 0602 	add.w	r6, r8, #2
 8011604:	3e01      	subs	r6, #1
 8011606:	4638      	mov	r0, r7
 8011608:	612e      	str	r6, [r5, #16]
 801160a:	4621      	mov	r1, r4
 801160c:	f7ff fd90 	bl	8011130 <_Bfree>
 8011610:	4628      	mov	r0, r5
 8011612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011616:	f842 0f04 	str.w	r0, [r2, #4]!
 801161a:	3301      	adds	r3, #1
 801161c:	e7c5      	b.n	80115aa <__lshift+0x4a>
 801161e:	3904      	subs	r1, #4
 8011620:	f853 2b04 	ldr.w	r2, [r3], #4
 8011624:	f841 2f04 	str.w	r2, [r1, #4]!
 8011628:	459c      	cmp	ip, r3
 801162a:	d8f9      	bhi.n	8011620 <__lshift+0xc0>
 801162c:	e7ea      	b.n	8011604 <__lshift+0xa4>
 801162e:	bf00      	nop
 8011630:	0801e5ec 	.word	0x0801e5ec
 8011634:	0801e674 	.word	0x0801e674

08011638 <__mcmp>:
 8011638:	690a      	ldr	r2, [r1, #16]
 801163a:	4603      	mov	r3, r0
 801163c:	6900      	ldr	r0, [r0, #16]
 801163e:	1a80      	subs	r0, r0, r2
 8011640:	b530      	push	{r4, r5, lr}
 8011642:	d10e      	bne.n	8011662 <__mcmp+0x2a>
 8011644:	3314      	adds	r3, #20
 8011646:	3114      	adds	r1, #20
 8011648:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801164c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011650:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011654:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011658:	4295      	cmp	r5, r2
 801165a:	d003      	beq.n	8011664 <__mcmp+0x2c>
 801165c:	d205      	bcs.n	801166a <__mcmp+0x32>
 801165e:	f04f 30ff 	mov.w	r0, #4294967295
 8011662:	bd30      	pop	{r4, r5, pc}
 8011664:	42a3      	cmp	r3, r4
 8011666:	d3f3      	bcc.n	8011650 <__mcmp+0x18>
 8011668:	e7fb      	b.n	8011662 <__mcmp+0x2a>
 801166a:	2001      	movs	r0, #1
 801166c:	e7f9      	b.n	8011662 <__mcmp+0x2a>
	...

08011670 <__mdiff>:
 8011670:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011674:	4689      	mov	r9, r1
 8011676:	4606      	mov	r6, r0
 8011678:	4611      	mov	r1, r2
 801167a:	4648      	mov	r0, r9
 801167c:	4614      	mov	r4, r2
 801167e:	f7ff ffdb 	bl	8011638 <__mcmp>
 8011682:	1e05      	subs	r5, r0, #0
 8011684:	d112      	bne.n	80116ac <__mdiff+0x3c>
 8011686:	4629      	mov	r1, r5
 8011688:	4630      	mov	r0, r6
 801168a:	f7ff fd11 	bl	80110b0 <_Balloc>
 801168e:	4602      	mov	r2, r0
 8011690:	b928      	cbnz	r0, 801169e <__mdiff+0x2e>
 8011692:	4b3f      	ldr	r3, [pc, #252]	@ (8011790 <__mdiff+0x120>)
 8011694:	f240 2137 	movw	r1, #567	@ 0x237
 8011698:	483e      	ldr	r0, [pc, #248]	@ (8011794 <__mdiff+0x124>)
 801169a:	f000 f9c5 	bl	8011a28 <__assert_func>
 801169e:	2301      	movs	r3, #1
 80116a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80116a4:	4610      	mov	r0, r2
 80116a6:	b003      	add	sp, #12
 80116a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116ac:	bfbc      	itt	lt
 80116ae:	464b      	movlt	r3, r9
 80116b0:	46a1      	movlt	r9, r4
 80116b2:	4630      	mov	r0, r6
 80116b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80116b8:	bfba      	itte	lt
 80116ba:	461c      	movlt	r4, r3
 80116bc:	2501      	movlt	r5, #1
 80116be:	2500      	movge	r5, #0
 80116c0:	f7ff fcf6 	bl	80110b0 <_Balloc>
 80116c4:	4602      	mov	r2, r0
 80116c6:	b918      	cbnz	r0, 80116d0 <__mdiff+0x60>
 80116c8:	4b31      	ldr	r3, [pc, #196]	@ (8011790 <__mdiff+0x120>)
 80116ca:	f240 2145 	movw	r1, #581	@ 0x245
 80116ce:	e7e3      	b.n	8011698 <__mdiff+0x28>
 80116d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80116d4:	6926      	ldr	r6, [r4, #16]
 80116d6:	60c5      	str	r5, [r0, #12]
 80116d8:	f109 0310 	add.w	r3, r9, #16
 80116dc:	f109 0514 	add.w	r5, r9, #20
 80116e0:	f104 0e14 	add.w	lr, r4, #20
 80116e4:	f100 0b14 	add.w	fp, r0, #20
 80116e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80116ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80116f0:	9301      	str	r3, [sp, #4]
 80116f2:	46d9      	mov	r9, fp
 80116f4:	f04f 0c00 	mov.w	ip, #0
 80116f8:	9b01      	ldr	r3, [sp, #4]
 80116fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80116fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011702:	9301      	str	r3, [sp, #4]
 8011704:	fa1f f38a 	uxth.w	r3, sl
 8011708:	4619      	mov	r1, r3
 801170a:	b283      	uxth	r3, r0
 801170c:	1acb      	subs	r3, r1, r3
 801170e:	0c00      	lsrs	r0, r0, #16
 8011710:	4463      	add	r3, ip
 8011712:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011716:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801171a:	b29b      	uxth	r3, r3
 801171c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011720:	4576      	cmp	r6, lr
 8011722:	f849 3b04 	str.w	r3, [r9], #4
 8011726:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801172a:	d8e5      	bhi.n	80116f8 <__mdiff+0x88>
 801172c:	1b33      	subs	r3, r6, r4
 801172e:	3b15      	subs	r3, #21
 8011730:	f023 0303 	bic.w	r3, r3, #3
 8011734:	3415      	adds	r4, #21
 8011736:	3304      	adds	r3, #4
 8011738:	42a6      	cmp	r6, r4
 801173a:	bf38      	it	cc
 801173c:	2304      	movcc	r3, #4
 801173e:	441d      	add	r5, r3
 8011740:	445b      	add	r3, fp
 8011742:	461e      	mov	r6, r3
 8011744:	462c      	mov	r4, r5
 8011746:	4544      	cmp	r4, r8
 8011748:	d30e      	bcc.n	8011768 <__mdiff+0xf8>
 801174a:	f108 0103 	add.w	r1, r8, #3
 801174e:	1b49      	subs	r1, r1, r5
 8011750:	f021 0103 	bic.w	r1, r1, #3
 8011754:	3d03      	subs	r5, #3
 8011756:	45a8      	cmp	r8, r5
 8011758:	bf38      	it	cc
 801175a:	2100      	movcc	r1, #0
 801175c:	440b      	add	r3, r1
 801175e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011762:	b191      	cbz	r1, 801178a <__mdiff+0x11a>
 8011764:	6117      	str	r7, [r2, #16]
 8011766:	e79d      	b.n	80116a4 <__mdiff+0x34>
 8011768:	f854 1b04 	ldr.w	r1, [r4], #4
 801176c:	46e6      	mov	lr, ip
 801176e:	0c08      	lsrs	r0, r1, #16
 8011770:	fa1c fc81 	uxtah	ip, ip, r1
 8011774:	4471      	add	r1, lr
 8011776:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801177a:	b289      	uxth	r1, r1
 801177c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011780:	f846 1b04 	str.w	r1, [r6], #4
 8011784:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011788:	e7dd      	b.n	8011746 <__mdiff+0xd6>
 801178a:	3f01      	subs	r7, #1
 801178c:	e7e7      	b.n	801175e <__mdiff+0xee>
 801178e:	bf00      	nop
 8011790:	0801e5ec 	.word	0x0801e5ec
 8011794:	0801e674 	.word	0x0801e674

08011798 <__ulp>:
 8011798:	b082      	sub	sp, #8
 801179a:	ed8d 0b00 	vstr	d0, [sp]
 801179e:	9a01      	ldr	r2, [sp, #4]
 80117a0:	4b0f      	ldr	r3, [pc, #60]	@ (80117e0 <__ulp+0x48>)
 80117a2:	4013      	ands	r3, r2
 80117a4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	dc08      	bgt.n	80117be <__ulp+0x26>
 80117ac:	425b      	negs	r3, r3
 80117ae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80117b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80117b6:	da04      	bge.n	80117c2 <__ulp+0x2a>
 80117b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80117bc:	4113      	asrs	r3, r2
 80117be:	2200      	movs	r2, #0
 80117c0:	e008      	b.n	80117d4 <__ulp+0x3c>
 80117c2:	f1a2 0314 	sub.w	r3, r2, #20
 80117c6:	2b1e      	cmp	r3, #30
 80117c8:	bfda      	itte	le
 80117ca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80117ce:	40da      	lsrle	r2, r3
 80117d0:	2201      	movgt	r2, #1
 80117d2:	2300      	movs	r3, #0
 80117d4:	4619      	mov	r1, r3
 80117d6:	4610      	mov	r0, r2
 80117d8:	ec41 0b10 	vmov	d0, r0, r1
 80117dc:	b002      	add	sp, #8
 80117de:	4770      	bx	lr
 80117e0:	7ff00000 	.word	0x7ff00000

080117e4 <__b2d>:
 80117e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117e8:	6906      	ldr	r6, [r0, #16]
 80117ea:	f100 0814 	add.w	r8, r0, #20
 80117ee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80117f2:	1f37      	subs	r7, r6, #4
 80117f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80117f8:	4610      	mov	r0, r2
 80117fa:	f7ff fd4b 	bl	8011294 <__hi0bits>
 80117fe:	f1c0 0320 	rsb	r3, r0, #32
 8011802:	280a      	cmp	r0, #10
 8011804:	600b      	str	r3, [r1, #0]
 8011806:	491b      	ldr	r1, [pc, #108]	@ (8011874 <__b2d+0x90>)
 8011808:	dc15      	bgt.n	8011836 <__b2d+0x52>
 801180a:	f1c0 0c0b 	rsb	ip, r0, #11
 801180e:	fa22 f30c 	lsr.w	r3, r2, ip
 8011812:	45b8      	cmp	r8, r7
 8011814:	ea43 0501 	orr.w	r5, r3, r1
 8011818:	bf34      	ite	cc
 801181a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801181e:	2300      	movcs	r3, #0
 8011820:	3015      	adds	r0, #21
 8011822:	fa02 f000 	lsl.w	r0, r2, r0
 8011826:	fa23 f30c 	lsr.w	r3, r3, ip
 801182a:	4303      	orrs	r3, r0
 801182c:	461c      	mov	r4, r3
 801182e:	ec45 4b10 	vmov	d0, r4, r5
 8011832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011836:	45b8      	cmp	r8, r7
 8011838:	bf3a      	itte	cc
 801183a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801183e:	f1a6 0708 	subcc.w	r7, r6, #8
 8011842:	2300      	movcs	r3, #0
 8011844:	380b      	subs	r0, #11
 8011846:	d012      	beq.n	801186e <__b2d+0x8a>
 8011848:	f1c0 0120 	rsb	r1, r0, #32
 801184c:	fa23 f401 	lsr.w	r4, r3, r1
 8011850:	4082      	lsls	r2, r0
 8011852:	4322      	orrs	r2, r4
 8011854:	4547      	cmp	r7, r8
 8011856:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801185a:	bf8c      	ite	hi
 801185c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011860:	2200      	movls	r2, #0
 8011862:	4083      	lsls	r3, r0
 8011864:	40ca      	lsrs	r2, r1
 8011866:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801186a:	4313      	orrs	r3, r2
 801186c:	e7de      	b.n	801182c <__b2d+0x48>
 801186e:	ea42 0501 	orr.w	r5, r2, r1
 8011872:	e7db      	b.n	801182c <__b2d+0x48>
 8011874:	3ff00000 	.word	0x3ff00000

08011878 <__d2b>:
 8011878:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801187c:	460f      	mov	r7, r1
 801187e:	2101      	movs	r1, #1
 8011880:	ec59 8b10 	vmov	r8, r9, d0
 8011884:	4616      	mov	r6, r2
 8011886:	f7ff fc13 	bl	80110b0 <_Balloc>
 801188a:	4604      	mov	r4, r0
 801188c:	b930      	cbnz	r0, 801189c <__d2b+0x24>
 801188e:	4602      	mov	r2, r0
 8011890:	4b23      	ldr	r3, [pc, #140]	@ (8011920 <__d2b+0xa8>)
 8011892:	4824      	ldr	r0, [pc, #144]	@ (8011924 <__d2b+0xac>)
 8011894:	f240 310f 	movw	r1, #783	@ 0x30f
 8011898:	f000 f8c6 	bl	8011a28 <__assert_func>
 801189c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80118a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80118a4:	b10d      	cbz	r5, 80118aa <__d2b+0x32>
 80118a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80118aa:	9301      	str	r3, [sp, #4]
 80118ac:	f1b8 0300 	subs.w	r3, r8, #0
 80118b0:	d023      	beq.n	80118fa <__d2b+0x82>
 80118b2:	4668      	mov	r0, sp
 80118b4:	9300      	str	r3, [sp, #0]
 80118b6:	f7ff fd0c 	bl	80112d2 <__lo0bits>
 80118ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 80118be:	b1d0      	cbz	r0, 80118f6 <__d2b+0x7e>
 80118c0:	f1c0 0320 	rsb	r3, r0, #32
 80118c4:	fa02 f303 	lsl.w	r3, r2, r3
 80118c8:	430b      	orrs	r3, r1
 80118ca:	40c2      	lsrs	r2, r0
 80118cc:	6163      	str	r3, [r4, #20]
 80118ce:	9201      	str	r2, [sp, #4]
 80118d0:	9b01      	ldr	r3, [sp, #4]
 80118d2:	61a3      	str	r3, [r4, #24]
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	bf0c      	ite	eq
 80118d8:	2201      	moveq	r2, #1
 80118da:	2202      	movne	r2, #2
 80118dc:	6122      	str	r2, [r4, #16]
 80118de:	b1a5      	cbz	r5, 801190a <__d2b+0x92>
 80118e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80118e4:	4405      	add	r5, r0
 80118e6:	603d      	str	r5, [r7, #0]
 80118e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80118ec:	6030      	str	r0, [r6, #0]
 80118ee:	4620      	mov	r0, r4
 80118f0:	b003      	add	sp, #12
 80118f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118f6:	6161      	str	r1, [r4, #20]
 80118f8:	e7ea      	b.n	80118d0 <__d2b+0x58>
 80118fa:	a801      	add	r0, sp, #4
 80118fc:	f7ff fce9 	bl	80112d2 <__lo0bits>
 8011900:	9b01      	ldr	r3, [sp, #4]
 8011902:	6163      	str	r3, [r4, #20]
 8011904:	3020      	adds	r0, #32
 8011906:	2201      	movs	r2, #1
 8011908:	e7e8      	b.n	80118dc <__d2b+0x64>
 801190a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801190e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011912:	6038      	str	r0, [r7, #0]
 8011914:	6918      	ldr	r0, [r3, #16]
 8011916:	f7ff fcbd 	bl	8011294 <__hi0bits>
 801191a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801191e:	e7e5      	b.n	80118ec <__d2b+0x74>
 8011920:	0801e5ec 	.word	0x0801e5ec
 8011924:	0801e674 	.word	0x0801e674

08011928 <__ratio>:
 8011928:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801192c:	4688      	mov	r8, r1
 801192e:	4669      	mov	r1, sp
 8011930:	4681      	mov	r9, r0
 8011932:	f7ff ff57 	bl	80117e4 <__b2d>
 8011936:	a901      	add	r1, sp, #4
 8011938:	4640      	mov	r0, r8
 801193a:	ec55 4b10 	vmov	r4, r5, d0
 801193e:	f7ff ff51 	bl	80117e4 <__b2d>
 8011942:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8011946:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801194a:	1ad2      	subs	r2, r2, r3
 801194c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8011950:	1a5b      	subs	r3, r3, r1
 8011952:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8011956:	ec57 6b10 	vmov	r6, r7, d0
 801195a:	2b00      	cmp	r3, #0
 801195c:	bfd6      	itet	le
 801195e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011962:	462a      	movgt	r2, r5
 8011964:	463a      	movle	r2, r7
 8011966:	46ab      	mov	fp, r5
 8011968:	46a2      	mov	sl, r4
 801196a:	bfce      	itee	gt
 801196c:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8011970:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8011974:	ee00 3a90 	vmovle	s1, r3
 8011978:	ec4b ab17 	vmov	d7, sl, fp
 801197c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8011980:	b003      	add	sp, #12
 8011982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011986 <__copybits>:
 8011986:	3901      	subs	r1, #1
 8011988:	b570      	push	{r4, r5, r6, lr}
 801198a:	1149      	asrs	r1, r1, #5
 801198c:	6914      	ldr	r4, [r2, #16]
 801198e:	3101      	adds	r1, #1
 8011990:	f102 0314 	add.w	r3, r2, #20
 8011994:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011998:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801199c:	1f05      	subs	r5, r0, #4
 801199e:	42a3      	cmp	r3, r4
 80119a0:	d30c      	bcc.n	80119bc <__copybits+0x36>
 80119a2:	1aa3      	subs	r3, r4, r2
 80119a4:	3b11      	subs	r3, #17
 80119a6:	f023 0303 	bic.w	r3, r3, #3
 80119aa:	3211      	adds	r2, #17
 80119ac:	42a2      	cmp	r2, r4
 80119ae:	bf88      	it	hi
 80119b0:	2300      	movhi	r3, #0
 80119b2:	4418      	add	r0, r3
 80119b4:	2300      	movs	r3, #0
 80119b6:	4288      	cmp	r0, r1
 80119b8:	d305      	bcc.n	80119c6 <__copybits+0x40>
 80119ba:	bd70      	pop	{r4, r5, r6, pc}
 80119bc:	f853 6b04 	ldr.w	r6, [r3], #4
 80119c0:	f845 6f04 	str.w	r6, [r5, #4]!
 80119c4:	e7eb      	b.n	801199e <__copybits+0x18>
 80119c6:	f840 3b04 	str.w	r3, [r0], #4
 80119ca:	e7f4      	b.n	80119b6 <__copybits+0x30>

080119cc <__any_on>:
 80119cc:	f100 0214 	add.w	r2, r0, #20
 80119d0:	6900      	ldr	r0, [r0, #16]
 80119d2:	114b      	asrs	r3, r1, #5
 80119d4:	4298      	cmp	r0, r3
 80119d6:	b510      	push	{r4, lr}
 80119d8:	db11      	blt.n	80119fe <__any_on+0x32>
 80119da:	dd0a      	ble.n	80119f2 <__any_on+0x26>
 80119dc:	f011 011f 	ands.w	r1, r1, #31
 80119e0:	d007      	beq.n	80119f2 <__any_on+0x26>
 80119e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80119e6:	fa24 f001 	lsr.w	r0, r4, r1
 80119ea:	fa00 f101 	lsl.w	r1, r0, r1
 80119ee:	428c      	cmp	r4, r1
 80119f0:	d10b      	bne.n	8011a0a <__any_on+0x3e>
 80119f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80119f6:	4293      	cmp	r3, r2
 80119f8:	d803      	bhi.n	8011a02 <__any_on+0x36>
 80119fa:	2000      	movs	r0, #0
 80119fc:	bd10      	pop	{r4, pc}
 80119fe:	4603      	mov	r3, r0
 8011a00:	e7f7      	b.n	80119f2 <__any_on+0x26>
 8011a02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011a06:	2900      	cmp	r1, #0
 8011a08:	d0f5      	beq.n	80119f6 <__any_on+0x2a>
 8011a0a:	2001      	movs	r0, #1
 8011a0c:	e7f6      	b.n	80119fc <__any_on+0x30>

08011a0e <__ascii_wctomb>:
 8011a0e:	4603      	mov	r3, r0
 8011a10:	4608      	mov	r0, r1
 8011a12:	b141      	cbz	r1, 8011a26 <__ascii_wctomb+0x18>
 8011a14:	2aff      	cmp	r2, #255	@ 0xff
 8011a16:	d904      	bls.n	8011a22 <__ascii_wctomb+0x14>
 8011a18:	228a      	movs	r2, #138	@ 0x8a
 8011a1a:	601a      	str	r2, [r3, #0]
 8011a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8011a20:	4770      	bx	lr
 8011a22:	700a      	strb	r2, [r1, #0]
 8011a24:	2001      	movs	r0, #1
 8011a26:	4770      	bx	lr

08011a28 <__assert_func>:
 8011a28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011a2a:	4614      	mov	r4, r2
 8011a2c:	461a      	mov	r2, r3
 8011a2e:	4b09      	ldr	r3, [pc, #36]	@ (8011a54 <__assert_func+0x2c>)
 8011a30:	681b      	ldr	r3, [r3, #0]
 8011a32:	4605      	mov	r5, r0
 8011a34:	68d8      	ldr	r0, [r3, #12]
 8011a36:	b954      	cbnz	r4, 8011a4e <__assert_func+0x26>
 8011a38:	4b07      	ldr	r3, [pc, #28]	@ (8011a58 <__assert_func+0x30>)
 8011a3a:	461c      	mov	r4, r3
 8011a3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011a40:	9100      	str	r1, [sp, #0]
 8011a42:	462b      	mov	r3, r5
 8011a44:	4905      	ldr	r1, [pc, #20]	@ (8011a5c <__assert_func+0x34>)
 8011a46:	f000 f821 	bl	8011a8c <fiprintf>
 8011a4a:	f000 f831 	bl	8011ab0 <abort>
 8011a4e:	4b04      	ldr	r3, [pc, #16]	@ (8011a60 <__assert_func+0x38>)
 8011a50:	e7f4      	b.n	8011a3c <__assert_func+0x14>
 8011a52:	bf00      	nop
 8011a54:	240012ac 	.word	0x240012ac
 8011a58:	0801e80b 	.word	0x0801e80b
 8011a5c:	0801e7dd 	.word	0x0801e7dd
 8011a60:	0801e7d0 	.word	0x0801e7d0

08011a64 <_calloc_r>:
 8011a64:	b570      	push	{r4, r5, r6, lr}
 8011a66:	fba1 5402 	umull	r5, r4, r1, r2
 8011a6a:	b93c      	cbnz	r4, 8011a7c <_calloc_r+0x18>
 8011a6c:	4629      	mov	r1, r5
 8011a6e:	f7fc fe31 	bl	800e6d4 <_malloc_r>
 8011a72:	4606      	mov	r6, r0
 8011a74:	b928      	cbnz	r0, 8011a82 <_calloc_r+0x1e>
 8011a76:	2600      	movs	r6, #0
 8011a78:	4630      	mov	r0, r6
 8011a7a:	bd70      	pop	{r4, r5, r6, pc}
 8011a7c:	220c      	movs	r2, #12
 8011a7e:	6002      	str	r2, [r0, #0]
 8011a80:	e7f9      	b.n	8011a76 <_calloc_r+0x12>
 8011a82:	462a      	mov	r2, r5
 8011a84:	4621      	mov	r1, r4
 8011a86:	f7fd fb2f 	bl	800f0e8 <memset>
 8011a8a:	e7f5      	b.n	8011a78 <_calloc_r+0x14>

08011a8c <fiprintf>:
 8011a8c:	b40e      	push	{r1, r2, r3}
 8011a8e:	b503      	push	{r0, r1, lr}
 8011a90:	4601      	mov	r1, r0
 8011a92:	ab03      	add	r3, sp, #12
 8011a94:	4805      	ldr	r0, [pc, #20]	@ (8011aac <fiprintf+0x20>)
 8011a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a9a:	6800      	ldr	r0, [r0, #0]
 8011a9c:	9301      	str	r3, [sp, #4]
 8011a9e:	f7fe fbc9 	bl	8010234 <_vfiprintf_r>
 8011aa2:	b002      	add	sp, #8
 8011aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8011aa8:	b003      	add	sp, #12
 8011aaa:	4770      	bx	lr
 8011aac:	240012ac 	.word	0x240012ac

08011ab0 <abort>:
 8011ab0:	b508      	push	{r3, lr}
 8011ab2:	2006      	movs	r0, #6
 8011ab4:	f000 f82c 	bl	8011b10 <raise>
 8011ab8:	2001      	movs	r0, #1
 8011aba:	f000 f9c1 	bl	8011e40 <_exit>

08011abe <_raise_r>:
 8011abe:	291f      	cmp	r1, #31
 8011ac0:	b538      	push	{r3, r4, r5, lr}
 8011ac2:	4605      	mov	r5, r0
 8011ac4:	460c      	mov	r4, r1
 8011ac6:	d904      	bls.n	8011ad2 <_raise_r+0x14>
 8011ac8:	2316      	movs	r3, #22
 8011aca:	6003      	str	r3, [r0, #0]
 8011acc:	f04f 30ff 	mov.w	r0, #4294967295
 8011ad0:	bd38      	pop	{r3, r4, r5, pc}
 8011ad2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011ad4:	b112      	cbz	r2, 8011adc <_raise_r+0x1e>
 8011ad6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011ada:	b94b      	cbnz	r3, 8011af0 <_raise_r+0x32>
 8011adc:	4628      	mov	r0, r5
 8011ade:	f000 f831 	bl	8011b44 <_getpid_r>
 8011ae2:	4622      	mov	r2, r4
 8011ae4:	4601      	mov	r1, r0
 8011ae6:	4628      	mov	r0, r5
 8011ae8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011aec:	f000 b818 	b.w	8011b20 <_kill_r>
 8011af0:	2b01      	cmp	r3, #1
 8011af2:	d00a      	beq.n	8011b0a <_raise_r+0x4c>
 8011af4:	1c59      	adds	r1, r3, #1
 8011af6:	d103      	bne.n	8011b00 <_raise_r+0x42>
 8011af8:	2316      	movs	r3, #22
 8011afa:	6003      	str	r3, [r0, #0]
 8011afc:	2001      	movs	r0, #1
 8011afe:	e7e7      	b.n	8011ad0 <_raise_r+0x12>
 8011b00:	2100      	movs	r1, #0
 8011b02:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011b06:	4620      	mov	r0, r4
 8011b08:	4798      	blx	r3
 8011b0a:	2000      	movs	r0, #0
 8011b0c:	e7e0      	b.n	8011ad0 <_raise_r+0x12>
	...

08011b10 <raise>:
 8011b10:	4b02      	ldr	r3, [pc, #8]	@ (8011b1c <raise+0xc>)
 8011b12:	4601      	mov	r1, r0
 8011b14:	6818      	ldr	r0, [r3, #0]
 8011b16:	f7ff bfd2 	b.w	8011abe <_raise_r>
 8011b1a:	bf00      	nop
 8011b1c:	240012ac 	.word	0x240012ac

08011b20 <_kill_r>:
 8011b20:	b538      	push	{r3, r4, r5, lr}
 8011b22:	4d07      	ldr	r5, [pc, #28]	@ (8011b40 <_kill_r+0x20>)
 8011b24:	2300      	movs	r3, #0
 8011b26:	4604      	mov	r4, r0
 8011b28:	4608      	mov	r0, r1
 8011b2a:	4611      	mov	r1, r2
 8011b2c:	602b      	str	r3, [r5, #0]
 8011b2e:	f000 f967 	bl	8011e00 <_kill>
 8011b32:	1c43      	adds	r3, r0, #1
 8011b34:	d102      	bne.n	8011b3c <_kill_r+0x1c>
 8011b36:	682b      	ldr	r3, [r5, #0]
 8011b38:	b103      	cbz	r3, 8011b3c <_kill_r+0x1c>
 8011b3a:	6023      	str	r3, [r4, #0]
 8011b3c:	bd38      	pop	{r3, r4, r5, pc}
 8011b3e:	bf00      	nop
 8011b40:	2405a4f4 	.word	0x2405a4f4

08011b44 <_getpid_r>:
 8011b44:	f000 b94c 	b.w	8011de0 <_getpid>

08011b48 <log10f>:
 8011b48:	b508      	push	{r3, lr}
 8011b4a:	ed2d 8b02 	vpush	{d8}
 8011b4e:	eeb0 8a40 	vmov.f32	s16, s0
 8011b52:	f000 f8dd 	bl	8011d10 <__ieee754_log10f>
 8011b56:	eeb4 8a48 	vcmp.f32	s16, s16
 8011b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b5e:	d60f      	bvs.n	8011b80 <log10f+0x38>
 8011b60:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b68:	d80a      	bhi.n	8011b80 <log10f+0x38>
 8011b6a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8011b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b72:	d108      	bne.n	8011b86 <log10f+0x3e>
 8011b74:	f7fd fb16 	bl	800f1a4 <__errno>
 8011b78:	2322      	movs	r3, #34	@ 0x22
 8011b7a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8011b9c <log10f+0x54>
 8011b7e:	6003      	str	r3, [r0, #0]
 8011b80:	ecbd 8b02 	vpop	{d8}
 8011b84:	bd08      	pop	{r3, pc}
 8011b86:	f7fd fb0d 	bl	800f1a4 <__errno>
 8011b8a:	ecbd 8b02 	vpop	{d8}
 8011b8e:	2321      	movs	r3, #33	@ 0x21
 8011b90:	6003      	str	r3, [r0, #0]
 8011b92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011b96:	4802      	ldr	r0, [pc, #8]	@ (8011ba0 <log10f+0x58>)
 8011b98:	f7fd bb40 	b.w	800f21c <nanf>
 8011b9c:	ff800000 	.word	0xff800000
 8011ba0:	0801e80b 	.word	0x0801e80b

08011ba4 <sqrtf>:
 8011ba4:	b508      	push	{r3, lr}
 8011ba6:	ed2d 8b02 	vpush	{d8}
 8011baa:	eeb0 8a40 	vmov.f32	s16, s0
 8011bae:	f000 f8ac 	bl	8011d0a <__ieee754_sqrtf>
 8011bb2:	eeb4 8a48 	vcmp.f32	s16, s16
 8011bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bba:	d60c      	bvs.n	8011bd6 <sqrtf+0x32>
 8011bbc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8011bdc <sqrtf+0x38>
 8011bc0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bc8:	d505      	bpl.n	8011bd6 <sqrtf+0x32>
 8011bca:	f7fd faeb 	bl	800f1a4 <__errno>
 8011bce:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011bd2:	2321      	movs	r3, #33	@ 0x21
 8011bd4:	6003      	str	r3, [r0, #0]
 8011bd6:	ecbd 8b02 	vpop	{d8}
 8011bda:	bd08      	pop	{r3, pc}
 8011bdc:	00000000 	.word	0x00000000

08011be0 <logf>:
 8011be0:	ee10 3a10 	vmov	r3, s0
 8011be4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8011be8:	b410      	push	{r4}
 8011bea:	d055      	beq.n	8011c98 <logf+0xb8>
 8011bec:	f5a3 0200 	sub.w	r2, r3, #8388608	@ 0x800000
 8011bf0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8011bf4:	d31a      	bcc.n	8011c2c <logf+0x4c>
 8011bf6:	005a      	lsls	r2, r3, #1
 8011bf8:	d104      	bne.n	8011c04 <logf+0x24>
 8011bfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011bfe:	2001      	movs	r0, #1
 8011c00:	f000 b862 	b.w	8011cc8 <__math_divzerof>
 8011c04:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011c08:	d043      	beq.n	8011c92 <logf+0xb2>
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	db02      	blt.n	8011c14 <logf+0x34>
 8011c0e:	f1b2 4f7f 	cmp.w	r2, #4278190080	@ 0xff000000
 8011c12:	d303      	bcc.n	8011c1c <logf+0x3c>
 8011c14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011c18:	f000 b868 	b.w	8011cec <__math_invalidf>
 8011c1c:	eddf 7a20 	vldr	s15, [pc, #128]	@ 8011ca0 <logf+0xc0>
 8011c20:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011c24:	ee10 3a10 	vmov	r3, s0
 8011c28:	f1a3 6338 	sub.w	r3, r3, #192937984	@ 0xb800000
 8011c2c:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
 8011c30:	491c      	ldr	r1, [pc, #112]	@ (8011ca4 <logf+0xc4>)
 8011c32:	eebf 0b00 	vmov.f64	d0, #240	@ 0xbf800000 -1.0
 8011c36:	f502 024d 	add.w	r2, r2, #13434880	@ 0xcd0000
 8011c3a:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 8011c3e:	0dd4      	lsrs	r4, r2, #23
 8011c40:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 8011c44:	05e4      	lsls	r4, r4, #23
 8011c46:	ed90 5b00 	vldr	d5, [r0]
 8011c4a:	1b1b      	subs	r3, r3, r4
 8011c4c:	ee07 3a90 	vmov	s15, r3
 8011c50:	ed90 6b02 	vldr	d6, [r0, #8]
 8011c54:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8011c58:	15d2      	asrs	r2, r2, #23
 8011c5a:	eea5 0b07 	vfma.f64	d0, d5, d7
 8011c5e:	ed91 5b40 	vldr	d5, [r1, #256]	@ 0x100
 8011c62:	ee20 4b00 	vmul.f64	d4, d0, d0
 8011c66:	ee07 2a90 	vmov	s15, r2
 8011c6a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8011c6e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011c72:	ed91 5b44 	vldr	d5, [r1, #272]	@ 0x110
 8011c76:	ed91 7b46 	vldr	d7, [r1, #280]	@ 0x118
 8011c7a:	eea5 7b00 	vfma.f64	d7, d5, d0
 8011c7e:	ed91 5b42 	vldr	d5, [r1, #264]	@ 0x108
 8011c82:	ee30 0b06 	vadd.f64	d0, d0, d6
 8011c86:	eea5 7b04 	vfma.f64	d7, d5, d4
 8011c8a:	eea4 0b07 	vfma.f64	d0, d4, d7
 8011c8e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8011c92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011c96:	4770      	bx	lr
 8011c98:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8011ca8 <logf+0xc8>
 8011c9c:	e7f9      	b.n	8011c92 <logf+0xb2>
 8011c9e:	bf00      	nop
 8011ca0:	4b000000 	.word	0x4b000000
 8011ca4:	0801e810 	.word	0x0801e810
 8011ca8:	00000000 	.word	0x00000000

08011cac <with_errnof>:
 8011cac:	b510      	push	{r4, lr}
 8011cae:	ed2d 8b02 	vpush	{d8}
 8011cb2:	eeb0 8a40 	vmov.f32	s16, s0
 8011cb6:	4604      	mov	r4, r0
 8011cb8:	f7fd fa74 	bl	800f1a4 <__errno>
 8011cbc:	eeb0 0a48 	vmov.f32	s0, s16
 8011cc0:	ecbd 8b02 	vpop	{d8}
 8011cc4:	6004      	str	r4, [r0, #0]
 8011cc6:	bd10      	pop	{r4, pc}

08011cc8 <__math_divzerof>:
 8011cc8:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8011ce8 <__math_divzerof+0x20>
 8011ccc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011cd0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8011cd4:	2800      	cmp	r0, #0
 8011cd6:	f04f 0022 	mov.w	r0, #34	@ 0x22
 8011cda:	fe47 7a87 	vseleq.f32	s15, s15, s14
 8011cde:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8011ce2:	f7ff bfe3 	b.w	8011cac <with_errnof>
 8011ce6:	bf00      	nop
 8011ce8:	00000000 	.word	0x00000000

08011cec <__math_invalidf>:
 8011cec:	eef0 7a40 	vmov.f32	s15, s0
 8011cf0:	ee30 7a40 	vsub.f32	s14, s0, s0
 8011cf4:	eef4 7a67 	vcmp.f32	s15, s15
 8011cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cfc:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8011d00:	d602      	bvs.n	8011d08 <__math_invalidf+0x1c>
 8011d02:	2021      	movs	r0, #33	@ 0x21
 8011d04:	f7ff bfd2 	b.w	8011cac <with_errnof>
 8011d08:	4770      	bx	lr

08011d0a <__ieee754_sqrtf>:
 8011d0a:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8011d0e:	4770      	bx	lr

08011d10 <__ieee754_log10f>:
 8011d10:	b508      	push	{r3, lr}
 8011d12:	ee10 3a10 	vmov	r3, s0
 8011d16:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8011d1a:	ed2d 8b02 	vpush	{d8}
 8011d1e:	d108      	bne.n	8011d32 <__ieee754_log10f+0x22>
 8011d20:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8011da8 <__ieee754_log10f+0x98>
 8011d24:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8011dac <__ieee754_log10f+0x9c>
 8011d28:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8011d2c:	ecbd 8b02 	vpop	{d8}
 8011d30:	bd08      	pop	{r3, pc}
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	461a      	mov	r2, r3
 8011d36:	da02      	bge.n	8011d3e <__ieee754_log10f+0x2e>
 8011d38:	ee30 7a40 	vsub.f32	s14, s0, s0
 8011d3c:	e7f2      	b.n	8011d24 <__ieee754_log10f+0x14>
 8011d3e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011d42:	db02      	blt.n	8011d4a <__ieee754_log10f+0x3a>
 8011d44:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011d48:	e7f0      	b.n	8011d2c <__ieee754_log10f+0x1c>
 8011d4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8011d4e:	bfbf      	itttt	lt
 8011d50:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 8011db0 <__ieee754_log10f+0xa0>
 8011d54:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8011d58:	f06f 0118 	mvnlt.w	r1, #24
 8011d5c:	ee17 2a90 	vmovlt	r2, s15
 8011d60:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8011d64:	bfa8      	it	ge
 8011d66:	2100      	movge	r1, #0
 8011d68:	3b7f      	subs	r3, #127	@ 0x7f
 8011d6a:	440b      	add	r3, r1
 8011d6c:	0fd9      	lsrs	r1, r3, #31
 8011d6e:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8011d72:	ee07 3a90 	vmov	s15, r3
 8011d76:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8011d7a:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 8011d7e:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8011d82:	ee00 3a10 	vmov	s0, r3
 8011d86:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8011d8a:	f7ff ff29 	bl	8011be0 <logf>
 8011d8e:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8011db4 <__ieee754_log10f+0xa4>
 8011d92:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011d96:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011db8 <__ieee754_log10f+0xa8>
 8011d9a:	eea8 0a27 	vfma.f32	s0, s16, s15
 8011d9e:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8011dbc <__ieee754_log10f+0xac>
 8011da2:	eea8 0a27 	vfma.f32	s0, s16, s15
 8011da6:	e7c1      	b.n	8011d2c <__ieee754_log10f+0x1c>
 8011da8:	cc000000 	.word	0xcc000000
 8011dac:	00000000 	.word	0x00000000
 8011db0:	4c000000 	.word	0x4c000000
 8011db4:	3ede5bd9 	.word	0x3ede5bd9
 8011db8:	355427db 	.word	0x355427db
 8011dbc:	3e9a2080 	.word	0x3e9a2080

08011dc0 <_close>:
 8011dc0:	4b02      	ldr	r3, [pc, #8]	@ (8011dcc <_close+0xc>)
 8011dc2:	2258      	movs	r2, #88	@ 0x58
 8011dc4:	601a      	str	r2, [r3, #0]
 8011dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8011dca:	4770      	bx	lr
 8011dcc:	2405a4f4 	.word	0x2405a4f4

08011dd0 <_fstat>:
 8011dd0:	4b02      	ldr	r3, [pc, #8]	@ (8011ddc <_fstat+0xc>)
 8011dd2:	2258      	movs	r2, #88	@ 0x58
 8011dd4:	601a      	str	r2, [r3, #0]
 8011dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8011dda:	4770      	bx	lr
 8011ddc:	2405a4f4 	.word	0x2405a4f4

08011de0 <_getpid>:
 8011de0:	4b02      	ldr	r3, [pc, #8]	@ (8011dec <_getpid+0xc>)
 8011de2:	2258      	movs	r2, #88	@ 0x58
 8011de4:	601a      	str	r2, [r3, #0]
 8011de6:	f04f 30ff 	mov.w	r0, #4294967295
 8011dea:	4770      	bx	lr
 8011dec:	2405a4f4 	.word	0x2405a4f4

08011df0 <_isatty>:
 8011df0:	4b02      	ldr	r3, [pc, #8]	@ (8011dfc <_isatty+0xc>)
 8011df2:	2258      	movs	r2, #88	@ 0x58
 8011df4:	601a      	str	r2, [r3, #0]
 8011df6:	2000      	movs	r0, #0
 8011df8:	4770      	bx	lr
 8011dfa:	bf00      	nop
 8011dfc:	2405a4f4 	.word	0x2405a4f4

08011e00 <_kill>:
 8011e00:	4b02      	ldr	r3, [pc, #8]	@ (8011e0c <_kill+0xc>)
 8011e02:	2258      	movs	r2, #88	@ 0x58
 8011e04:	601a      	str	r2, [r3, #0]
 8011e06:	f04f 30ff 	mov.w	r0, #4294967295
 8011e0a:	4770      	bx	lr
 8011e0c:	2405a4f4 	.word	0x2405a4f4

08011e10 <_lseek>:
 8011e10:	4b02      	ldr	r3, [pc, #8]	@ (8011e1c <_lseek+0xc>)
 8011e12:	2258      	movs	r2, #88	@ 0x58
 8011e14:	601a      	str	r2, [r3, #0]
 8011e16:	f04f 30ff 	mov.w	r0, #4294967295
 8011e1a:	4770      	bx	lr
 8011e1c:	2405a4f4 	.word	0x2405a4f4

08011e20 <_read>:
 8011e20:	4b02      	ldr	r3, [pc, #8]	@ (8011e2c <_read+0xc>)
 8011e22:	2258      	movs	r2, #88	@ 0x58
 8011e24:	601a      	str	r2, [r3, #0]
 8011e26:	f04f 30ff 	mov.w	r0, #4294967295
 8011e2a:	4770      	bx	lr
 8011e2c:	2405a4f4 	.word	0x2405a4f4

08011e30 <_write>:
 8011e30:	4b02      	ldr	r3, [pc, #8]	@ (8011e3c <_write+0xc>)
 8011e32:	2258      	movs	r2, #88	@ 0x58
 8011e34:	601a      	str	r2, [r3, #0]
 8011e36:	f04f 30ff 	mov.w	r0, #4294967295
 8011e3a:	4770      	bx	lr
 8011e3c:	2405a4f4 	.word	0x2405a4f4

08011e40 <_exit>:
 8011e40:	e7fe      	b.n	8011e40 <_exit>
	...

08011e44 <_init>:
 8011e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e46:	bf00      	nop
 8011e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e4a:	bc08      	pop	{r3}
 8011e4c:	469e      	mov	lr, r3
 8011e4e:	4770      	bx	lr

08011e50 <_fini>:
 8011e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e52:	bf00      	nop
 8011e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e56:	bc08      	pop	{r3}
 8011e58:	469e      	mov	lr, r3
 8011e5a:	4770      	bx	lr
