# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_simulate.do}
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 15:34:55 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:35:07 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 15:35:08 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:35:08 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 15:35:08 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 15:35:08 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 15:35:08 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:35:09 on Nov 08,2023, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 15:35:09 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
add schematic \
{sim:/tb/udt/lsu_inst0/thread[0]/r_rdreq_pend} 
add schematic \
sim:/tb/i_clk 
add schematic -full sim:/tb/udt/lsu_inst0
add schematic -full {sim:/tb/udt/lsu_inst0/thread[0]}
# Fullview loads whole design objects, couldn't load VlGenerateBlock object 'sim:/tb/udt/lsu_inst0/thread[0]'
add schematic -full sim:/tb/udt/lsu_inst0
add schematic -full sim:/tb/udt
add dataflow sim:/tb/udt/lsu_inst0/*
add watch {sim:/tb/udt/lsu_inst0/thread[0]/*}
add schematic {sim:/tb/udt/lsu_inst0/thread[0]/*}
add dataflow  \
{sim:/tb/udt/lsu_inst0/thread[0]/r_rdreq_pend} \
{sim:/tb/udt/lsu_inst0/thread[0]/r_wrreq_pend}
# No drivers or ports for r_rdreq_pend
# No drivers or ports for r_wrreq_pend
add watch  \
{sim:/tb/udt/lsu_inst0/thread[0]/r_rdreq_pend} \
{sim:/tb/udt/lsu_inst0/thread[0]/r_wrreq_pend}
find drivers -source -time {40772 ps} sim:/tb/udt/lsu_inst0/i_we
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:13:49 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:13:49 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:13:49 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:13:49 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:13:49 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:13:49 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:13:51 on Nov 08,2023, Elapsed time: 0:38:42
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:13:51 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:17:19 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:17:19 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:17:19 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:17:19 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:17:19 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:17:19 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:18:20 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:18:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:18:20 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:18:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:18:20 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:18:21 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:18:28 on Nov 08,2023, Elapsed time: 0:04:37
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:18:28 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:22:56 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:22:56 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:22:56 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:22:56 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:22:56 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:22:57 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:23:36 on Nov 08,2023, Elapsed time: 0:05:08
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:23:36 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:21 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:27:21 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:21 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:27:21 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:21 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:27:21 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:27 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:27:27 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:27 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:27:27 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:27:27 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:27:28 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:27:29 on Nov 08,2023, Elapsed time: 0:03:53
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:27:29 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:34:49 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:34:49 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:34:49 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:34:49 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:34:49 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:34:50 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:36:33 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:36:33 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:36:33 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:36:33 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:36:33 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:36:34 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:40:36 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:40:36 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:40:36 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:40:36 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:40:36 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:40:37 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:41:14 on Nov 08,2023, Elapsed time: 0:13:45
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:41:14 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:45:17 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:45:17 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:45:17 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:45:17 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:45:17 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:45:18 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:45:42 on Nov 08,2023, Elapsed time: 0:04:28
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:45:42 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:46:45 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:46:45 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:46:45 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:46:45 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:46:45 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:46:46 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:47:25 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:47:25 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:47:25 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:47:25 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:47:26 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:47:26 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:49:39 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:49:39 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:49:40 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:49:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:49:40 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:49:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# Warning in wave window restart: (vish-4014) No objects found matching '/tb/udt/lsu_inst0/thread[0]/wr_cmp'. 
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:50:33 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:50:33 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:50:33 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:50:33 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:50:34 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:50:34 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:50:42 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:50:42 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:50:42 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:50:42 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:50:42 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:50:43 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:50:44 on Nov 08,2023, Elapsed time: 0:05:02
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:50:44 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:53:40 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:53:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:53:40 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:53:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:53:40 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:53:41 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:53:42 on Nov 08,2023, Elapsed time: 0:02:58
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:53:42 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:55:00 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:55:00 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:55:00 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:55:00 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:55:00 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:55:00 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:55:02 on Nov 08,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:55:02 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:59:05 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:59:05 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:59:06 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:59:06 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:59:06 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 16:59:06 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:59:07 on Nov 08,2023, Elapsed time: 0:04:05
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 16:59:07 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:59:45 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 16:59:45 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:59:45 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:59:45 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:59:46 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 16:59:46 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:00:58 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:00:58 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:00:58 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:00:58 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:00:58 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:00:59 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:01:22 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:01:23 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:01:23 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:01:23 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:01:23 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:01:23 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:03:53 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:03:53 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:03:53 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:03:53 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:03:54 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# ** Warning: (vsim-6) -- Waiting for lock by "binhkieudo@binhkieudo, pid = 1390323". Lockfile is "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa/questa_lib/msim/xil_defaultlib/_lock".
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:03:54 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:06:40 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:06:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:06:40 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:06:40 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:06:40 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:06:41 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:12:53 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:12:53 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:12:53 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:12:53 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:12:54 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 17:12:54 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:12:55 on Nov 08,2023, Elapsed time: 0:13:48
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 17:12:55 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:15:12 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:15:13 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:15:13 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:15:13 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:15:13 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:15:13 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:15:15 on Nov 08,2023, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 17:15:15 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:15:57 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:15:57 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:15:58 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:15:58 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:15:58 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:15:58 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:16:32 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:16:32 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:16:32 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:16:33 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:16:33 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:16:33 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:17:37 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:17:37 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:17:37 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:17:37 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:17:37 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:17:37 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do update.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:18:15 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:18:15 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:18:15 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:18:15 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:18:15 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:18:16 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:21:11 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:21:11 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:21:11 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:21:11 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:21:11 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:21:12 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:21:13 on Nov 08,2023, Elapsed time: 0:05:58
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 17:21:13 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/lsu_inst0/thread[0]/req_radr[0]'.
# Error in macro ./mysim.do line 48
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/lsu_inst0/thread[0]/req_radr[0]'.
#     while executing
# "add wave -group thread_0 -group ctrl -color white -radix binary sim:/tb/udt/lsu_inst0/thread[0]/wr_cmp"
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:21:57 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:21:57 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:21:57 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:21:57 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:21:57 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 17:21:58 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:21:59 on Nov 08,2023, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 17:21:59 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:23:33 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:23:33 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:23:33 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:23:33 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:23:33 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:23:34 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:23:35 on Nov 08,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 17:23:35 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/lsu_inst0/req_radr[0]'.
# Error in macro ./mysim.do line 48
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/lsu_inst0/req_radr[0]'.
#     while executing
# "add wave -group thread_0 -group ctrl -color white -radix binary sim:/tb/udt/lsu_inst0/thread[0]/wr_cmp"
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:24:02 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Skipping module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:24:02 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:24:02 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:24:02 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:24:02 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 17:24:02 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:24:03 on Nov 08,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 17:24:03 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:29:22 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
# -- Skipping module rv32_dmem
# -- Compiling module rv32_lsu2
# -- Skipping module top
# 
# Top level modules:
# 	top
# End time: 17:29:22 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:29:22 on Nov 08,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:29:22 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:29:22 on Nov 08,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 
# 
# Top level modules:
# 	tb
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module top
# -- Loading module rv32_lsu2
# -- Loading module rv32_dmem
# Incremental compilation check found 3 design-units (out of 4) may be reused.
# Optimizing 1 design-unit (inlining 0/4 module instances):
# -- Optimizing module rv32_lsu2(fast)
# -- Processing module rv32_lsu2(fast) for debug
# Optimized design name is tb_opt
# End time: 17:29:23 on Nov 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:29:24 on Nov 08,2023, Elapsed time: 0:05:21
# Errors: 0, Warnings: 0
# vsim -debugDB -lib xil_defaultlib tb_opt 
# Start time: 17:29:24 on Nov 08,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.rv32_lsu2(fast)
# Loading work.rv32_dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../lsu.srcs/sim_1/new/tb.sv(235)
#    Time: 1055 ns  Iteration: 0  Instance: /tb
# Break at ../../../../lsu.srcs/sim_1/new/tb.sv line 235
# End time: 18:05:40 on Nov 08,2023, Elapsed time: 0:36:16
# Errors: 0, Warnings: 0
