 
# Yosys synthesis script for design67_15_45_top
# Read source files
read_verilog -sv /nfs_eda_sw/softwares/Raptor/instl_dir/08_28_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CGA/repo/2024-08-28-16-14-48_T11892R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl ../../../../.././rtl/large_mux.v
read_verilog  -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CGA/repo/2024-08-28-16-14-48_T11892R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl  /nfs_scratch/scratch/CGA/repo/2024-08-28-16-14-48_T11892R123/Validation/RTL_testcases/verilog_random_designs/design67_15_45_top/results_dir/.././rtl/design67_15_45_top.v 


# Technology mapping
hierarchy -top design67_15_45_top



plugin -i synth-rs

synth_rs -post_cleanup 1 -legalize_ram_clk_ports -new_iobuf_map 3 -iofab_map 1 -tech genesis3 -de -goal delay   -effort high -carry auto  -keep_tribuf -new_dsp19x2 -new_tdp36k -max_lut 17472 -max_reg 34944 -max_device_dsp 56 -max_device_bram 56 -max_device_carry_length 336 -max_dsp 56 -max_bram 56 -max_carry_length 336  -fsm_encoding onehot   -de_max_threads -1   

write_verilog -noexpr -nodec -norename -v design67_15_45_top_post_synth.v
write_blif -param design67_15_45_top_post_synth.eblif

plugin -i design-edit
design_edit -tech genesis3 -sdc pin_location_design67_15_45_top.sdc -json config.json -w wrapper_design67_15_45_top_post_synth.v wrapper_design67_15_45_top_post_synth.eblif -pr post_pnr_wrapper_design67_15_45_top_post_synth.v post_pnr_wrapper_design67_15_45_top_post_synth.eblif
write_verilog -noexpr -nodec -norename -v fabric_design67_15_45_top_post_synth.v
write_blif -param fabric_design67_15_45_top_post_synth.eblif

  