
CurrentSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f5c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08006070  08006070  00016070  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006464  08006464  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08006464  08006464  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006464  08006464  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006464  08006464  00016464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006468  08006468  00016468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800646c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  200001e0  0800664c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  0800664c  00020438  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY
 13 .debug_info   000081c6  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001896  00000000  00000000  00028412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007f0  00000000  00000000  00029ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000603  00000000  00000000  0002a498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018051  00000000  00000000  0002aa9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009d40  00000000  00000000  00042aec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088a1f  00000000  00000000  0004c82c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000030d8  00000000  00000000  000d524c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000d8324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006054 	.word	0x08006054

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08006054 	.word	0x08006054

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fea:	f000 fb61 	bl	80016b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fee:	f000 f899 	bl	8001124 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff2:	f000 f95b 	bl	80012ac <MX_GPIO_Init>
  MX_ADC1_Init();
 8000ff6:	f000 f8f1 	bl	80011dc <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000ffa:	f000 f92d 	bl	8001258 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  if(HAL_ADC_Start(&hadc1) != HAL_OK){
 8000ffe:	483e      	ldr	r0, [pc, #248]	; (80010f8 <main+0x114>)
 8001000:	f000 fcb4 	bl	800196c <HAL_ADC_Start>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d004      	beq.n	8001014 <main+0x30>
	  Error_Handler();
 800100a:	f000 f97d 	bl	8001308 <Error_Handler>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	 while(HAL_ADC_PollForConversion(&hadc1, 1000) != HAL_OK){
 800100e:	e001      	b.n	8001014 <main+0x30>
		 Error_Handler();
 8001010:	f000 f97a 	bl	8001308 <Error_Handler>
	 while(HAL_ADC_PollForConversion(&hadc1, 1000) != HAL_OK){
 8001014:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001018:	4837      	ldr	r0, [pc, #220]	; (80010f8 <main+0x114>)
 800101a:	f000 fd55 	bl	8001ac8 <HAL_ADC_PollForConversion>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1f5      	bne.n	8001010 <main+0x2c>
	 }



	 readValue = HAL_ADC_GetValue(&hadc1);
 8001024:	4834      	ldr	r0, [pc, #208]	; (80010f8 <main+0x114>)
 8001026:	f000 fe55 	bl	8001cd4 <HAL_ADC_GetValue>
 800102a:	4603      	mov	r3, r0
 800102c:	b29a      	uxth	r2, r3
 800102e:	4b33      	ldr	r3, [pc, #204]	; (80010fc <main+0x118>)
 8001030:	801a      	strh	r2, [r3, #0]
	 // if actual_voltage is not 2.5v -> multply by factor in my case it is 17.54

	 actual_voltage = (float)(readValue * input_voltage_range)/ADC_range;
 8001032:	4b32      	ldr	r3, [pc, #200]	; (80010fc <main+0x118>)
 8001034:	881b      	ldrh	r3, [r3, #0]
 8001036:	4618      	mov	r0, r3
 8001038:	f7ff fe30 	bl	8000c9c <__aeabi_i2f>
 800103c:	4602      	mov	r2, r0
 800103e:	4b30      	ldr	r3, [pc, #192]	; (8001100 <main+0x11c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4619      	mov	r1, r3
 8001044:	4610      	mov	r0, r2
 8001046:	f7ff fe7d 	bl	8000d44 <__aeabi_fmul>
 800104a:	4603      	mov	r3, r0
 800104c:	461c      	mov	r4, r3
 800104e:	4b2d      	ldr	r3, [pc, #180]	; (8001104 <main+0x120>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fe22 	bl	8000c9c <__aeabi_i2f>
 8001058:	4603      	mov	r3, r0
 800105a:	4619      	mov	r1, r3
 800105c:	4620      	mov	r0, r4
 800105e:	f7ff ff25 	bl	8000eac <__aeabi_fdiv>
 8001062:	4603      	mov	r3, r0
 8001064:	461a      	mov	r2, r3
 8001066:	4b28      	ldr	r3, [pc, #160]	; (8001108 <main+0x124>)
 8001068:	601a      	str	r2, [r3, #0]
	 current = (actual_voltage-2.5)/sesitivity;
 800106a:	4b27      	ldr	r3, [pc, #156]	; (8001108 <main+0x124>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff f9da 	bl	8000428 <__aeabi_f2d>
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	4b24      	ldr	r3, [pc, #144]	; (800110c <main+0x128>)
 800107a:	f7ff f875 	bl	8000168 <__aeabi_dsub>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4614      	mov	r4, r2
 8001084:	461d      	mov	r5, r3
 8001086:	4b22      	ldr	r3, [pc, #136]	; (8001110 <main+0x12c>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff f9cc 	bl	8000428 <__aeabi_f2d>
 8001090:	4602      	mov	r2, r0
 8001092:	460b      	mov	r3, r1
 8001094:	4620      	mov	r0, r4
 8001096:	4629      	mov	r1, r5
 8001098:	f7ff fb48 	bl	800072c <__aeabi_ddiv>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4610      	mov	r0, r2
 80010a2:	4619      	mov	r1, r3
 80010a4:	f7ff fcf0 	bl	8000a88 <__aeabi_d2f>
 80010a8:	4603      	mov	r3, r0
 80010aa:	4a1a      	ldr	r2, [pc, #104]	; (8001114 <main+0x130>)
 80010ac:	6013      	str	r3, [r2, #0]
	 sprintf(MSG, "readValue = %d || actual_voltage = %.2f || current_value = %.2f\n\r", readValue, actual_voltage, current);
 80010ae:	4b13      	ldr	r3, [pc, #76]	; (80010fc <main+0x118>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	461e      	mov	r6, r3
 80010b4:	4b14      	ldr	r3, [pc, #80]	; (8001108 <main+0x124>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff f9b5 	bl	8000428 <__aeabi_f2d>
 80010be:	4604      	mov	r4, r0
 80010c0:	460d      	mov	r5, r1
 80010c2:	4b14      	ldr	r3, [pc, #80]	; (8001114 <main+0x130>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff f9ae 	bl	8000428 <__aeabi_f2d>
 80010cc:	4602      	mov	r2, r0
 80010ce:	460b      	mov	r3, r1
 80010d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80010d4:	e9cd 4500 	strd	r4, r5, [sp]
 80010d8:	4632      	mov	r2, r6
 80010da:	490f      	ldr	r1, [pc, #60]	; (8001118 <main+0x134>)
 80010dc:	480f      	ldr	r0, [pc, #60]	; (800111c <main+0x138>)
 80010de:	f002 fe6d 	bl	8003dbc <siprintf>
	 HAL_UART_Transmit(&huart1, MSG, sizeof(MSG), 200);
 80010e2:	23c8      	movs	r3, #200	; 0xc8
 80010e4:	2264      	movs	r2, #100	; 0x64
 80010e6:	490d      	ldr	r1, [pc, #52]	; (800111c <main+0x138>)
 80010e8:	480d      	ldr	r0, [pc, #52]	; (8001120 <main+0x13c>)
 80010ea:	f001 ffc7 	bl	800307c <HAL_UART_Transmit>
	 HAL_Delay(1000);
 80010ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010f2:	f000 fb3f 	bl	8001774 <HAL_Delay>
  {
 80010f6:	e78a      	b.n	800100e <main+0x2a>
 80010f8:	200001fc 	.word	0x200001fc
 80010fc:	20000274 	.word	0x20000274
 8001100:	20000004 	.word	0x20000004
 8001104:	20000008 	.word	0x20000008
 8001108:	200002dc 	.word	0x200002dc
 800110c:	40040000 	.word	0x40040000
 8001110:	20000000 	.word	0x20000000
 8001114:	200002e0 	.word	0x200002e0
 8001118:	08006070 	.word	0x08006070
 800111c:	20000278 	.word	0x20000278
 8001120:	2000022c 	.word	0x2000022c

08001124 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b094      	sub	sp, #80	; 0x50
 8001128:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800112a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800112e:	2228      	movs	r2, #40	; 0x28
 8001130:	2100      	movs	r1, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f002 fea5 	bl	8003e82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001154:	2301      	movs	r3, #1
 8001156:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001158:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800115c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800115e:	2300      	movs	r3, #0
 8001160:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001162:	2301      	movs	r3, #1
 8001164:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001166:	2302      	movs	r3, #2
 8001168:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800116a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800116e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001170:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001174:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001176:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800117a:	4618      	mov	r0, r3
 800117c:	f001 f9b2 	bl	80024e4 <HAL_RCC_OscConfig>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001186:	f000 f8bf 	bl	8001308 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118a:	230f      	movs	r3, #15
 800118c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118e:	2302      	movs	r3, #2
 8001190:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001192:	2300      	movs	r3, #0
 8001194:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001196:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800119a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2102      	movs	r1, #2
 80011a6:	4618      	mov	r0, r3
 80011a8:	f001 fc1e 	bl	80029e8 <HAL_RCC_ClockConfig>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80011b2:	f000 f8a9 	bl	8001308 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80011b6:	2302      	movs	r3, #2
 80011b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80011ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011be:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	4618      	mov	r0, r3
 80011c4:	f001 fd9e 	bl	8002d04 <HAL_RCCEx_PeriphCLKConfig>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80011ce:	f000 f89b 	bl	8001308 <Error_Handler>
  }
}
 80011d2:	bf00      	nop
 80011d4:	3750      	adds	r7, #80	; 0x50
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011ec:	4b18      	ldr	r3, [pc, #96]	; (8001250 <MX_ADC1_Init+0x74>)
 80011ee:	4a19      	ldr	r2, [pc, #100]	; (8001254 <MX_ADC1_Init+0x78>)
 80011f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011f2:	4b17      	ldr	r3, [pc, #92]	; (8001250 <MX_ADC1_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011f8:	4b15      	ldr	r3, [pc, #84]	; (8001250 <MX_ADC1_Init+0x74>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011fe:	4b14      	ldr	r3, [pc, #80]	; (8001250 <MX_ADC1_Init+0x74>)
 8001200:	2200      	movs	r2, #0
 8001202:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001204:	4b12      	ldr	r3, [pc, #72]	; (8001250 <MX_ADC1_Init+0x74>)
 8001206:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800120a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800120c:	4b10      	ldr	r3, [pc, #64]	; (8001250 <MX_ADC1_Init+0x74>)
 800120e:	2200      	movs	r2, #0
 8001210:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001212:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <MX_ADC1_Init+0x74>)
 8001214:	2201      	movs	r2, #1
 8001216:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001218:	480d      	ldr	r0, [pc, #52]	; (8001250 <MX_ADC1_Init+0x74>)
 800121a:	f000 facf 	bl	80017bc <HAL_ADC_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001224:	f000 f870 	bl	8001308 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001228:	2309      	movs	r3, #9
 800122a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800122c:	2301      	movs	r3, #1
 800122e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001230:	2300      	movs	r3, #0
 8001232:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001234:	1d3b      	adds	r3, r7, #4
 8001236:	4619      	mov	r1, r3
 8001238:	4805      	ldr	r0, [pc, #20]	; (8001250 <MX_ADC1_Init+0x74>)
 800123a:	f000 fd57 	bl	8001cec <HAL_ADC_ConfigChannel>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001244:	f000 f860 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001248:	bf00      	nop
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	200001fc 	.word	0x200001fc
 8001254:	40012400 	.word	0x40012400

08001258 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800125c:	4b11      	ldr	r3, [pc, #68]	; (80012a4 <MX_USART1_UART_Init+0x4c>)
 800125e:	4a12      	ldr	r2, [pc, #72]	; (80012a8 <MX_USART1_UART_Init+0x50>)
 8001260:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001262:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <MX_USART1_UART_Init+0x4c>)
 8001264:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001268:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800126a:	4b0e      	ldr	r3, [pc, #56]	; (80012a4 <MX_USART1_UART_Init+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001270:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <MX_USART1_UART_Init+0x4c>)
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001276:	4b0b      	ldr	r3, [pc, #44]	; (80012a4 <MX_USART1_UART_Init+0x4c>)
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800127c:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <MX_USART1_UART_Init+0x4c>)
 800127e:	220c      	movs	r2, #12
 8001280:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001282:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <MX_USART1_UART_Init+0x4c>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <MX_USART1_UART_Init+0x4c>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800128e:	4805      	ldr	r0, [pc, #20]	; (80012a4 <MX_USART1_UART_Init+0x4c>)
 8001290:	f001 fea4 	bl	8002fdc <HAL_UART_Init>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800129a:	f000 f835 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	2000022c 	.word	0x2000022c
 80012a8:	40013800 	.word	0x40013800

080012ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012b2:	4b14      	ldr	r3, [pc, #80]	; (8001304 <MX_GPIO_Init+0x58>)
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	4a13      	ldr	r2, [pc, #76]	; (8001304 <MX_GPIO_Init+0x58>)
 80012b8:	f043 0320 	orr.w	r3, r3, #32
 80012bc:	6193      	str	r3, [r2, #24]
 80012be:	4b11      	ldr	r3, [pc, #68]	; (8001304 <MX_GPIO_Init+0x58>)
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	f003 0320 	and.w	r3, r3, #32
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <MX_GPIO_Init+0x58>)
 80012cc:	699b      	ldr	r3, [r3, #24]
 80012ce:	4a0d      	ldr	r2, [pc, #52]	; (8001304 <MX_GPIO_Init+0x58>)
 80012d0:	f043 0308 	orr.w	r3, r3, #8
 80012d4:	6193      	str	r3, [r2, #24]
 80012d6:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <MX_GPIO_Init+0x58>)
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	f003 0308 	and.w	r3, r3, #8
 80012de:	60bb      	str	r3, [r7, #8]
 80012e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e2:	4b08      	ldr	r3, [pc, #32]	; (8001304 <MX_GPIO_Init+0x58>)
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	4a07      	ldr	r2, [pc, #28]	; (8001304 <MX_GPIO_Init+0x58>)
 80012e8:	f043 0304 	orr.w	r3, r3, #4
 80012ec:	6193      	str	r3, [r2, #24]
 80012ee:	4b05      	ldr	r3, [pc, #20]	; (8001304 <MX_GPIO_Init+0x58>)
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	f003 0304 	and.w	r3, r3, #4
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012fa:	bf00      	nop
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr
 8001304:	40021000 	.word	0x40021000

08001308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800130c:	b672      	cpsid	i
}
 800130e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001310:	e7fe      	b.n	8001310 <Error_Handler+0x8>
	...

08001314 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800131a:	4b15      	ldr	r3, [pc, #84]	; (8001370 <HAL_MspInit+0x5c>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	4a14      	ldr	r2, [pc, #80]	; (8001370 <HAL_MspInit+0x5c>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	6193      	str	r3, [r2, #24]
 8001326:	4b12      	ldr	r3, [pc, #72]	; (8001370 <HAL_MspInit+0x5c>)
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	f003 0301 	and.w	r3, r3, #1
 800132e:	60bb      	str	r3, [r7, #8]
 8001330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001332:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <HAL_MspInit+0x5c>)
 8001334:	69db      	ldr	r3, [r3, #28]
 8001336:	4a0e      	ldr	r2, [pc, #56]	; (8001370 <HAL_MspInit+0x5c>)
 8001338:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800133c:	61d3      	str	r3, [r2, #28]
 800133e:	4b0c      	ldr	r3, [pc, #48]	; (8001370 <HAL_MspInit+0x5c>)
 8001340:	69db      	ldr	r3, [r3, #28]
 8001342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001346:	607b      	str	r3, [r7, #4]
 8001348:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800134a:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <HAL_MspInit+0x60>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	4a04      	ldr	r2, [pc, #16]	; (8001374 <HAL_MspInit+0x60>)
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr
 8001370:	40021000 	.word	0x40021000
 8001374:	40010000 	.word	0x40010000

08001378 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b088      	sub	sp, #32
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	609a      	str	r2, [r3, #8]
 800138c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a14      	ldr	r2, [pc, #80]	; (80013e4 <HAL_ADC_MspInit+0x6c>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d121      	bne.n	80013dc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001398:	4b13      	ldr	r3, [pc, #76]	; (80013e8 <HAL_ADC_MspInit+0x70>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	4a12      	ldr	r2, [pc, #72]	; (80013e8 <HAL_ADC_MspInit+0x70>)
 800139e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013a2:	6193      	str	r3, [r2, #24]
 80013a4:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <HAL_ADC_MspInit+0x70>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b0:	4b0d      	ldr	r3, [pc, #52]	; (80013e8 <HAL_ADC_MspInit+0x70>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	4a0c      	ldr	r2, [pc, #48]	; (80013e8 <HAL_ADC_MspInit+0x70>)
 80013b6:	f043 0308 	orr.w	r3, r3, #8
 80013ba:	6193      	str	r3, [r2, #24]
 80013bc:	4b0a      	ldr	r3, [pc, #40]	; (80013e8 <HAL_ADC_MspInit+0x70>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	f003 0308 	and.w	r3, r3, #8
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013c8:	2302      	movs	r3, #2
 80013ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013cc:	2303      	movs	r3, #3
 80013ce:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d0:	f107 0310 	add.w	r3, r7, #16
 80013d4:	4619      	mov	r1, r3
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <HAL_ADC_MspInit+0x74>)
 80013d8:	f000 ff00 	bl	80021dc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013dc:	bf00      	nop
 80013de:	3720      	adds	r7, #32
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40012400 	.word	0x40012400
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40010c00 	.word	0x40010c00

080013f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a1c      	ldr	r2, [pc, #112]	; (800147c <HAL_UART_MspInit+0x8c>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d131      	bne.n	8001474 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001410:	4b1b      	ldr	r3, [pc, #108]	; (8001480 <HAL_UART_MspInit+0x90>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	4a1a      	ldr	r2, [pc, #104]	; (8001480 <HAL_UART_MspInit+0x90>)
 8001416:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800141a:	6193      	str	r3, [r2, #24]
 800141c:	4b18      	ldr	r3, [pc, #96]	; (8001480 <HAL_UART_MspInit+0x90>)
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001424:	60fb      	str	r3, [r7, #12]
 8001426:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001428:	4b15      	ldr	r3, [pc, #84]	; (8001480 <HAL_UART_MspInit+0x90>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	4a14      	ldr	r2, [pc, #80]	; (8001480 <HAL_UART_MspInit+0x90>)
 800142e:	f043 0304 	orr.w	r3, r3, #4
 8001432:	6193      	str	r3, [r2, #24]
 8001434:	4b12      	ldr	r3, [pc, #72]	; (8001480 <HAL_UART_MspInit+0x90>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	f003 0304 	and.w	r3, r3, #4
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001440:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001444:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001446:	2302      	movs	r3, #2
 8001448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800144a:	2303      	movs	r3, #3
 800144c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4619      	mov	r1, r3
 8001454:	480b      	ldr	r0, [pc, #44]	; (8001484 <HAL_UART_MspInit+0x94>)
 8001456:	f000 fec1 	bl	80021dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800145a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800145e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001468:	f107 0310 	add.w	r3, r7, #16
 800146c:	4619      	mov	r1, r3
 800146e:	4805      	ldr	r0, [pc, #20]	; (8001484 <HAL_UART_MspInit+0x94>)
 8001470:	f000 feb4 	bl	80021dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001474:	bf00      	nop
 8001476:	3720      	adds	r7, #32
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40013800 	.word	0x40013800
 8001480:	40021000 	.word	0x40021000
 8001484:	40010800 	.word	0x40010800

08001488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800148c:	e7fe      	b.n	800148c <NMI_Handler+0x4>

0800148e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001492:	e7fe      	b.n	8001492 <HardFault_Handler+0x4>

08001494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001498:	e7fe      	b.n	8001498 <MemManage_Handler+0x4>

0800149a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800149e:	e7fe      	b.n	800149e <BusFault_Handler+0x4>

080014a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <UsageFault_Handler+0x4>

080014a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bc80      	pop	{r7}
 80014b0:	4770      	bx	lr

080014b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr

080014be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bc80      	pop	{r7}
 80014c8:	4770      	bx	lr

080014ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ce:	f000 f935 	bl	800173c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
  return 1;
 80014da:	2301      	movs	r3, #1
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr

080014e4 <_kill>:

int _kill(int pid, int sig)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014ee:	f002 fd1b 	bl	8003f28 <__errno>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2216      	movs	r2, #22
 80014f6:	601a      	str	r2, [r3, #0]
  return -1;
 80014f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <_exit>:

void _exit (int status)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800150c:	f04f 31ff 	mov.w	r1, #4294967295
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff ffe7 	bl	80014e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001516:	e7fe      	b.n	8001516 <_exit+0x12>

08001518 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	e00a      	b.n	8001540 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800152a:	f3af 8000 	nop.w
 800152e:	4601      	mov	r1, r0
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	1c5a      	adds	r2, r3, #1
 8001534:	60ba      	str	r2, [r7, #8]
 8001536:	b2ca      	uxtb	r2, r1
 8001538:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	3301      	adds	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	429a      	cmp	r2, r3
 8001546:	dbf0      	blt.n	800152a <_read+0x12>
  }

  return len;
 8001548:	687b      	ldr	r3, [r7, #4]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b086      	sub	sp, #24
 8001556:	af00      	add	r7, sp, #0
 8001558:	60f8      	str	r0, [r7, #12]
 800155a:	60b9      	str	r1, [r7, #8]
 800155c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155e:	2300      	movs	r3, #0
 8001560:	617b      	str	r3, [r7, #20]
 8001562:	e009      	b.n	8001578 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	1c5a      	adds	r2, r3, #1
 8001568:	60ba      	str	r2, [r7, #8]
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	4618      	mov	r0, r3
 800156e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	3301      	adds	r3, #1
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	429a      	cmp	r2, r3
 800157e:	dbf1      	blt.n	8001564 <_write+0x12>
  }
  return len;
 8001580:	687b      	ldr	r3, [r7, #4]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <_close>:

int _close(int file)
{
 800158a:	b480      	push	{r7}
 800158c:	b083      	sub	sp, #12
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001592:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001596:	4618      	mov	r0, r3
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015b0:	605a      	str	r2, [r3, #4]
  return 0;
 80015b2:	2300      	movs	r3, #0
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc80      	pop	{r7}
 80015bc:	4770      	bx	lr

080015be <_isatty>:

int _isatty(int file)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015c6:	2301      	movs	r3, #1
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr

080015d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b085      	sub	sp, #20
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	60f8      	str	r0, [r7, #12]
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
	...

080015ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015f4:	4a14      	ldr	r2, [pc, #80]	; (8001648 <_sbrk+0x5c>)
 80015f6:	4b15      	ldr	r3, [pc, #84]	; (800164c <_sbrk+0x60>)
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001600:	4b13      	ldr	r3, [pc, #76]	; (8001650 <_sbrk+0x64>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d102      	bne.n	800160e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001608:	4b11      	ldr	r3, [pc, #68]	; (8001650 <_sbrk+0x64>)
 800160a:	4a12      	ldr	r2, [pc, #72]	; (8001654 <_sbrk+0x68>)
 800160c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800160e:	4b10      	ldr	r3, [pc, #64]	; (8001650 <_sbrk+0x64>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4413      	add	r3, r2
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	429a      	cmp	r2, r3
 800161a:	d207      	bcs.n	800162c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800161c:	f002 fc84 	bl	8003f28 <__errno>
 8001620:	4603      	mov	r3, r0
 8001622:	220c      	movs	r2, #12
 8001624:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001626:	f04f 33ff 	mov.w	r3, #4294967295
 800162a:	e009      	b.n	8001640 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800162c:	4b08      	ldr	r3, [pc, #32]	; (8001650 <_sbrk+0x64>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001632:	4b07      	ldr	r3, [pc, #28]	; (8001650 <_sbrk+0x64>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4413      	add	r3, r2
 800163a:	4a05      	ldr	r2, [pc, #20]	; (8001650 <_sbrk+0x64>)
 800163c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800163e:	68fb      	ldr	r3, [r7, #12]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3718      	adds	r7, #24
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20005000 	.word	0x20005000
 800164c:	00000400 	.word	0x00000400
 8001650:	200002e4 	.word	0x200002e4
 8001654:	20000438 	.word	0x20000438

08001658 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001664:	f7ff fff8 	bl	8001658 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001668:	480b      	ldr	r0, [pc, #44]	; (8001698 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800166a:	490c      	ldr	r1, [pc, #48]	; (800169c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800166c:	4a0c      	ldr	r2, [pc, #48]	; (80016a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800166e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001670:	e002      	b.n	8001678 <LoopCopyDataInit>

08001672 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001672:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001674:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001676:	3304      	adds	r3, #4

08001678 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001678:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800167a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800167c:	d3f9      	bcc.n	8001672 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800167e:	4a09      	ldr	r2, [pc, #36]	; (80016a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001680:	4c09      	ldr	r4, [pc, #36]	; (80016a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001682:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001684:	e001      	b.n	800168a <LoopFillZerobss>

08001686 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001686:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001688:	3204      	adds	r2, #4

0800168a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800168a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800168c:	d3fb      	bcc.n	8001686 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800168e:	f002 fc51 	bl	8003f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001692:	f7ff fca7 	bl	8000fe4 <main>
  bx lr
 8001696:	4770      	bx	lr
  ldr r0, =_sdata
 8001698:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800169c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80016a0:	0800646c 	.word	0x0800646c
  ldr r2, =_sbss
 80016a4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80016a8:	20000438 	.word	0x20000438

080016ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016ac:	e7fe      	b.n	80016ac <ADC1_2_IRQHandler>
	...

080016b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016b4:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <HAL_Init+0x28>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a07      	ldr	r2, [pc, #28]	; (80016d8 <HAL_Init+0x28>)
 80016ba:	f043 0310 	orr.w	r3, r3, #16
 80016be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c0:	2003      	movs	r0, #3
 80016c2:	f000 fd57 	bl	8002174 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016c6:	200f      	movs	r0, #15
 80016c8:	f000 f808 	bl	80016dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016cc:	f7ff fe22 	bl	8001314 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40022000 	.word	0x40022000

080016dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <HAL_InitTick+0x54>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b12      	ldr	r3, [pc, #72]	; (8001734 <HAL_InitTick+0x58>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4619      	mov	r1, r3
 80016ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fa:	4618      	mov	r0, r3
 80016fc:	f000 fd61 	bl	80021c2 <HAL_SYSTICK_Config>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e00e      	b.n	8001728 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b0f      	cmp	r3, #15
 800170e:	d80a      	bhi.n	8001726 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001710:	2200      	movs	r2, #0
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	f04f 30ff 	mov.w	r0, #4294967295
 8001718:	f000 fd37 	bl	800218a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800171c:	4a06      	ldr	r2, [pc, #24]	; (8001738 <HAL_InitTick+0x5c>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001722:	2300      	movs	r3, #0
 8001724:	e000      	b.n	8001728 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
}
 8001728:	4618      	mov	r0, r3
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	2000000c 	.word	0x2000000c
 8001734:	20000014 	.word	0x20000014
 8001738:	20000010 	.word	0x20000010

0800173c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <HAL_IncTick+0x1c>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	461a      	mov	r2, r3
 8001746:	4b05      	ldr	r3, [pc, #20]	; (800175c <HAL_IncTick+0x20>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4413      	add	r3, r2
 800174c:	4a03      	ldr	r2, [pc, #12]	; (800175c <HAL_IncTick+0x20>)
 800174e:	6013      	str	r3, [r2, #0]
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	bc80      	pop	{r7}
 8001756:	4770      	bx	lr
 8001758:	20000014 	.word	0x20000014
 800175c:	200002e8 	.word	0x200002e8

08001760 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return uwTick;
 8001764:	4b02      	ldr	r3, [pc, #8]	; (8001770 <HAL_GetTick+0x10>)
 8001766:	681b      	ldr	r3, [r3, #0]
}
 8001768:	4618      	mov	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	200002e8 	.word	0x200002e8

08001774 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800177c:	f7ff fff0 	bl	8001760 <HAL_GetTick>
 8001780:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800178c:	d005      	beq.n	800179a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <HAL_Delay+0x44>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	461a      	mov	r2, r3
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	4413      	add	r3, r2
 8001798:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800179a:	bf00      	nop
 800179c:	f7ff ffe0 	bl	8001760 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d8f7      	bhi.n	800179c <HAL_Delay+0x28>
  {
  }
}
 80017ac:	bf00      	nop
 80017ae:	bf00      	nop
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000014 	.word	0x20000014

080017bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017c4:	2300      	movs	r3, #0
 80017c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80017c8:	2300      	movs	r3, #0
 80017ca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80017cc:	2300      	movs	r3, #0
 80017ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80017d0:	2300      	movs	r3, #0
 80017d2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e0be      	b.n	800195c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d109      	bne.n	8001800 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2200      	movs	r2, #0
 80017f0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7ff fdbc 	bl	8001378 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f000 fbc5 	bl	8001f90 <ADC_ConversionStop_Disable>
 8001806:	4603      	mov	r3, r0
 8001808:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180e:	f003 0310 	and.w	r3, r3, #16
 8001812:	2b00      	cmp	r3, #0
 8001814:	f040 8099 	bne.w	800194a <HAL_ADC_Init+0x18e>
 8001818:	7dfb      	ldrb	r3, [r7, #23]
 800181a:	2b00      	cmp	r3, #0
 800181c:	f040 8095 	bne.w	800194a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001824:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001828:	f023 0302 	bic.w	r3, r3, #2
 800182c:	f043 0202 	orr.w	r2, r3, #2
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800183c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	7b1b      	ldrb	r3, [r3, #12]
 8001842:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001844:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001846:	68ba      	ldr	r2, [r7, #8]
 8001848:	4313      	orrs	r3, r2
 800184a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001854:	d003      	beq.n	800185e <HAL_ADC_Init+0xa2>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d102      	bne.n	8001864 <HAL_ADC_Init+0xa8>
 800185e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001862:	e000      	b.n	8001866 <HAL_ADC_Init+0xaa>
 8001864:	2300      	movs	r3, #0
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	4313      	orrs	r3, r2
 800186a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	7d1b      	ldrb	r3, [r3, #20]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d119      	bne.n	80018a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	7b1b      	ldrb	r3, [r3, #12]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d109      	bne.n	8001890 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	3b01      	subs	r3, #1
 8001882:	035a      	lsls	r2, r3, #13
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	4313      	orrs	r3, r2
 8001888:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	e00b      	b.n	80018a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001894:	f043 0220 	orr.w	r2, r3, #32
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a0:	f043 0201 	orr.w	r2, r3, #1
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	430a      	orrs	r2, r1
 80018ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	689a      	ldr	r2, [r3, #8]
 80018c2:	4b28      	ldr	r3, [pc, #160]	; (8001964 <HAL_ADC_Init+0x1a8>)
 80018c4:	4013      	ands	r3, r2
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	6812      	ldr	r2, [r2, #0]
 80018ca:	68b9      	ldr	r1, [r7, #8]
 80018cc:	430b      	orrs	r3, r1
 80018ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018d8:	d003      	beq.n	80018e2 <HAL_ADC_Init+0x126>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d104      	bne.n	80018ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	051b      	lsls	r3, r3, #20
 80018ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	430a      	orrs	r2, r1
 80018fe:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	689a      	ldr	r2, [r3, #8]
 8001906:	4b18      	ldr	r3, [pc, #96]	; (8001968 <HAL_ADC_Init+0x1ac>)
 8001908:	4013      	ands	r3, r2
 800190a:	68ba      	ldr	r2, [r7, #8]
 800190c:	429a      	cmp	r2, r3
 800190e:	d10b      	bne.n	8001928 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800191a:	f023 0303 	bic.w	r3, r3, #3
 800191e:	f043 0201 	orr.w	r2, r3, #1
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001926:	e018      	b.n	800195a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192c:	f023 0312 	bic.w	r3, r3, #18
 8001930:	f043 0210 	orr.w	r2, r3, #16
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800193c:	f043 0201 	orr.w	r2, r3, #1
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001944:	2301      	movs	r3, #1
 8001946:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001948:	e007      	b.n	800195a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800194e:	f043 0210 	orr.w	r2, r3, #16
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800195a:	7dfb      	ldrb	r3, [r7, #23]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	ffe1f7fd 	.word	0xffe1f7fd
 8001968:	ff1f0efe 	.word	0xff1f0efe

0800196c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001974:	2300      	movs	r3, #0
 8001976:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800197e:	2b01      	cmp	r3, #1
 8001980:	d101      	bne.n	8001986 <HAL_ADC_Start+0x1a>
 8001982:	2302      	movs	r3, #2
 8001984:	e098      	b.n	8001ab8 <HAL_ADC_Start+0x14c>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f000 faa4 	bl	8001edc <ADC_Enable>
 8001994:	4603      	mov	r3, r0
 8001996:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	2b00      	cmp	r3, #0
 800199c:	f040 8087 	bne.w	8001aae <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019a8:	f023 0301 	bic.w	r3, r3, #1
 80019ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a41      	ldr	r2, [pc, #260]	; (8001ac0 <HAL_ADC_Start+0x154>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d105      	bne.n	80019ca <HAL_ADC_Start+0x5e>
 80019be:	4b41      	ldr	r3, [pc, #260]	; (8001ac4 <HAL_ADC_Start+0x158>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d115      	bne.n	80019f6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d026      	beq.n	8001a32 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019ec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019f4:	e01d      	b.n	8001a32 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a2f      	ldr	r2, [pc, #188]	; (8001ac4 <HAL_ADC_Start+0x158>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d004      	beq.n	8001a16 <HAL_ADC_Start+0xaa>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a2b      	ldr	r2, [pc, #172]	; (8001ac0 <HAL_ADC_Start+0x154>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d10d      	bne.n	8001a32 <HAL_ADC_Start+0xc6>
 8001a16:	4b2b      	ldr	r3, [pc, #172]	; (8001ac4 <HAL_ADC_Start+0x158>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d007      	beq.n	8001a32 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a26:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a2a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d006      	beq.n	8001a4c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a42:	f023 0206 	bic.w	r2, r3, #6
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a4a:	e002      	b.n	8001a52 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f06f 0202 	mvn.w	r2, #2
 8001a62:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001a6e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001a72:	d113      	bne.n	8001a9c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a78:	4a11      	ldr	r2, [pc, #68]	; (8001ac0 <HAL_ADC_Start+0x154>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d105      	bne.n	8001a8a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001a7e:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <HAL_ADC_Start+0x158>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d108      	bne.n	8001a9c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001a98:	609a      	str	r2, [r3, #8]
 8001a9a:	e00c      	b.n	8001ab6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	689a      	ldr	r2, [r3, #8]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	e003      	b.n	8001ab6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3710      	adds	r7, #16
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40012800 	.word	0x40012800
 8001ac4:	40012400 	.word	0x40012400

08001ac8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ac8:	b590      	push	{r4, r7, lr}
 8001aca:	b087      	sub	sp, #28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001ade:	f7ff fe3f 	bl	8001760 <HAL_GetTick>
 8001ae2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d00b      	beq.n	8001b0a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af6:	f043 0220 	orr.w	r2, r3, #32
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e0d3      	b.n	8001cb2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d131      	bne.n	8001b7c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d12a      	bne.n	8001b7c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b26:	e021      	b.n	8001b6c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b2e:	d01d      	beq.n	8001b6c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d007      	beq.n	8001b46 <HAL_ADC_PollForConversion+0x7e>
 8001b36:	f7ff fe13 	bl	8001760 <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d212      	bcs.n	8001b6c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d10b      	bne.n	8001b6c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b58:	f043 0204 	orr.w	r2, r3, #4
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e0a2      	b.n	8001cb2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d0d6      	beq.n	8001b28 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b7a:	e070      	b.n	8001c5e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001b7c:	4b4f      	ldr	r3, [pc, #316]	; (8001cbc <HAL_ADC_PollForConversion+0x1f4>)
 8001b7e:	681c      	ldr	r4, [r3, #0]
 8001b80:	2002      	movs	r0, #2
 8001b82:	f001 f975 	bl	8002e70 <HAL_RCCEx_GetPeriphCLKFreq>
 8001b86:	4603      	mov	r3, r0
 8001b88:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6919      	ldr	r1, [r3, #16]
 8001b92:	4b4b      	ldr	r3, [pc, #300]	; (8001cc0 <HAL_ADC_PollForConversion+0x1f8>)
 8001b94:	400b      	ands	r3, r1
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d118      	bne.n	8001bcc <HAL_ADC_PollForConversion+0x104>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	68d9      	ldr	r1, [r3, #12]
 8001ba0:	4b48      	ldr	r3, [pc, #288]	; (8001cc4 <HAL_ADC_PollForConversion+0x1fc>)
 8001ba2:	400b      	ands	r3, r1
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d111      	bne.n	8001bcc <HAL_ADC_PollForConversion+0x104>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6919      	ldr	r1, [r3, #16]
 8001bae:	4b46      	ldr	r3, [pc, #280]	; (8001cc8 <HAL_ADC_PollForConversion+0x200>)
 8001bb0:	400b      	ands	r3, r1
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d108      	bne.n	8001bc8 <HAL_ADC_PollForConversion+0x100>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68d9      	ldr	r1, [r3, #12]
 8001bbc:	4b43      	ldr	r3, [pc, #268]	; (8001ccc <HAL_ADC_PollForConversion+0x204>)
 8001bbe:	400b      	ands	r3, r1
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d101      	bne.n	8001bc8 <HAL_ADC_PollForConversion+0x100>
 8001bc4:	2314      	movs	r3, #20
 8001bc6:	e020      	b.n	8001c0a <HAL_ADC_PollForConversion+0x142>
 8001bc8:	2329      	movs	r3, #41	; 0x29
 8001bca:	e01e      	b.n	8001c0a <HAL_ADC_PollForConversion+0x142>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6919      	ldr	r1, [r3, #16]
 8001bd2:	4b3d      	ldr	r3, [pc, #244]	; (8001cc8 <HAL_ADC_PollForConversion+0x200>)
 8001bd4:	400b      	ands	r3, r1
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d106      	bne.n	8001be8 <HAL_ADC_PollForConversion+0x120>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68d9      	ldr	r1, [r3, #12]
 8001be0:	4b3a      	ldr	r3, [pc, #232]	; (8001ccc <HAL_ADC_PollForConversion+0x204>)
 8001be2:	400b      	ands	r3, r1
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00d      	beq.n	8001c04 <HAL_ADC_PollForConversion+0x13c>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	6919      	ldr	r1, [r3, #16]
 8001bee:	4b38      	ldr	r3, [pc, #224]	; (8001cd0 <HAL_ADC_PollForConversion+0x208>)
 8001bf0:	400b      	ands	r3, r1
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d108      	bne.n	8001c08 <HAL_ADC_PollForConversion+0x140>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	68d9      	ldr	r1, [r3, #12]
 8001bfc:	4b34      	ldr	r3, [pc, #208]	; (8001cd0 <HAL_ADC_PollForConversion+0x208>)
 8001bfe:	400b      	ands	r3, r1
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d101      	bne.n	8001c08 <HAL_ADC_PollForConversion+0x140>
 8001c04:	2354      	movs	r3, #84	; 0x54
 8001c06:	e000      	b.n	8001c0a <HAL_ADC_PollForConversion+0x142>
 8001c08:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001c0a:	fb02 f303 	mul.w	r3, r2, r3
 8001c0e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c10:	e021      	b.n	8001c56 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c18:	d01a      	beq.n	8001c50 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d007      	beq.n	8001c30 <HAL_ADC_PollForConversion+0x168>
 8001c20:	f7ff fd9e 	bl	8001760 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	683a      	ldr	r2, [r7, #0]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d20f      	bcs.n	8001c50 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d90b      	bls.n	8001c50 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c3c:	f043 0204 	orr.w	r2, r3, #4
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e030      	b.n	8001cb2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	3301      	adds	r3, #1
 8001c54:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d8d9      	bhi.n	8001c12 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f06f 0212 	mvn.w	r2, #18
 8001c66:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c6c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001c7e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001c82:	d115      	bne.n	8001cb0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d111      	bne.n	8001cb0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d105      	bne.n	8001cb0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ca8:	f043 0201 	orr.w	r2, r3, #1
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	371c      	adds	r7, #28
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd90      	pop	{r4, r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	2000000c 	.word	0x2000000c
 8001cc0:	24924924 	.word	0x24924924
 8001cc4:	00924924 	.word	0x00924924
 8001cc8:	12492492 	.word	0x12492492
 8001ccc:	00492492 	.word	0x00492492
 8001cd0:	00249249 	.word	0x00249249

08001cd4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr

08001cec <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001cec:	b480      	push	{r7}
 8001cee:	b085      	sub	sp, #20
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d101      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x20>
 8001d08:	2302      	movs	r3, #2
 8001d0a:	e0dc      	b.n	8001ec6 <HAL_ADC_ConfigChannel+0x1da>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	2b06      	cmp	r3, #6
 8001d1a:	d81c      	bhi.n	8001d56 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685a      	ldr	r2, [r3, #4]
 8001d26:	4613      	mov	r3, r2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	4413      	add	r3, r2
 8001d2c:	3b05      	subs	r3, #5
 8001d2e:	221f      	movs	r2, #31
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	43db      	mvns	r3, r3
 8001d36:	4019      	ands	r1, r3
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	6818      	ldr	r0, [r3, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	4613      	mov	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	4413      	add	r3, r2
 8001d46:	3b05      	subs	r3, #5
 8001d48:	fa00 f203 	lsl.w	r2, r0, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	430a      	orrs	r2, r1
 8001d52:	635a      	str	r2, [r3, #52]	; 0x34
 8001d54:	e03c      	b.n	8001dd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2b0c      	cmp	r3, #12
 8001d5c:	d81c      	bhi.n	8001d98 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	4413      	add	r3, r2
 8001d6e:	3b23      	subs	r3, #35	; 0x23
 8001d70:	221f      	movs	r2, #31
 8001d72:	fa02 f303 	lsl.w	r3, r2, r3
 8001d76:	43db      	mvns	r3, r3
 8001d78:	4019      	ands	r1, r3
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	6818      	ldr	r0, [r3, #0]
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	685a      	ldr	r2, [r3, #4]
 8001d82:	4613      	mov	r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	4413      	add	r3, r2
 8001d88:	3b23      	subs	r3, #35	; 0x23
 8001d8a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	430a      	orrs	r2, r1
 8001d94:	631a      	str	r2, [r3, #48]	; 0x30
 8001d96:	e01b      	b.n	8001dd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685a      	ldr	r2, [r3, #4]
 8001da2:	4613      	mov	r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4413      	add	r3, r2
 8001da8:	3b41      	subs	r3, #65	; 0x41
 8001daa:	221f      	movs	r2, #31
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	43db      	mvns	r3, r3
 8001db2:	4019      	ands	r1, r3
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	6818      	ldr	r0, [r3, #0]
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685a      	ldr	r2, [r3, #4]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	4413      	add	r3, r2
 8001dc2:	3b41      	subs	r3, #65	; 0x41
 8001dc4:	fa00 f203 	lsl.w	r2, r0, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2b09      	cmp	r3, #9
 8001dd6:	d91c      	bls.n	8001e12 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	68d9      	ldr	r1, [r3, #12]
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	4613      	mov	r3, r2
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	4413      	add	r3, r2
 8001de8:	3b1e      	subs	r3, #30
 8001dea:	2207      	movs	r2, #7
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	43db      	mvns	r3, r3
 8001df2:	4019      	ands	r1, r3
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	6898      	ldr	r0, [r3, #8]
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	3b1e      	subs	r3, #30
 8001e04:	fa00 f203 	lsl.w	r2, r0, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	e019      	b.n	8001e46 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	6919      	ldr	r1, [r3, #16]
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	4413      	add	r3, r2
 8001e22:	2207      	movs	r2, #7
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	43db      	mvns	r3, r3
 8001e2a:	4019      	ands	r1, r3
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	6898      	ldr	r0, [r3, #8]
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4613      	mov	r3, r2
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	4413      	add	r3, r2
 8001e3a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	430a      	orrs	r2, r1
 8001e44:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2b10      	cmp	r3, #16
 8001e4c:	d003      	beq.n	8001e56 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e52:	2b11      	cmp	r3, #17
 8001e54:	d132      	bne.n	8001ebc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a1d      	ldr	r2, [pc, #116]	; (8001ed0 <HAL_ADC_ConfigChannel+0x1e4>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d125      	bne.n	8001eac <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d126      	bne.n	8001ebc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	689a      	ldr	r2, [r3, #8]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001e7c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2b10      	cmp	r3, #16
 8001e84:	d11a      	bne.n	8001ebc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e86:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a13      	ldr	r2, [pc, #76]	; (8001ed8 <HAL_ADC_ConfigChannel+0x1ec>)
 8001e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e90:	0c9a      	lsrs	r2, r3, #18
 8001e92:	4613      	mov	r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4413      	add	r3, r2
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001e9c:	e002      	b.n	8001ea4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	3b01      	subs	r3, #1
 8001ea2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f9      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x1b2>
 8001eaa:	e007      	b.n	8001ebc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb0:	f043 0220 	orr.w	r2, r3, #32
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr
 8001ed0:	40012400 	.word	0x40012400
 8001ed4:	2000000c 	.word	0x2000000c
 8001ed8:	431bde83 	.word	0x431bde83

08001edc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d040      	beq.n	8001f7c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f042 0201 	orr.w	r2, r2, #1
 8001f08:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f0a:	4b1f      	ldr	r3, [pc, #124]	; (8001f88 <ADC_Enable+0xac>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a1f      	ldr	r2, [pc, #124]	; (8001f8c <ADC_Enable+0xb0>)
 8001f10:	fba2 2303 	umull	r2, r3, r2, r3
 8001f14:	0c9b      	lsrs	r3, r3, #18
 8001f16:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f18:	e002      	b.n	8001f20 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1f9      	bne.n	8001f1a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f26:	f7ff fc1b 	bl	8001760 <HAL_GetTick>
 8001f2a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f2c:	e01f      	b.n	8001f6e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f2e:	f7ff fc17 	bl	8001760 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d918      	bls.n	8001f6e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d011      	beq.n	8001f6e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f4e:	f043 0210 	orr.w	r2, r3, #16
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5a:	f043 0201 	orr.w	r2, r3, #1
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e007      	b.n	8001f7e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 0301 	and.w	r3, r3, #1
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d1d8      	bne.n	8001f2e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	2000000c 	.word	0x2000000c
 8001f8c:	431bde83 	.word	0x431bde83

08001f90 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d12e      	bne.n	8002008 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f022 0201 	bic.w	r2, r2, #1
 8001fb8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fba:	f7ff fbd1 	bl	8001760 <HAL_GetTick>
 8001fbe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001fc0:	e01b      	b.n	8001ffa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001fc2:	f7ff fbcd 	bl	8001760 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d914      	bls.n	8001ffa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d10d      	bne.n	8001ffa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe2:	f043 0210 	orr.w	r2, r3, #16
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fee:	f043 0201 	orr.w	r2, r3, #1
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e007      	b.n	800200a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 0301 	and.w	r3, r3, #1
 8002004:	2b01      	cmp	r3, #1
 8002006:	d0dc      	beq.n	8001fc2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002008:	2300      	movs	r3, #0
}
 800200a:	4618      	mov	r0, r3
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002024:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800202a:	68ba      	ldr	r2, [r7, #8]
 800202c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002030:	4013      	ands	r3, r2
 8002032:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800203c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002044:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002046:	4a04      	ldr	r2, [pc, #16]	; (8002058 <__NVIC_SetPriorityGrouping+0x44>)
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	60d3      	str	r3, [r2, #12]
}
 800204c:	bf00      	nop
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002060:	4b04      	ldr	r3, [pc, #16]	; (8002074 <__NVIC_GetPriorityGrouping+0x18>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	0a1b      	lsrs	r3, r3, #8
 8002066:	f003 0307 	and.w	r3, r3, #7
}
 800206a:	4618      	mov	r0, r3
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	6039      	str	r1, [r7, #0]
 8002082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002088:	2b00      	cmp	r3, #0
 800208a:	db0a      	blt.n	80020a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	b2da      	uxtb	r2, r3
 8002090:	490c      	ldr	r1, [pc, #48]	; (80020c4 <__NVIC_SetPriority+0x4c>)
 8002092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002096:	0112      	lsls	r2, r2, #4
 8002098:	b2d2      	uxtb	r2, r2
 800209a:	440b      	add	r3, r1
 800209c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020a0:	e00a      	b.n	80020b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	4908      	ldr	r1, [pc, #32]	; (80020c8 <__NVIC_SetPriority+0x50>)
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	3b04      	subs	r3, #4
 80020b0:	0112      	lsls	r2, r2, #4
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	440b      	add	r3, r1
 80020b6:	761a      	strb	r2, [r3, #24]
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000e100 	.word	0xe000e100
 80020c8:	e000ed00 	.word	0xe000ed00

080020cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b089      	sub	sp, #36	; 0x24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f003 0307 	and.w	r3, r3, #7
 80020de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f1c3 0307 	rsb	r3, r3, #7
 80020e6:	2b04      	cmp	r3, #4
 80020e8:	bf28      	it	cs
 80020ea:	2304      	movcs	r3, #4
 80020ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3304      	adds	r3, #4
 80020f2:	2b06      	cmp	r3, #6
 80020f4:	d902      	bls.n	80020fc <NVIC_EncodePriority+0x30>
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	3b03      	subs	r3, #3
 80020fa:	e000      	b.n	80020fe <NVIC_EncodePriority+0x32>
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002100:	f04f 32ff 	mov.w	r2, #4294967295
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43da      	mvns	r2, r3
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	401a      	ands	r2, r3
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002114:	f04f 31ff 	mov.w	r1, #4294967295
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	fa01 f303 	lsl.w	r3, r1, r3
 800211e:	43d9      	mvns	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002124:	4313      	orrs	r3, r2
         );
}
 8002126:	4618      	mov	r0, r3
 8002128:	3724      	adds	r7, #36	; 0x24
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3b01      	subs	r3, #1
 800213c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002140:	d301      	bcc.n	8002146 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002142:	2301      	movs	r3, #1
 8002144:	e00f      	b.n	8002166 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002146:	4a0a      	ldr	r2, [pc, #40]	; (8002170 <SysTick_Config+0x40>)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3b01      	subs	r3, #1
 800214c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214e:	210f      	movs	r1, #15
 8002150:	f04f 30ff 	mov.w	r0, #4294967295
 8002154:	f7ff ff90 	bl	8002078 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <SysTick_Config+0x40>)
 800215a:	2200      	movs	r2, #0
 800215c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215e:	4b04      	ldr	r3, [pc, #16]	; (8002170 <SysTick_Config+0x40>)
 8002160:	2207      	movs	r2, #7
 8002162:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	e000e010 	.word	0xe000e010

08002174 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7ff ff49 	bl	8002014 <__NVIC_SetPriorityGrouping>
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800218a:	b580      	push	{r7, lr}
 800218c:	b086      	sub	sp, #24
 800218e:	af00      	add	r7, sp, #0
 8002190:	4603      	mov	r3, r0
 8002192:	60b9      	str	r1, [r7, #8]
 8002194:	607a      	str	r2, [r7, #4]
 8002196:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800219c:	f7ff ff5e 	bl	800205c <__NVIC_GetPriorityGrouping>
 80021a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	68b9      	ldr	r1, [r7, #8]
 80021a6:	6978      	ldr	r0, [r7, #20]
 80021a8:	f7ff ff90 	bl	80020cc <NVIC_EncodePriority>
 80021ac:	4602      	mov	r2, r0
 80021ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b2:	4611      	mov	r1, r2
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff5f 	bl	8002078 <__NVIC_SetPriority>
}
 80021ba:	bf00      	nop
 80021bc:	3718      	adds	r7, #24
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b082      	sub	sp, #8
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff ffb0 	bl	8002130 <SysTick_Config>
 80021d0:	4603      	mov	r3, r0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021dc:	b480      	push	{r7}
 80021de:	b08b      	sub	sp, #44	; 0x2c
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021e6:	2300      	movs	r3, #0
 80021e8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80021ea:	2300      	movs	r3, #0
 80021ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ee:	e169      	b.n	80024c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021f0:	2201      	movs	r2, #1
 80021f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	69fa      	ldr	r2, [r7, #28]
 8002200:	4013      	ands	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	429a      	cmp	r2, r3
 800220a:	f040 8158 	bne.w	80024be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	4a9a      	ldr	r2, [pc, #616]	; (800247c <HAL_GPIO_Init+0x2a0>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d05e      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 8002218:	4a98      	ldr	r2, [pc, #608]	; (800247c <HAL_GPIO_Init+0x2a0>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d875      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 800221e:	4a98      	ldr	r2, [pc, #608]	; (8002480 <HAL_GPIO_Init+0x2a4>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d058      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 8002224:	4a96      	ldr	r2, [pc, #600]	; (8002480 <HAL_GPIO_Init+0x2a4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d86f      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 800222a:	4a96      	ldr	r2, [pc, #600]	; (8002484 <HAL_GPIO_Init+0x2a8>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d052      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 8002230:	4a94      	ldr	r2, [pc, #592]	; (8002484 <HAL_GPIO_Init+0x2a8>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d869      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 8002236:	4a94      	ldr	r2, [pc, #592]	; (8002488 <HAL_GPIO_Init+0x2ac>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d04c      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 800223c:	4a92      	ldr	r2, [pc, #584]	; (8002488 <HAL_GPIO_Init+0x2ac>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d863      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 8002242:	4a92      	ldr	r2, [pc, #584]	; (800248c <HAL_GPIO_Init+0x2b0>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d046      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
 8002248:	4a90      	ldr	r2, [pc, #576]	; (800248c <HAL_GPIO_Init+0x2b0>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d85d      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 800224e:	2b12      	cmp	r3, #18
 8002250:	d82a      	bhi.n	80022a8 <HAL_GPIO_Init+0xcc>
 8002252:	2b12      	cmp	r3, #18
 8002254:	d859      	bhi.n	800230a <HAL_GPIO_Init+0x12e>
 8002256:	a201      	add	r2, pc, #4	; (adr r2, 800225c <HAL_GPIO_Init+0x80>)
 8002258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800225c:	080022d7 	.word	0x080022d7
 8002260:	080022b1 	.word	0x080022b1
 8002264:	080022c3 	.word	0x080022c3
 8002268:	08002305 	.word	0x08002305
 800226c:	0800230b 	.word	0x0800230b
 8002270:	0800230b 	.word	0x0800230b
 8002274:	0800230b 	.word	0x0800230b
 8002278:	0800230b 	.word	0x0800230b
 800227c:	0800230b 	.word	0x0800230b
 8002280:	0800230b 	.word	0x0800230b
 8002284:	0800230b 	.word	0x0800230b
 8002288:	0800230b 	.word	0x0800230b
 800228c:	0800230b 	.word	0x0800230b
 8002290:	0800230b 	.word	0x0800230b
 8002294:	0800230b 	.word	0x0800230b
 8002298:	0800230b 	.word	0x0800230b
 800229c:	0800230b 	.word	0x0800230b
 80022a0:	080022b9 	.word	0x080022b9
 80022a4:	080022cd 	.word	0x080022cd
 80022a8:	4a79      	ldr	r2, [pc, #484]	; (8002490 <HAL_GPIO_Init+0x2b4>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d013      	beq.n	80022d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022ae:	e02c      	b.n	800230a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	623b      	str	r3, [r7, #32]
          break;
 80022b6:	e029      	b.n	800230c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	3304      	adds	r3, #4
 80022be:	623b      	str	r3, [r7, #32]
          break;
 80022c0:	e024      	b.n	800230c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	3308      	adds	r3, #8
 80022c8:	623b      	str	r3, [r7, #32]
          break;
 80022ca:	e01f      	b.n	800230c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	330c      	adds	r3, #12
 80022d2:	623b      	str	r3, [r7, #32]
          break;
 80022d4:	e01a      	b.n	800230c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d102      	bne.n	80022e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022de:	2304      	movs	r3, #4
 80022e0:	623b      	str	r3, [r7, #32]
          break;
 80022e2:	e013      	b.n	800230c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d105      	bne.n	80022f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022ec:	2308      	movs	r3, #8
 80022ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	69fa      	ldr	r2, [r7, #28]
 80022f4:	611a      	str	r2, [r3, #16]
          break;
 80022f6:	e009      	b.n	800230c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022f8:	2308      	movs	r3, #8
 80022fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69fa      	ldr	r2, [r7, #28]
 8002300:	615a      	str	r2, [r3, #20]
          break;
 8002302:	e003      	b.n	800230c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002304:	2300      	movs	r3, #0
 8002306:	623b      	str	r3, [r7, #32]
          break;
 8002308:	e000      	b.n	800230c <HAL_GPIO_Init+0x130>
          break;
 800230a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	2bff      	cmp	r3, #255	; 0xff
 8002310:	d801      	bhi.n	8002316 <HAL_GPIO_Init+0x13a>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	e001      	b.n	800231a <HAL_GPIO_Init+0x13e>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	3304      	adds	r3, #4
 800231a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800231c:	69bb      	ldr	r3, [r7, #24]
 800231e:	2bff      	cmp	r3, #255	; 0xff
 8002320:	d802      	bhi.n	8002328 <HAL_GPIO_Init+0x14c>
 8002322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	e002      	b.n	800232e <HAL_GPIO_Init+0x152>
 8002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232a:	3b08      	subs	r3, #8
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	210f      	movs	r1, #15
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	fa01 f303 	lsl.w	r3, r1, r3
 800233c:	43db      	mvns	r3, r3
 800233e:	401a      	ands	r2, r3
 8002340:	6a39      	ldr	r1, [r7, #32]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	fa01 f303 	lsl.w	r3, r1, r3
 8002348:	431a      	orrs	r2, r3
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	f000 80b1 	beq.w	80024be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800235c:	4b4d      	ldr	r3, [pc, #308]	; (8002494 <HAL_GPIO_Init+0x2b8>)
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	4a4c      	ldr	r2, [pc, #304]	; (8002494 <HAL_GPIO_Init+0x2b8>)
 8002362:	f043 0301 	orr.w	r3, r3, #1
 8002366:	6193      	str	r3, [r2, #24]
 8002368:	4b4a      	ldr	r3, [pc, #296]	; (8002494 <HAL_GPIO_Init+0x2b8>)
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	60bb      	str	r3, [r7, #8]
 8002372:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002374:	4a48      	ldr	r2, [pc, #288]	; (8002498 <HAL_GPIO_Init+0x2bc>)
 8002376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002378:	089b      	lsrs	r3, r3, #2
 800237a:	3302      	adds	r3, #2
 800237c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002380:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002384:	f003 0303 	and.w	r3, r3, #3
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	220f      	movs	r2, #15
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	4013      	ands	r3, r2
 8002396:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a40      	ldr	r2, [pc, #256]	; (800249c <HAL_GPIO_Init+0x2c0>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d013      	beq.n	80023c8 <HAL_GPIO_Init+0x1ec>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a3f      	ldr	r2, [pc, #252]	; (80024a0 <HAL_GPIO_Init+0x2c4>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d00d      	beq.n	80023c4 <HAL_GPIO_Init+0x1e8>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a3e      	ldr	r2, [pc, #248]	; (80024a4 <HAL_GPIO_Init+0x2c8>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d007      	beq.n	80023c0 <HAL_GPIO_Init+0x1e4>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4a3d      	ldr	r2, [pc, #244]	; (80024a8 <HAL_GPIO_Init+0x2cc>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d101      	bne.n	80023bc <HAL_GPIO_Init+0x1e0>
 80023b8:	2303      	movs	r3, #3
 80023ba:	e006      	b.n	80023ca <HAL_GPIO_Init+0x1ee>
 80023bc:	2304      	movs	r3, #4
 80023be:	e004      	b.n	80023ca <HAL_GPIO_Init+0x1ee>
 80023c0:	2302      	movs	r3, #2
 80023c2:	e002      	b.n	80023ca <HAL_GPIO_Init+0x1ee>
 80023c4:	2301      	movs	r3, #1
 80023c6:	e000      	b.n	80023ca <HAL_GPIO_Init+0x1ee>
 80023c8:	2300      	movs	r3, #0
 80023ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023cc:	f002 0203 	and.w	r2, r2, #3
 80023d0:	0092      	lsls	r2, r2, #2
 80023d2:	4093      	lsls	r3, r2
 80023d4:	68fa      	ldr	r2, [r7, #12]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023da:	492f      	ldr	r1, [pc, #188]	; (8002498 <HAL_GPIO_Init+0x2bc>)
 80023dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023de:	089b      	lsrs	r3, r3, #2
 80023e0:	3302      	adds	r3, #2
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d006      	beq.n	8002402 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023f4:	4b2d      	ldr	r3, [pc, #180]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	492c      	ldr	r1, [pc, #176]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	608b      	str	r3, [r1, #8]
 8002400:	e006      	b.n	8002410 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002402:	4b2a      	ldr	r3, [pc, #168]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	43db      	mvns	r3, r3
 800240a:	4928      	ldr	r1, [pc, #160]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800240c:	4013      	ands	r3, r2
 800240e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d006      	beq.n	800242a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800241c:	4b23      	ldr	r3, [pc, #140]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800241e:	68da      	ldr	r2, [r3, #12]
 8002420:	4922      	ldr	r1, [pc, #136]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	4313      	orrs	r3, r2
 8002426:	60cb      	str	r3, [r1, #12]
 8002428:	e006      	b.n	8002438 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800242a:	4b20      	ldr	r3, [pc, #128]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	43db      	mvns	r3, r3
 8002432:	491e      	ldr	r1, [pc, #120]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002434:	4013      	ands	r3, r2
 8002436:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d006      	beq.n	8002452 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002444:	4b19      	ldr	r3, [pc, #100]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	4918      	ldr	r1, [pc, #96]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	4313      	orrs	r3, r2
 800244e:	604b      	str	r3, [r1, #4]
 8002450:	e006      	b.n	8002460 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002452:	4b16      	ldr	r3, [pc, #88]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	43db      	mvns	r3, r3
 800245a:	4914      	ldr	r1, [pc, #80]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800245c:	4013      	ands	r3, r2
 800245e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d021      	beq.n	80024b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800246c:	4b0f      	ldr	r3, [pc, #60]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	490e      	ldr	r1, [pc, #56]	; (80024ac <HAL_GPIO_Init+0x2d0>)
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	4313      	orrs	r3, r2
 8002476:	600b      	str	r3, [r1, #0]
 8002478:	e021      	b.n	80024be <HAL_GPIO_Init+0x2e2>
 800247a:	bf00      	nop
 800247c:	10320000 	.word	0x10320000
 8002480:	10310000 	.word	0x10310000
 8002484:	10220000 	.word	0x10220000
 8002488:	10210000 	.word	0x10210000
 800248c:	10120000 	.word	0x10120000
 8002490:	10110000 	.word	0x10110000
 8002494:	40021000 	.word	0x40021000
 8002498:	40010000 	.word	0x40010000
 800249c:	40010800 	.word	0x40010800
 80024a0:	40010c00 	.word	0x40010c00
 80024a4:	40011000 	.word	0x40011000
 80024a8:	40011400 	.word	0x40011400
 80024ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024b0:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <HAL_GPIO_Init+0x304>)
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	43db      	mvns	r3, r3
 80024b8:	4909      	ldr	r1, [pc, #36]	; (80024e0 <HAL_GPIO_Init+0x304>)
 80024ba:	4013      	ands	r3, r2
 80024bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c0:	3301      	adds	r3, #1
 80024c2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ca:	fa22 f303 	lsr.w	r3, r2, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f47f ae8e 	bne.w	80021f0 <HAL_GPIO_Init+0x14>
  }
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	372c      	adds	r7, #44	; 0x2c
 80024da:	46bd      	mov	sp, r7
 80024dc:	bc80      	pop	{r7}
 80024de:	4770      	bx	lr
 80024e0:	40010400 	.word	0x40010400

080024e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d101      	bne.n	80024f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e272      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f000 8087 	beq.w	8002612 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002504:	4b92      	ldr	r3, [pc, #584]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f003 030c 	and.w	r3, r3, #12
 800250c:	2b04      	cmp	r3, #4
 800250e:	d00c      	beq.n	800252a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002510:	4b8f      	ldr	r3, [pc, #572]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f003 030c 	and.w	r3, r3, #12
 8002518:	2b08      	cmp	r3, #8
 800251a:	d112      	bne.n	8002542 <HAL_RCC_OscConfig+0x5e>
 800251c:	4b8c      	ldr	r3, [pc, #560]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002524:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002528:	d10b      	bne.n	8002542 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800252a:	4b89      	ldr	r3, [pc, #548]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d06c      	beq.n	8002610 <HAL_RCC_OscConfig+0x12c>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d168      	bne.n	8002610 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e24c      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800254a:	d106      	bne.n	800255a <HAL_RCC_OscConfig+0x76>
 800254c:	4b80      	ldr	r3, [pc, #512]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a7f      	ldr	r2, [pc, #508]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002552:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002556:	6013      	str	r3, [r2, #0]
 8002558:	e02e      	b.n	80025b8 <HAL_RCC_OscConfig+0xd4>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10c      	bne.n	800257c <HAL_RCC_OscConfig+0x98>
 8002562:	4b7b      	ldr	r3, [pc, #492]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a7a      	ldr	r2, [pc, #488]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002568:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	4b78      	ldr	r3, [pc, #480]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a77      	ldr	r2, [pc, #476]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002574:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	e01d      	b.n	80025b8 <HAL_RCC_OscConfig+0xd4>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002584:	d10c      	bne.n	80025a0 <HAL_RCC_OscConfig+0xbc>
 8002586:	4b72      	ldr	r3, [pc, #456]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a71      	ldr	r2, [pc, #452]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 800258c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	4b6f      	ldr	r3, [pc, #444]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a6e      	ldr	r2, [pc, #440]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002598:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	e00b      	b.n	80025b8 <HAL_RCC_OscConfig+0xd4>
 80025a0:	4b6b      	ldr	r3, [pc, #428]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a6a      	ldr	r2, [pc, #424]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 80025a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025aa:	6013      	str	r3, [r2, #0]
 80025ac:	4b68      	ldr	r3, [pc, #416]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a67      	ldr	r2, [pc, #412]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 80025b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d013      	beq.n	80025e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c0:	f7ff f8ce 	bl	8001760 <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c6:	e008      	b.n	80025da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025c8:	f7ff f8ca 	bl	8001760 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b64      	cmp	r3, #100	; 0x64
 80025d4:	d901      	bls.n	80025da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e200      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025da:	4b5d      	ldr	r3, [pc, #372]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d0f0      	beq.n	80025c8 <HAL_RCC_OscConfig+0xe4>
 80025e6:	e014      	b.n	8002612 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e8:	f7ff f8ba 	bl	8001760 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f0:	f7ff f8b6 	bl	8001760 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b64      	cmp	r3, #100	; 0x64
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e1ec      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002602:	4b53      	ldr	r3, [pc, #332]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0x10c>
 800260e:	e000      	b.n	8002612 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002610:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d063      	beq.n	80026e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800261e:	4b4c      	ldr	r3, [pc, #304]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f003 030c 	and.w	r3, r3, #12
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00b      	beq.n	8002642 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800262a:	4b49      	ldr	r3, [pc, #292]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f003 030c 	and.w	r3, r3, #12
 8002632:	2b08      	cmp	r3, #8
 8002634:	d11c      	bne.n	8002670 <HAL_RCC_OscConfig+0x18c>
 8002636:	4b46      	ldr	r3, [pc, #280]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d116      	bne.n	8002670 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002642:	4b43      	ldr	r3, [pc, #268]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d005      	beq.n	800265a <HAL_RCC_OscConfig+0x176>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d001      	beq.n	800265a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e1c0      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265a:	4b3d      	ldr	r3, [pc, #244]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	4939      	ldr	r1, [pc, #228]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 800266a:	4313      	orrs	r3, r2
 800266c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800266e:	e03a      	b.n	80026e6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d020      	beq.n	80026ba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002678:	4b36      	ldr	r3, [pc, #216]	; (8002754 <HAL_RCC_OscConfig+0x270>)
 800267a:	2201      	movs	r2, #1
 800267c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267e:	f7ff f86f 	bl	8001760 <HAL_GetTick>
 8002682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002684:	e008      	b.n	8002698 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002686:	f7ff f86b 	bl	8001760 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e1a1      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002698:	4b2d      	ldr	r3, [pc, #180]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0f0      	beq.n	8002686 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026a4:	4b2a      	ldr	r3, [pc, #168]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	695b      	ldr	r3, [r3, #20]
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	4927      	ldr	r1, [pc, #156]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	600b      	str	r3, [r1, #0]
 80026b8:	e015      	b.n	80026e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ba:	4b26      	ldr	r3, [pc, #152]	; (8002754 <HAL_RCC_OscConfig+0x270>)
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c0:	f7ff f84e 	bl	8001760 <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026c8:	f7ff f84a 	bl	8001760 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e180      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026da:	4b1d      	ldr	r3, [pc, #116]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f0      	bne.n	80026c8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d03a      	beq.n	8002768 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d019      	beq.n	800272e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026fa:	4b17      	ldr	r3, [pc, #92]	; (8002758 <HAL_RCC_OscConfig+0x274>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002700:	f7ff f82e 	bl	8001760 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002708:	f7ff f82a 	bl	8001760 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e160      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800271a:	4b0d      	ldr	r3, [pc, #52]	; (8002750 <HAL_RCC_OscConfig+0x26c>)
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d0f0      	beq.n	8002708 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002726:	2001      	movs	r0, #1
 8002728:	f000 face 	bl	8002cc8 <RCC_Delay>
 800272c:	e01c      	b.n	8002768 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800272e:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <HAL_RCC_OscConfig+0x274>)
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002734:	f7ff f814 	bl	8001760 <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800273a:	e00f      	b.n	800275c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800273c:	f7ff f810 	bl	8001760 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b02      	cmp	r3, #2
 8002748:	d908      	bls.n	800275c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e146      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000
 8002754:	42420000 	.word	0x42420000
 8002758:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800275c:	4b92      	ldr	r3, [pc, #584]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002760:	f003 0302 	and.w	r3, r3, #2
 8002764:	2b00      	cmp	r3, #0
 8002766:	d1e9      	bne.n	800273c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0304 	and.w	r3, r3, #4
 8002770:	2b00      	cmp	r3, #0
 8002772:	f000 80a6 	beq.w	80028c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002776:	2300      	movs	r3, #0
 8002778:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800277a:	4b8b      	ldr	r3, [pc, #556]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d10d      	bne.n	80027a2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002786:	4b88      	ldr	r3, [pc, #544]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	4a87      	ldr	r2, [pc, #540]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800278c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002790:	61d3      	str	r3, [r2, #28]
 8002792:	4b85      	ldr	r3, [pc, #532]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800279a:	60bb      	str	r3, [r7, #8]
 800279c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800279e:	2301      	movs	r3, #1
 80027a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a2:	4b82      	ldr	r3, [pc, #520]	; (80029ac <HAL_RCC_OscConfig+0x4c8>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d118      	bne.n	80027e0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027ae:	4b7f      	ldr	r3, [pc, #508]	; (80029ac <HAL_RCC_OscConfig+0x4c8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a7e      	ldr	r2, [pc, #504]	; (80029ac <HAL_RCC_OscConfig+0x4c8>)
 80027b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ba:	f7fe ffd1 	bl	8001760 <HAL_GetTick>
 80027be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c0:	e008      	b.n	80027d4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027c2:	f7fe ffcd 	bl	8001760 <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	2b64      	cmp	r3, #100	; 0x64
 80027ce:	d901      	bls.n	80027d4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e103      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d4:	4b75      	ldr	r3, [pc, #468]	; (80029ac <HAL_RCC_OscConfig+0x4c8>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d0f0      	beq.n	80027c2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d106      	bne.n	80027f6 <HAL_RCC_OscConfig+0x312>
 80027e8:	4b6f      	ldr	r3, [pc, #444]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 80027ea:	6a1b      	ldr	r3, [r3, #32]
 80027ec:	4a6e      	ldr	r2, [pc, #440]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	6213      	str	r3, [r2, #32]
 80027f4:	e02d      	b.n	8002852 <HAL_RCC_OscConfig+0x36e>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10c      	bne.n	8002818 <HAL_RCC_OscConfig+0x334>
 80027fe:	4b6a      	ldr	r3, [pc, #424]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	4a69      	ldr	r2, [pc, #420]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002804:	f023 0301 	bic.w	r3, r3, #1
 8002808:	6213      	str	r3, [r2, #32]
 800280a:	4b67      	ldr	r3, [pc, #412]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	4a66      	ldr	r2, [pc, #408]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002810:	f023 0304 	bic.w	r3, r3, #4
 8002814:	6213      	str	r3, [r2, #32]
 8002816:	e01c      	b.n	8002852 <HAL_RCC_OscConfig+0x36e>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	2b05      	cmp	r3, #5
 800281e:	d10c      	bne.n	800283a <HAL_RCC_OscConfig+0x356>
 8002820:	4b61      	ldr	r3, [pc, #388]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	4a60      	ldr	r2, [pc, #384]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002826:	f043 0304 	orr.w	r3, r3, #4
 800282a:	6213      	str	r3, [r2, #32]
 800282c:	4b5e      	ldr	r3, [pc, #376]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800282e:	6a1b      	ldr	r3, [r3, #32]
 8002830:	4a5d      	ldr	r2, [pc, #372]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002832:	f043 0301 	orr.w	r3, r3, #1
 8002836:	6213      	str	r3, [r2, #32]
 8002838:	e00b      	b.n	8002852 <HAL_RCC_OscConfig+0x36e>
 800283a:	4b5b      	ldr	r3, [pc, #364]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	4a5a      	ldr	r2, [pc, #360]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002840:	f023 0301 	bic.w	r3, r3, #1
 8002844:	6213      	str	r3, [r2, #32]
 8002846:	4b58      	ldr	r3, [pc, #352]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002848:	6a1b      	ldr	r3, [r3, #32]
 800284a:	4a57      	ldr	r2, [pc, #348]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800284c:	f023 0304 	bic.w	r3, r3, #4
 8002850:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d015      	beq.n	8002886 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800285a:	f7fe ff81 	bl	8001760 <HAL_GetTick>
 800285e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002860:	e00a      	b.n	8002878 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002862:	f7fe ff7d 	bl	8001760 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002870:	4293      	cmp	r3, r2
 8002872:	d901      	bls.n	8002878 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e0b1      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002878:	4b4b      	ldr	r3, [pc, #300]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800287a:	6a1b      	ldr	r3, [r3, #32]
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0ee      	beq.n	8002862 <HAL_RCC_OscConfig+0x37e>
 8002884:	e014      	b.n	80028b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002886:	f7fe ff6b 	bl	8001760 <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800288c:	e00a      	b.n	80028a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800288e:	f7fe ff67 	bl	8001760 <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	f241 3288 	movw	r2, #5000	; 0x1388
 800289c:	4293      	cmp	r3, r2
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e09b      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028a4:	4b40      	ldr	r3, [pc, #256]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	f003 0302 	and.w	r3, r3, #2
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1ee      	bne.n	800288e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028b0:	7dfb      	ldrb	r3, [r7, #23]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d105      	bne.n	80028c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028b6:	4b3c      	ldr	r3, [pc, #240]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	4a3b      	ldr	r2, [pc, #236]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 80028bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69db      	ldr	r3, [r3, #28]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f000 8087 	beq.w	80029da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028cc:	4b36      	ldr	r3, [pc, #216]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f003 030c 	and.w	r3, r3, #12
 80028d4:	2b08      	cmp	r3, #8
 80028d6:	d061      	beq.n	800299c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	69db      	ldr	r3, [r3, #28]
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d146      	bne.n	800296e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028e0:	4b33      	ldr	r3, [pc, #204]	; (80029b0 <HAL_RCC_OscConfig+0x4cc>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e6:	f7fe ff3b 	bl	8001760 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028ec:	e008      	b.n	8002900 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ee:	f7fe ff37 	bl	8001760 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e06d      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002900:	4b29      	ldr	r3, [pc, #164]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1f0      	bne.n	80028ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002914:	d108      	bne.n	8002928 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002916:	4b24      	ldr	r3, [pc, #144]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	4921      	ldr	r1, [pc, #132]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002924:	4313      	orrs	r3, r2
 8002926:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002928:	4b1f      	ldr	r3, [pc, #124]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a19      	ldr	r1, [r3, #32]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002938:	430b      	orrs	r3, r1
 800293a:	491b      	ldr	r1, [pc, #108]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 800293c:	4313      	orrs	r3, r2
 800293e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002940:	4b1b      	ldr	r3, [pc, #108]	; (80029b0 <HAL_RCC_OscConfig+0x4cc>)
 8002942:	2201      	movs	r2, #1
 8002944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002946:	f7fe ff0b 	bl	8001760 <HAL_GetTick>
 800294a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800294c:	e008      	b.n	8002960 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800294e:	f7fe ff07 	bl	8001760 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e03d      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002960:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d0f0      	beq.n	800294e <HAL_RCC_OscConfig+0x46a>
 800296c:	e035      	b.n	80029da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800296e:	4b10      	ldr	r3, [pc, #64]	; (80029b0 <HAL_RCC_OscConfig+0x4cc>)
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002974:	f7fe fef4 	bl	8001760 <HAL_GetTick>
 8002978:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800297a:	e008      	b.n	800298e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800297c:	f7fe fef0 	bl	8001760 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b02      	cmp	r3, #2
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e026      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800298e:	4b06      	ldr	r3, [pc, #24]	; (80029a8 <HAL_RCC_OscConfig+0x4c4>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1f0      	bne.n	800297c <HAL_RCC_OscConfig+0x498>
 800299a:	e01e      	b.n	80029da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69db      	ldr	r3, [r3, #28]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d107      	bne.n	80029b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e019      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
 80029a8:	40021000 	.word	0x40021000
 80029ac:	40007000 	.word	0x40007000
 80029b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029b4:	4b0b      	ldr	r3, [pc, #44]	; (80029e4 <HAL_RCC_OscConfig+0x500>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d106      	bne.n	80029d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d001      	beq.n	80029da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e000      	b.n	80029dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3718      	adds	r7, #24
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40021000 	.word	0x40021000

080029e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d101      	bne.n	80029fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e0d0      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029fc:	4b6a      	ldr	r3, [pc, #424]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c0>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0307 	and.w	r3, r3, #7
 8002a04:	683a      	ldr	r2, [r7, #0]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d910      	bls.n	8002a2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a0a:	4b67      	ldr	r3, [pc, #412]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f023 0207 	bic.w	r2, r3, #7
 8002a12:	4965      	ldr	r1, [pc, #404]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1a:	4b63      	ldr	r3, [pc, #396]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d001      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e0b8      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d020      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d005      	beq.n	8002a50 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a44:	4b59      	ldr	r3, [pc, #356]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	4a58      	ldr	r2, [pc, #352]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002a4a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a4e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0308 	and.w	r3, r3, #8
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d005      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a5c:	4b53      	ldr	r3, [pc, #332]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	4a52      	ldr	r2, [pc, #328]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002a62:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002a66:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a68:	4b50      	ldr	r3, [pc, #320]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	494d      	ldr	r1, [pc, #308]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d040      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d107      	bne.n	8002a9e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8e:	4b47      	ldr	r3, [pc, #284]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d115      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e07f      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d107      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aa6:	4b41      	ldr	r3, [pc, #260]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d109      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e073      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ab6:	4b3d      	ldr	r3, [pc, #244]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e06b      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ac6:	4b39      	ldr	r3, [pc, #228]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f023 0203 	bic.w	r2, r3, #3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	4936      	ldr	r1, [pc, #216]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ad8:	f7fe fe42 	bl	8001760 <HAL_GetTick>
 8002adc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ade:	e00a      	b.n	8002af6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae0:	f7fe fe3e 	bl	8001760 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e053      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af6:	4b2d      	ldr	r3, [pc, #180]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f003 020c 	and.w	r2, r3, #12
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d1eb      	bne.n	8002ae0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b08:	4b27      	ldr	r3, [pc, #156]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d210      	bcs.n	8002b38 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b16:	4b24      	ldr	r3, [pc, #144]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f023 0207 	bic.w	r2, r3, #7
 8002b1e:	4922      	ldr	r1, [pc, #136]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b26:	4b20      	ldr	r3, [pc, #128]	; (8002ba8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d001      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e032      	b.n	8002b9e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0304 	and.w	r3, r3, #4
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d008      	beq.n	8002b56 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b44:	4b19      	ldr	r3, [pc, #100]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	4916      	ldr	r1, [pc, #88]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d009      	beq.n	8002b76 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b62:	4b12      	ldr	r3, [pc, #72]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	490e      	ldr	r1, [pc, #56]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b76:	f000 f821 	bl	8002bbc <HAL_RCC_GetSysClockFreq>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <HAL_RCC_ClockConfig+0x1c4>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	091b      	lsrs	r3, r3, #4
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	490a      	ldr	r1, [pc, #40]	; (8002bb0 <HAL_RCC_ClockConfig+0x1c8>)
 8002b88:	5ccb      	ldrb	r3, [r1, r3]
 8002b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b8e:	4a09      	ldr	r2, [pc, #36]	; (8002bb4 <HAL_RCC_ClockConfig+0x1cc>)
 8002b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b92:	4b09      	ldr	r3, [pc, #36]	; (8002bb8 <HAL_RCC_ClockConfig+0x1d0>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7fe fda0 	bl	80016dc <HAL_InitTick>

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40022000 	.word	0x40022000
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	080060b4 	.word	0x080060b4
 8002bb4:	2000000c 	.word	0x2000000c
 8002bb8:	20000010 	.word	0x20000010

08002bbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b087      	sub	sp, #28
 8002bc0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	2300      	movs	r3, #0
 8002bcc:	617b      	str	r3, [r7, #20]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002bd6:	4b1e      	ldr	r3, [pc, #120]	; (8002c50 <HAL_RCC_GetSysClockFreq+0x94>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f003 030c 	and.w	r3, r3, #12
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d002      	beq.n	8002bec <HAL_RCC_GetSysClockFreq+0x30>
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	d003      	beq.n	8002bf2 <HAL_RCC_GetSysClockFreq+0x36>
 8002bea:	e027      	b.n	8002c3c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bec:	4b19      	ldr	r3, [pc, #100]	; (8002c54 <HAL_RCC_GetSysClockFreq+0x98>)
 8002bee:	613b      	str	r3, [r7, #16]
      break;
 8002bf0:	e027      	b.n	8002c42 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	0c9b      	lsrs	r3, r3, #18
 8002bf6:	f003 030f 	and.w	r3, r3, #15
 8002bfa:	4a17      	ldr	r2, [pc, #92]	; (8002c58 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002bfc:	5cd3      	ldrb	r3, [r2, r3]
 8002bfe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d010      	beq.n	8002c2c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c0a:	4b11      	ldr	r3, [pc, #68]	; (8002c50 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	0c5b      	lsrs	r3, r3, #17
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	4a11      	ldr	r2, [pc, #68]	; (8002c5c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c16:	5cd3      	ldrb	r3, [r2, r3]
 8002c18:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a0d      	ldr	r2, [pc, #52]	; (8002c54 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c1e:	fb03 f202 	mul.w	r2, r3, r2
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	e004      	b.n	8002c36 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	4a0c      	ldr	r2, [pc, #48]	; (8002c60 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c30:	fb02 f303 	mul.w	r3, r2, r3
 8002c34:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	613b      	str	r3, [r7, #16]
      break;
 8002c3a:	e002      	b.n	8002c42 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c3c:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c3e:	613b      	str	r3, [r7, #16]
      break;
 8002c40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c42:	693b      	ldr	r3, [r7, #16]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	371c      	adds	r7, #28
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	40021000 	.word	0x40021000
 8002c54:	007a1200 	.word	0x007a1200
 8002c58:	080060cc 	.word	0x080060cc
 8002c5c:	080060dc 	.word	0x080060dc
 8002c60:	003d0900 	.word	0x003d0900

08002c64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c68:	4b02      	ldr	r3, [pc, #8]	; (8002c74 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr
 8002c74:	2000000c 	.word	0x2000000c

08002c78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c7c:	f7ff fff2 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 8002c80:	4602      	mov	r2, r0
 8002c82:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	0a1b      	lsrs	r3, r3, #8
 8002c88:	f003 0307 	and.w	r3, r3, #7
 8002c8c:	4903      	ldr	r1, [pc, #12]	; (8002c9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c8e:	5ccb      	ldrb	r3, [r1, r3]
 8002c90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	080060c4 	.word	0x080060c4

08002ca0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ca4:	f7ff ffde 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	4b05      	ldr	r3, [pc, #20]	; (8002cc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	0adb      	lsrs	r3, r3, #11
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	4903      	ldr	r1, [pc, #12]	; (8002cc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cb6:	5ccb      	ldrb	r3, [r1, r3]
 8002cb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	080060c4 	.word	0x080060c4

08002cc8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b085      	sub	sp, #20
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002cd0:	4b0a      	ldr	r3, [pc, #40]	; (8002cfc <RCC_Delay+0x34>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a0a      	ldr	r2, [pc, #40]	; (8002d00 <RCC_Delay+0x38>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	0a5b      	lsrs	r3, r3, #9
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	fb02 f303 	mul.w	r3, r2, r3
 8002ce2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ce4:	bf00      	nop
  }
  while (Delay --);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	1e5a      	subs	r2, r3, #1
 8002cea:	60fa      	str	r2, [r7, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1f9      	bne.n	8002ce4 <RCC_Delay+0x1c>
}
 8002cf0:	bf00      	nop
 8002cf2:	bf00      	nop
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr
 8002cfc:	2000000c 	.word	0x2000000c
 8002d00:	10624dd3 	.word	0x10624dd3

08002d04 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	613b      	str	r3, [r7, #16]
 8002d10:	2300      	movs	r3, #0
 8002d12:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d07d      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002d20:	2300      	movs	r3, #0
 8002d22:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d24:	4b4f      	ldr	r3, [pc, #316]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d26:	69db      	ldr	r3, [r3, #28]
 8002d28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d10d      	bne.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d30:	4b4c      	ldr	r3, [pc, #304]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	4a4b      	ldr	r2, [pc, #300]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d3a:	61d3      	str	r3, [r2, #28]
 8002d3c:	4b49      	ldr	r3, [pc, #292]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d44:	60bb      	str	r3, [r7, #8]
 8002d46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d4c:	4b46      	ldr	r3, [pc, #280]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d118      	bne.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d58:	4b43      	ldr	r3, [pc, #268]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a42      	ldr	r2, [pc, #264]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d64:	f7fe fcfc 	bl	8001760 <HAL_GetTick>
 8002d68:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d6a:	e008      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d6c:	f7fe fcf8 	bl	8001760 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b64      	cmp	r3, #100	; 0x64
 8002d78:	d901      	bls.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e06d      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7e:	4b3a      	ldr	r3, [pc, #232]	; (8002e68 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0f0      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d8a:	4b36      	ldr	r3, [pc, #216]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d92:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d02e      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d027      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002da8:	4b2e      	ldr	r3, [pc, #184]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002db0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002db2:	4b2e      	ldr	r3, [pc, #184]	; (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002db4:	2201      	movs	r2, #1
 8002db6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002db8:	4b2c      	ldr	r3, [pc, #176]	; (8002e6c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002dbe:	4a29      	ldr	r2, [pc, #164]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d014      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dce:	f7fe fcc7 	bl	8001760 <HAL_GetTick>
 8002dd2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd4:	e00a      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd6:	f7fe fcc3 	bl	8001760 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d901      	bls.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e036      	b.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dec:	4b1d      	ldr	r3, [pc, #116]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0ee      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002df8:	4b1a      	ldr	r3, [pc, #104]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	4917      	ldr	r1, [pc, #92]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e0a:	7dfb      	ldrb	r3, [r7, #23]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d105      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e10:	4b14      	ldr	r3, [pc, #80]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e12:	69db      	ldr	r3, [r3, #28]
 8002e14:	4a13      	ldr	r2, [pc, #76]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e1a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d008      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e28:	4b0e      	ldr	r3, [pc, #56]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	490b      	ldr	r1, [pc, #44]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0310 	and.w	r3, r3, #16
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d008      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e46:	4b07      	ldr	r3, [pc, #28]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	4904      	ldr	r1, [pc, #16]	; (8002e64 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3718      	adds	r7, #24
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	40021000 	.word	0x40021000
 8002e68:	40007000 	.word	0x40007000
 8002e6c:	42420440 	.word	0x42420440

08002e70 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b088      	sub	sp, #32
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	61fb      	str	r3, [r7, #28]
 8002e80:	2300      	movs	r3, #0
 8002e82:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	2300      	movs	r3, #0
 8002e8a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b10      	cmp	r3, #16
 8002e90:	d00a      	beq.n	8002ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b10      	cmp	r3, #16
 8002e96:	f200 808a 	bhi.w	8002fae <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d045      	beq.n	8002f2c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d075      	beq.n	8002f92 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002ea6:	e082      	b.n	8002fae <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002ea8:	4b46      	ldr	r3, [pc, #280]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002eae:	4b45      	ldr	r3, [pc, #276]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d07b      	beq.n	8002fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	0c9b      	lsrs	r3, r3, #18
 8002ebe:	f003 030f 	and.w	r3, r3, #15
 8002ec2:	4a41      	ldr	r2, [pc, #260]	; (8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002ec4:	5cd3      	ldrb	r3, [r2, r3]
 8002ec6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d015      	beq.n	8002efe <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ed2:	4b3c      	ldr	r3, [pc, #240]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	0c5b      	lsrs	r3, r3, #17
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	4a3b      	ldr	r2, [pc, #236]	; (8002fcc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002ede:	5cd3      	ldrb	r3, [r2, r3]
 8002ee0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00d      	beq.n	8002f08 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002eec:	4a38      	ldr	r2, [pc, #224]	; (8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	fb02 f303 	mul.w	r3, r2, r3
 8002efa:	61fb      	str	r3, [r7, #28]
 8002efc:	e004      	b.n	8002f08 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	4a34      	ldr	r2, [pc, #208]	; (8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002f02:	fb02 f303 	mul.w	r3, r2, r3
 8002f06:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002f08:	4b2e      	ldr	r3, [pc, #184]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f14:	d102      	bne.n	8002f1c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	61bb      	str	r3, [r7, #24]
      break;
 8002f1a:	e04a      	b.n	8002fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4a2d      	ldr	r2, [pc, #180]	; (8002fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	085b      	lsrs	r3, r3, #1
 8002f28:	61bb      	str	r3, [r7, #24]
      break;
 8002f2a:	e042      	b.n	8002fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002f2c:	4b25      	ldr	r3, [pc, #148]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f3c:	d108      	bne.n	8002f50 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d003      	beq.n	8002f50 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002f48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f4c:	61bb      	str	r3, [r7, #24]
 8002f4e:	e01f      	b.n	8002f90 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f5a:	d109      	bne.n	8002f70 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002f5c:	4b19      	ldr	r3, [pc, #100]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d003      	beq.n	8002f70 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002f68:	f649 4340 	movw	r3, #40000	; 0x9c40
 8002f6c:	61bb      	str	r3, [r7, #24]
 8002f6e:	e00f      	b.n	8002f90 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f7a:	d11c      	bne.n	8002fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002f7c:	4b11      	ldr	r3, [pc, #68]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d016      	beq.n	8002fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002f88:	f24f 4324 	movw	r3, #62500	; 0xf424
 8002f8c:	61bb      	str	r3, [r7, #24]
      break;
 8002f8e:	e012      	b.n	8002fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002f90:	e011      	b.n	8002fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002f92:	f7ff fe85 	bl	8002ca0 <HAL_RCC_GetPCLK2Freq>
 8002f96:	4602      	mov	r2, r0
 8002f98:	4b0a      	ldr	r3, [pc, #40]	; (8002fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	0b9b      	lsrs	r3, r3, #14
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002faa:	61bb      	str	r3, [r7, #24]
      break;
 8002fac:	e004      	b.n	8002fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002fae:	bf00      	nop
 8002fb0:	e002      	b.n	8002fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002fb2:	bf00      	nop
 8002fb4:	e000      	b.n	8002fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002fb6:	bf00      	nop
    }
  }
  return (frequency);
 8002fb8:	69bb      	ldr	r3, [r7, #24]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3720      	adds	r7, #32
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	080060e0 	.word	0x080060e0
 8002fcc:	080060f0 	.word	0x080060f0
 8002fd0:	007a1200 	.word	0x007a1200
 8002fd4:	003d0900 	.word	0x003d0900
 8002fd8:	aaaaaaab 	.word	0xaaaaaaab

08002fdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e042      	b.n	8003074 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d106      	bne.n	8003008 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7fe f9f4 	bl	80013f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2224      	movs	r2, #36	; 0x24
 800300c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800301e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 f91d 	bl	8003260 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003034:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695a      	ldr	r2, [r3, #20]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003044:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003054:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2220      	movs	r2, #32
 8003060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3708      	adds	r7, #8
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b08a      	sub	sp, #40	; 0x28
 8003080:	af02      	add	r7, sp, #8
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	603b      	str	r3, [r7, #0]
 8003088:	4613      	mov	r3, r2
 800308a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800308c:	2300      	movs	r3, #0
 800308e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b20      	cmp	r3, #32
 800309a:	d16d      	bne.n	8003178 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d002      	beq.n	80030a8 <HAL_UART_Transmit+0x2c>
 80030a2:	88fb      	ldrh	r3, [r7, #6]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e066      	b.n	800317a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2221      	movs	r2, #33	; 0x21
 80030b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030ba:	f7fe fb51 	bl	8001760 <HAL_GetTick>
 80030be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	88fa      	ldrh	r2, [r7, #6]
 80030c4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	88fa      	ldrh	r2, [r7, #6]
 80030ca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030d4:	d108      	bne.n	80030e8 <HAL_UART_Transmit+0x6c>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d104      	bne.n	80030e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80030de:	2300      	movs	r3, #0
 80030e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	61bb      	str	r3, [r7, #24]
 80030e6:	e003      	b.n	80030f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030ec:	2300      	movs	r3, #0
 80030ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030f0:	e02a      	b.n	8003148 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	2200      	movs	r2, #0
 80030fa:	2180      	movs	r1, #128	; 0x80
 80030fc:	68f8      	ldr	r0, [r7, #12]
 80030fe:	f000 f840 	bl	8003182 <UART_WaitOnFlagUntilTimeout>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e036      	b.n	800317a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10b      	bne.n	800312a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	881b      	ldrh	r3, [r3, #0]
 8003116:	461a      	mov	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003120:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	3302      	adds	r3, #2
 8003126:	61bb      	str	r3, [r7, #24]
 8003128:	e007      	b.n	800313a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	781a      	ldrb	r2, [r3, #0]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	3301      	adds	r3, #1
 8003138:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800313e:	b29b      	uxth	r3, r3
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800314c:	b29b      	uxth	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1cf      	bne.n	80030f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	9300      	str	r3, [sp, #0]
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	2200      	movs	r2, #0
 800315a:	2140      	movs	r1, #64	; 0x40
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 f810 	bl	8003182 <UART_WaitOnFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e006      	b.n	800317a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2220      	movs	r2, #32
 8003170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	e000      	b.n	800317a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003178:	2302      	movs	r3, #2
  }
}
 800317a:	4618      	mov	r0, r3
 800317c:	3720      	adds	r7, #32
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b090      	sub	sp, #64	; 0x40
 8003186:	af00      	add	r7, sp, #0
 8003188:	60f8      	str	r0, [r7, #12]
 800318a:	60b9      	str	r1, [r7, #8]
 800318c:	603b      	str	r3, [r7, #0]
 800318e:	4613      	mov	r3, r2
 8003190:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003192:	e050      	b.n	8003236 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003194:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800319a:	d04c      	beq.n	8003236 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800319c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d007      	beq.n	80031b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80031a2:	f7fe fadd 	bl	8001760 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d241      	bcs.n	8003236 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	330c      	adds	r3, #12
 80031b8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031bc:	e853 3f00 	ldrex	r3, [r3]
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80031c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80031c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	330c      	adds	r3, #12
 80031d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80031d2:	637a      	str	r2, [r7, #52]	; 0x34
 80031d4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80031d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031da:	e841 2300 	strex	r3, r2, [r1]
 80031de:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80031e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1e5      	bne.n	80031b2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	3314      	adds	r3, #20
 80031ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	e853 3f00 	ldrex	r3, [r3]
 80031f4:	613b      	str	r3, [r7, #16]
   return(result);
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	f023 0301 	bic.w	r3, r3, #1
 80031fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3314      	adds	r3, #20
 8003204:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003206:	623a      	str	r2, [r7, #32]
 8003208:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320a:	69f9      	ldr	r1, [r7, #28]
 800320c:	6a3a      	ldr	r2, [r7, #32]
 800320e:	e841 2300 	strex	r3, r2, [r1]
 8003212:	61bb      	str	r3, [r7, #24]
   return(result);
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1e5      	bne.n	80031e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2220      	movs	r2, #32
 800321e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2220      	movs	r2, #32
 8003226:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e00f      	b.n	8003256 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	4013      	ands	r3, r2
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	429a      	cmp	r2, r3
 8003244:	bf0c      	ite	eq
 8003246:	2301      	moveq	r3, #1
 8003248:	2300      	movne	r3, #0
 800324a:	b2db      	uxtb	r3, r3
 800324c:	461a      	mov	r2, r3
 800324e:	79fb      	ldrb	r3, [r7, #7]
 8003250:	429a      	cmp	r2, r3
 8003252:	d09f      	beq.n	8003194 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3740      	adds	r7, #64	; 0x40
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
	...

08003260 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689a      	ldr	r2, [r3, #8]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	4313      	orrs	r3, r2
 800328e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800329a:	f023 030c 	bic.w	r3, r3, #12
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	6812      	ldr	r2, [r2, #0]
 80032a2:	68b9      	ldr	r1, [r7, #8]
 80032a4:	430b      	orrs	r3, r1
 80032a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699a      	ldr	r2, [r3, #24]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a2c      	ldr	r2, [pc, #176]	; (8003374 <UART_SetConfig+0x114>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d103      	bne.n	80032d0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80032c8:	f7ff fcea 	bl	8002ca0 <HAL_RCC_GetPCLK2Freq>
 80032cc:	60f8      	str	r0, [r7, #12]
 80032ce:	e002      	b.n	80032d6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80032d0:	f7ff fcd2 	bl	8002c78 <HAL_RCC_GetPCLK1Freq>
 80032d4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032d6:	68fa      	ldr	r2, [r7, #12]
 80032d8:	4613      	mov	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	009a      	lsls	r2, r3, #2
 80032e0:	441a      	add	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ec:	4a22      	ldr	r2, [pc, #136]	; (8003378 <UART_SetConfig+0x118>)
 80032ee:	fba2 2303 	umull	r2, r3, r2, r3
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	0119      	lsls	r1, r3, #4
 80032f6:	68fa      	ldr	r2, [r7, #12]
 80032f8:	4613      	mov	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	4413      	add	r3, r2
 80032fe:	009a      	lsls	r2, r3, #2
 8003300:	441a      	add	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	fbb2 f2f3 	udiv	r2, r2, r3
 800330c:	4b1a      	ldr	r3, [pc, #104]	; (8003378 <UART_SetConfig+0x118>)
 800330e:	fba3 0302 	umull	r0, r3, r3, r2
 8003312:	095b      	lsrs	r3, r3, #5
 8003314:	2064      	movs	r0, #100	; 0x64
 8003316:	fb00 f303 	mul.w	r3, r0, r3
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	3332      	adds	r3, #50	; 0x32
 8003320:	4a15      	ldr	r2, [pc, #84]	; (8003378 <UART_SetConfig+0x118>)
 8003322:	fba2 2303 	umull	r2, r3, r2, r3
 8003326:	095b      	lsrs	r3, r3, #5
 8003328:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800332c:	4419      	add	r1, r3
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	4613      	mov	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	009a      	lsls	r2, r3, #2
 8003338:	441a      	add	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	fbb2 f2f3 	udiv	r2, r2, r3
 8003344:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <UART_SetConfig+0x118>)
 8003346:	fba3 0302 	umull	r0, r3, r3, r2
 800334a:	095b      	lsrs	r3, r3, #5
 800334c:	2064      	movs	r0, #100	; 0x64
 800334e:	fb00 f303 	mul.w	r3, r0, r3
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	3332      	adds	r3, #50	; 0x32
 8003358:	4a07      	ldr	r2, [pc, #28]	; (8003378 <UART_SetConfig+0x118>)
 800335a:	fba2 2303 	umull	r2, r3, r2, r3
 800335e:	095b      	lsrs	r3, r3, #5
 8003360:	f003 020f 	and.w	r2, r3, #15
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	440a      	add	r2, r1
 800336a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800336c:	bf00      	nop
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40013800 	.word	0x40013800
 8003378:	51eb851f 	.word	0x51eb851f

0800337c <__cvt>:
 800337c:	2b00      	cmp	r3, #0
 800337e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003382:	461f      	mov	r7, r3
 8003384:	bfbb      	ittet	lt
 8003386:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800338a:	461f      	movlt	r7, r3
 800338c:	2300      	movge	r3, #0
 800338e:	232d      	movlt	r3, #45	; 0x2d
 8003390:	b088      	sub	sp, #32
 8003392:	4614      	mov	r4, r2
 8003394:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003396:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003398:	7013      	strb	r3, [r2, #0]
 800339a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800339c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80033a0:	f023 0820 	bic.w	r8, r3, #32
 80033a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80033a8:	d005      	beq.n	80033b6 <__cvt+0x3a>
 80033aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80033ae:	d100      	bne.n	80033b2 <__cvt+0x36>
 80033b0:	3501      	adds	r5, #1
 80033b2:	2302      	movs	r3, #2
 80033b4:	e000      	b.n	80033b8 <__cvt+0x3c>
 80033b6:	2303      	movs	r3, #3
 80033b8:	aa07      	add	r2, sp, #28
 80033ba:	9204      	str	r2, [sp, #16]
 80033bc:	aa06      	add	r2, sp, #24
 80033be:	e9cd a202 	strd	sl, r2, [sp, #8]
 80033c2:	e9cd 3500 	strd	r3, r5, [sp]
 80033c6:	4622      	mov	r2, r4
 80033c8:	463b      	mov	r3, r7
 80033ca:	f000 fe71 	bl	80040b0 <_dtoa_r>
 80033ce:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80033d2:	4606      	mov	r6, r0
 80033d4:	d102      	bne.n	80033dc <__cvt+0x60>
 80033d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80033d8:	07db      	lsls	r3, r3, #31
 80033da:	d522      	bpl.n	8003422 <__cvt+0xa6>
 80033dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80033e0:	eb06 0905 	add.w	r9, r6, r5
 80033e4:	d110      	bne.n	8003408 <__cvt+0x8c>
 80033e6:	7833      	ldrb	r3, [r6, #0]
 80033e8:	2b30      	cmp	r3, #48	; 0x30
 80033ea:	d10a      	bne.n	8003402 <__cvt+0x86>
 80033ec:	2200      	movs	r2, #0
 80033ee:	2300      	movs	r3, #0
 80033f0:	4620      	mov	r0, r4
 80033f2:	4639      	mov	r1, r7
 80033f4:	f7fd fad8 	bl	80009a8 <__aeabi_dcmpeq>
 80033f8:	b918      	cbnz	r0, 8003402 <__cvt+0x86>
 80033fa:	f1c5 0501 	rsb	r5, r5, #1
 80033fe:	f8ca 5000 	str.w	r5, [sl]
 8003402:	f8da 3000 	ldr.w	r3, [sl]
 8003406:	4499      	add	r9, r3
 8003408:	2200      	movs	r2, #0
 800340a:	2300      	movs	r3, #0
 800340c:	4620      	mov	r0, r4
 800340e:	4639      	mov	r1, r7
 8003410:	f7fd faca 	bl	80009a8 <__aeabi_dcmpeq>
 8003414:	b108      	cbz	r0, 800341a <__cvt+0x9e>
 8003416:	f8cd 901c 	str.w	r9, [sp, #28]
 800341a:	2230      	movs	r2, #48	; 0x30
 800341c:	9b07      	ldr	r3, [sp, #28]
 800341e:	454b      	cmp	r3, r9
 8003420:	d307      	bcc.n	8003432 <__cvt+0xb6>
 8003422:	4630      	mov	r0, r6
 8003424:	9b07      	ldr	r3, [sp, #28]
 8003426:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003428:	1b9b      	subs	r3, r3, r6
 800342a:	6013      	str	r3, [r2, #0]
 800342c:	b008      	add	sp, #32
 800342e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003432:	1c59      	adds	r1, r3, #1
 8003434:	9107      	str	r1, [sp, #28]
 8003436:	701a      	strb	r2, [r3, #0]
 8003438:	e7f0      	b.n	800341c <__cvt+0xa0>

0800343a <__exponent>:
 800343a:	4603      	mov	r3, r0
 800343c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800343e:	2900      	cmp	r1, #0
 8003440:	f803 2b02 	strb.w	r2, [r3], #2
 8003444:	bfb6      	itet	lt
 8003446:	222d      	movlt	r2, #45	; 0x2d
 8003448:	222b      	movge	r2, #43	; 0x2b
 800344a:	4249      	neglt	r1, r1
 800344c:	2909      	cmp	r1, #9
 800344e:	7042      	strb	r2, [r0, #1]
 8003450:	dd2a      	ble.n	80034a8 <__exponent+0x6e>
 8003452:	f10d 0207 	add.w	r2, sp, #7
 8003456:	4617      	mov	r7, r2
 8003458:	260a      	movs	r6, #10
 800345a:	fb91 f5f6 	sdiv	r5, r1, r6
 800345e:	4694      	mov	ip, r2
 8003460:	fb06 1415 	mls	r4, r6, r5, r1
 8003464:	3430      	adds	r4, #48	; 0x30
 8003466:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800346a:	460c      	mov	r4, r1
 800346c:	2c63      	cmp	r4, #99	; 0x63
 800346e:	4629      	mov	r1, r5
 8003470:	f102 32ff 	add.w	r2, r2, #4294967295
 8003474:	dcf1      	bgt.n	800345a <__exponent+0x20>
 8003476:	3130      	adds	r1, #48	; 0x30
 8003478:	f1ac 0402 	sub.w	r4, ip, #2
 800347c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003480:	4622      	mov	r2, r4
 8003482:	1c41      	adds	r1, r0, #1
 8003484:	42ba      	cmp	r2, r7
 8003486:	d30a      	bcc.n	800349e <__exponent+0x64>
 8003488:	f10d 0209 	add.w	r2, sp, #9
 800348c:	eba2 020c 	sub.w	r2, r2, ip
 8003490:	42bc      	cmp	r4, r7
 8003492:	bf88      	it	hi
 8003494:	2200      	movhi	r2, #0
 8003496:	4413      	add	r3, r2
 8003498:	1a18      	subs	r0, r3, r0
 800349a:	b003      	add	sp, #12
 800349c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800349e:	f812 5b01 	ldrb.w	r5, [r2], #1
 80034a2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80034a6:	e7ed      	b.n	8003484 <__exponent+0x4a>
 80034a8:	2330      	movs	r3, #48	; 0x30
 80034aa:	3130      	adds	r1, #48	; 0x30
 80034ac:	7083      	strb	r3, [r0, #2]
 80034ae:	70c1      	strb	r1, [r0, #3]
 80034b0:	1d03      	adds	r3, r0, #4
 80034b2:	e7f1      	b.n	8003498 <__exponent+0x5e>

080034b4 <_printf_float>:
 80034b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034b8:	b091      	sub	sp, #68	; 0x44
 80034ba:	460c      	mov	r4, r1
 80034bc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80034c0:	4616      	mov	r6, r2
 80034c2:	461f      	mov	r7, r3
 80034c4:	4605      	mov	r5, r0
 80034c6:	f000 fce5 	bl	8003e94 <_localeconv_r>
 80034ca:	6803      	ldr	r3, [r0, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	9309      	str	r3, [sp, #36]	; 0x24
 80034d0:	f7fc fe3e 	bl	8000150 <strlen>
 80034d4:	2300      	movs	r3, #0
 80034d6:	930e      	str	r3, [sp, #56]	; 0x38
 80034d8:	f8d8 3000 	ldr.w	r3, [r8]
 80034dc:	900a      	str	r0, [sp, #40]	; 0x28
 80034de:	3307      	adds	r3, #7
 80034e0:	f023 0307 	bic.w	r3, r3, #7
 80034e4:	f103 0208 	add.w	r2, r3, #8
 80034e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80034ec:	f8d4 b000 	ldr.w	fp, [r4]
 80034f0:	f8c8 2000 	str.w	r2, [r8]
 80034f4:	e9d3 a800 	ldrd	sl, r8, [r3]
 80034f8:	4652      	mov	r2, sl
 80034fa:	4643      	mov	r3, r8
 80034fc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003500:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8003504:	930b      	str	r3, [sp, #44]	; 0x2c
 8003506:	f04f 32ff 	mov.w	r2, #4294967295
 800350a:	4650      	mov	r0, sl
 800350c:	4b9c      	ldr	r3, [pc, #624]	; (8003780 <_printf_float+0x2cc>)
 800350e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003510:	f7fd fa7c 	bl	8000a0c <__aeabi_dcmpun>
 8003514:	bb70      	cbnz	r0, 8003574 <_printf_float+0xc0>
 8003516:	f04f 32ff 	mov.w	r2, #4294967295
 800351a:	4650      	mov	r0, sl
 800351c:	4b98      	ldr	r3, [pc, #608]	; (8003780 <_printf_float+0x2cc>)
 800351e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003520:	f7fd fa56 	bl	80009d0 <__aeabi_dcmple>
 8003524:	bb30      	cbnz	r0, 8003574 <_printf_float+0xc0>
 8003526:	2200      	movs	r2, #0
 8003528:	2300      	movs	r3, #0
 800352a:	4650      	mov	r0, sl
 800352c:	4641      	mov	r1, r8
 800352e:	f7fd fa45 	bl	80009bc <__aeabi_dcmplt>
 8003532:	b110      	cbz	r0, 800353a <_printf_float+0x86>
 8003534:	232d      	movs	r3, #45	; 0x2d
 8003536:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800353a:	4a92      	ldr	r2, [pc, #584]	; (8003784 <_printf_float+0x2d0>)
 800353c:	4b92      	ldr	r3, [pc, #584]	; (8003788 <_printf_float+0x2d4>)
 800353e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003542:	bf94      	ite	ls
 8003544:	4690      	movls	r8, r2
 8003546:	4698      	movhi	r8, r3
 8003548:	2303      	movs	r3, #3
 800354a:	f04f 0a00 	mov.w	sl, #0
 800354e:	6123      	str	r3, [r4, #16]
 8003550:	f02b 0304 	bic.w	r3, fp, #4
 8003554:	6023      	str	r3, [r4, #0]
 8003556:	4633      	mov	r3, r6
 8003558:	4621      	mov	r1, r4
 800355a:	4628      	mov	r0, r5
 800355c:	9700      	str	r7, [sp, #0]
 800355e:	aa0f      	add	r2, sp, #60	; 0x3c
 8003560:	f000 f9d6 	bl	8003910 <_printf_common>
 8003564:	3001      	adds	r0, #1
 8003566:	f040 8090 	bne.w	800368a <_printf_float+0x1d6>
 800356a:	f04f 30ff 	mov.w	r0, #4294967295
 800356e:	b011      	add	sp, #68	; 0x44
 8003570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003574:	4652      	mov	r2, sl
 8003576:	4643      	mov	r3, r8
 8003578:	4650      	mov	r0, sl
 800357a:	4641      	mov	r1, r8
 800357c:	f7fd fa46 	bl	8000a0c <__aeabi_dcmpun>
 8003580:	b148      	cbz	r0, 8003596 <_printf_float+0xe2>
 8003582:	f1b8 0f00 	cmp.w	r8, #0
 8003586:	bfb8      	it	lt
 8003588:	232d      	movlt	r3, #45	; 0x2d
 800358a:	4a80      	ldr	r2, [pc, #512]	; (800378c <_printf_float+0x2d8>)
 800358c:	bfb8      	it	lt
 800358e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003592:	4b7f      	ldr	r3, [pc, #508]	; (8003790 <_printf_float+0x2dc>)
 8003594:	e7d3      	b.n	800353e <_printf_float+0x8a>
 8003596:	6863      	ldr	r3, [r4, #4]
 8003598:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800359c:	1c5a      	adds	r2, r3, #1
 800359e:	d142      	bne.n	8003626 <_printf_float+0x172>
 80035a0:	2306      	movs	r3, #6
 80035a2:	6063      	str	r3, [r4, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	9206      	str	r2, [sp, #24]
 80035a8:	aa0e      	add	r2, sp, #56	; 0x38
 80035aa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80035ae:	aa0d      	add	r2, sp, #52	; 0x34
 80035b0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80035b4:	9203      	str	r2, [sp, #12]
 80035b6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80035ba:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80035be:	6023      	str	r3, [r4, #0]
 80035c0:	6863      	ldr	r3, [r4, #4]
 80035c2:	4652      	mov	r2, sl
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	4628      	mov	r0, r5
 80035c8:	4643      	mov	r3, r8
 80035ca:	910b      	str	r1, [sp, #44]	; 0x2c
 80035cc:	f7ff fed6 	bl	800337c <__cvt>
 80035d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80035d2:	4680      	mov	r8, r0
 80035d4:	2947      	cmp	r1, #71	; 0x47
 80035d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80035d8:	d108      	bne.n	80035ec <_printf_float+0x138>
 80035da:	1cc8      	adds	r0, r1, #3
 80035dc:	db02      	blt.n	80035e4 <_printf_float+0x130>
 80035de:	6863      	ldr	r3, [r4, #4]
 80035e0:	4299      	cmp	r1, r3
 80035e2:	dd40      	ble.n	8003666 <_printf_float+0x1b2>
 80035e4:	f1a9 0902 	sub.w	r9, r9, #2
 80035e8:	fa5f f989 	uxtb.w	r9, r9
 80035ec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80035f0:	d81f      	bhi.n	8003632 <_printf_float+0x17e>
 80035f2:	464a      	mov	r2, r9
 80035f4:	3901      	subs	r1, #1
 80035f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80035fa:	910d      	str	r1, [sp, #52]	; 0x34
 80035fc:	f7ff ff1d 	bl	800343a <__exponent>
 8003600:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003602:	4682      	mov	sl, r0
 8003604:	1813      	adds	r3, r2, r0
 8003606:	2a01      	cmp	r2, #1
 8003608:	6123      	str	r3, [r4, #16]
 800360a:	dc02      	bgt.n	8003612 <_printf_float+0x15e>
 800360c:	6822      	ldr	r2, [r4, #0]
 800360e:	07d2      	lsls	r2, r2, #31
 8003610:	d501      	bpl.n	8003616 <_printf_float+0x162>
 8003612:	3301      	adds	r3, #1
 8003614:	6123      	str	r3, [r4, #16]
 8003616:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800361a:	2b00      	cmp	r3, #0
 800361c:	d09b      	beq.n	8003556 <_printf_float+0xa2>
 800361e:	232d      	movs	r3, #45	; 0x2d
 8003620:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003624:	e797      	b.n	8003556 <_printf_float+0xa2>
 8003626:	2947      	cmp	r1, #71	; 0x47
 8003628:	d1bc      	bne.n	80035a4 <_printf_float+0xf0>
 800362a:	2b00      	cmp	r3, #0
 800362c:	d1ba      	bne.n	80035a4 <_printf_float+0xf0>
 800362e:	2301      	movs	r3, #1
 8003630:	e7b7      	b.n	80035a2 <_printf_float+0xee>
 8003632:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003636:	d118      	bne.n	800366a <_printf_float+0x1b6>
 8003638:	2900      	cmp	r1, #0
 800363a:	6863      	ldr	r3, [r4, #4]
 800363c:	dd0b      	ble.n	8003656 <_printf_float+0x1a2>
 800363e:	6121      	str	r1, [r4, #16]
 8003640:	b913      	cbnz	r3, 8003648 <_printf_float+0x194>
 8003642:	6822      	ldr	r2, [r4, #0]
 8003644:	07d0      	lsls	r0, r2, #31
 8003646:	d502      	bpl.n	800364e <_printf_float+0x19a>
 8003648:	3301      	adds	r3, #1
 800364a:	440b      	add	r3, r1
 800364c:	6123      	str	r3, [r4, #16]
 800364e:	f04f 0a00 	mov.w	sl, #0
 8003652:	65a1      	str	r1, [r4, #88]	; 0x58
 8003654:	e7df      	b.n	8003616 <_printf_float+0x162>
 8003656:	b913      	cbnz	r3, 800365e <_printf_float+0x1aa>
 8003658:	6822      	ldr	r2, [r4, #0]
 800365a:	07d2      	lsls	r2, r2, #31
 800365c:	d501      	bpl.n	8003662 <_printf_float+0x1ae>
 800365e:	3302      	adds	r3, #2
 8003660:	e7f4      	b.n	800364c <_printf_float+0x198>
 8003662:	2301      	movs	r3, #1
 8003664:	e7f2      	b.n	800364c <_printf_float+0x198>
 8003666:	f04f 0967 	mov.w	r9, #103	; 0x67
 800366a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800366c:	4299      	cmp	r1, r3
 800366e:	db05      	blt.n	800367c <_printf_float+0x1c8>
 8003670:	6823      	ldr	r3, [r4, #0]
 8003672:	6121      	str	r1, [r4, #16]
 8003674:	07d8      	lsls	r0, r3, #31
 8003676:	d5ea      	bpl.n	800364e <_printf_float+0x19a>
 8003678:	1c4b      	adds	r3, r1, #1
 800367a:	e7e7      	b.n	800364c <_printf_float+0x198>
 800367c:	2900      	cmp	r1, #0
 800367e:	bfcc      	ite	gt
 8003680:	2201      	movgt	r2, #1
 8003682:	f1c1 0202 	rsble	r2, r1, #2
 8003686:	4413      	add	r3, r2
 8003688:	e7e0      	b.n	800364c <_printf_float+0x198>
 800368a:	6823      	ldr	r3, [r4, #0]
 800368c:	055a      	lsls	r2, r3, #21
 800368e:	d407      	bmi.n	80036a0 <_printf_float+0x1ec>
 8003690:	6923      	ldr	r3, [r4, #16]
 8003692:	4642      	mov	r2, r8
 8003694:	4631      	mov	r1, r6
 8003696:	4628      	mov	r0, r5
 8003698:	47b8      	blx	r7
 800369a:	3001      	adds	r0, #1
 800369c:	d12b      	bne.n	80036f6 <_printf_float+0x242>
 800369e:	e764      	b.n	800356a <_printf_float+0xb6>
 80036a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80036a4:	f240 80dd 	bls.w	8003862 <_printf_float+0x3ae>
 80036a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80036ac:	2200      	movs	r2, #0
 80036ae:	2300      	movs	r3, #0
 80036b0:	f7fd f97a 	bl	80009a8 <__aeabi_dcmpeq>
 80036b4:	2800      	cmp	r0, #0
 80036b6:	d033      	beq.n	8003720 <_printf_float+0x26c>
 80036b8:	2301      	movs	r3, #1
 80036ba:	4631      	mov	r1, r6
 80036bc:	4628      	mov	r0, r5
 80036be:	4a35      	ldr	r2, [pc, #212]	; (8003794 <_printf_float+0x2e0>)
 80036c0:	47b8      	blx	r7
 80036c2:	3001      	adds	r0, #1
 80036c4:	f43f af51 	beq.w	800356a <_printf_float+0xb6>
 80036c8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80036cc:	429a      	cmp	r2, r3
 80036ce:	db02      	blt.n	80036d6 <_printf_float+0x222>
 80036d0:	6823      	ldr	r3, [r4, #0]
 80036d2:	07d8      	lsls	r0, r3, #31
 80036d4:	d50f      	bpl.n	80036f6 <_printf_float+0x242>
 80036d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80036da:	4631      	mov	r1, r6
 80036dc:	4628      	mov	r0, r5
 80036de:	47b8      	blx	r7
 80036e0:	3001      	adds	r0, #1
 80036e2:	f43f af42 	beq.w	800356a <_printf_float+0xb6>
 80036e6:	f04f 0800 	mov.w	r8, #0
 80036ea:	f104 091a 	add.w	r9, r4, #26
 80036ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80036f0:	3b01      	subs	r3, #1
 80036f2:	4543      	cmp	r3, r8
 80036f4:	dc09      	bgt.n	800370a <_printf_float+0x256>
 80036f6:	6823      	ldr	r3, [r4, #0]
 80036f8:	079b      	lsls	r3, r3, #30
 80036fa:	f100 8104 	bmi.w	8003906 <_printf_float+0x452>
 80036fe:	68e0      	ldr	r0, [r4, #12]
 8003700:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003702:	4298      	cmp	r0, r3
 8003704:	bfb8      	it	lt
 8003706:	4618      	movlt	r0, r3
 8003708:	e731      	b.n	800356e <_printf_float+0xba>
 800370a:	2301      	movs	r3, #1
 800370c:	464a      	mov	r2, r9
 800370e:	4631      	mov	r1, r6
 8003710:	4628      	mov	r0, r5
 8003712:	47b8      	blx	r7
 8003714:	3001      	adds	r0, #1
 8003716:	f43f af28 	beq.w	800356a <_printf_float+0xb6>
 800371a:	f108 0801 	add.w	r8, r8, #1
 800371e:	e7e6      	b.n	80036ee <_printf_float+0x23a>
 8003720:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003722:	2b00      	cmp	r3, #0
 8003724:	dc38      	bgt.n	8003798 <_printf_float+0x2e4>
 8003726:	2301      	movs	r3, #1
 8003728:	4631      	mov	r1, r6
 800372a:	4628      	mov	r0, r5
 800372c:	4a19      	ldr	r2, [pc, #100]	; (8003794 <_printf_float+0x2e0>)
 800372e:	47b8      	blx	r7
 8003730:	3001      	adds	r0, #1
 8003732:	f43f af1a 	beq.w	800356a <_printf_float+0xb6>
 8003736:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800373a:	4313      	orrs	r3, r2
 800373c:	d102      	bne.n	8003744 <_printf_float+0x290>
 800373e:	6823      	ldr	r3, [r4, #0]
 8003740:	07d9      	lsls	r1, r3, #31
 8003742:	d5d8      	bpl.n	80036f6 <_printf_float+0x242>
 8003744:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003748:	4631      	mov	r1, r6
 800374a:	4628      	mov	r0, r5
 800374c:	47b8      	blx	r7
 800374e:	3001      	adds	r0, #1
 8003750:	f43f af0b 	beq.w	800356a <_printf_float+0xb6>
 8003754:	f04f 0900 	mov.w	r9, #0
 8003758:	f104 0a1a 	add.w	sl, r4, #26
 800375c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800375e:	425b      	negs	r3, r3
 8003760:	454b      	cmp	r3, r9
 8003762:	dc01      	bgt.n	8003768 <_printf_float+0x2b4>
 8003764:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003766:	e794      	b.n	8003692 <_printf_float+0x1de>
 8003768:	2301      	movs	r3, #1
 800376a:	4652      	mov	r2, sl
 800376c:	4631      	mov	r1, r6
 800376e:	4628      	mov	r0, r5
 8003770:	47b8      	blx	r7
 8003772:	3001      	adds	r0, #1
 8003774:	f43f aef9 	beq.w	800356a <_printf_float+0xb6>
 8003778:	f109 0901 	add.w	r9, r9, #1
 800377c:	e7ee      	b.n	800375c <_printf_float+0x2a8>
 800377e:	bf00      	nop
 8003780:	7fefffff 	.word	0x7fefffff
 8003784:	080060f2 	.word	0x080060f2
 8003788:	080060f6 	.word	0x080060f6
 800378c:	080060fa 	.word	0x080060fa
 8003790:	080060fe 	.word	0x080060fe
 8003794:	08006102 	.word	0x08006102
 8003798:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800379a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800379c:	429a      	cmp	r2, r3
 800379e:	bfa8      	it	ge
 80037a0:	461a      	movge	r2, r3
 80037a2:	2a00      	cmp	r2, #0
 80037a4:	4691      	mov	r9, r2
 80037a6:	dc37      	bgt.n	8003818 <_printf_float+0x364>
 80037a8:	f04f 0b00 	mov.w	fp, #0
 80037ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80037b0:	f104 021a 	add.w	r2, r4, #26
 80037b4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80037b8:	ebaa 0309 	sub.w	r3, sl, r9
 80037bc:	455b      	cmp	r3, fp
 80037be:	dc33      	bgt.n	8003828 <_printf_float+0x374>
 80037c0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80037c4:	429a      	cmp	r2, r3
 80037c6:	db3b      	blt.n	8003840 <_printf_float+0x38c>
 80037c8:	6823      	ldr	r3, [r4, #0]
 80037ca:	07da      	lsls	r2, r3, #31
 80037cc:	d438      	bmi.n	8003840 <_printf_float+0x38c>
 80037ce:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80037d2:	eba2 0903 	sub.w	r9, r2, r3
 80037d6:	eba2 020a 	sub.w	r2, r2, sl
 80037da:	4591      	cmp	r9, r2
 80037dc:	bfa8      	it	ge
 80037de:	4691      	movge	r9, r2
 80037e0:	f1b9 0f00 	cmp.w	r9, #0
 80037e4:	dc34      	bgt.n	8003850 <_printf_float+0x39c>
 80037e6:	f04f 0800 	mov.w	r8, #0
 80037ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80037ee:	f104 0a1a 	add.w	sl, r4, #26
 80037f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80037f6:	1a9b      	subs	r3, r3, r2
 80037f8:	eba3 0309 	sub.w	r3, r3, r9
 80037fc:	4543      	cmp	r3, r8
 80037fe:	f77f af7a 	ble.w	80036f6 <_printf_float+0x242>
 8003802:	2301      	movs	r3, #1
 8003804:	4652      	mov	r2, sl
 8003806:	4631      	mov	r1, r6
 8003808:	4628      	mov	r0, r5
 800380a:	47b8      	blx	r7
 800380c:	3001      	adds	r0, #1
 800380e:	f43f aeac 	beq.w	800356a <_printf_float+0xb6>
 8003812:	f108 0801 	add.w	r8, r8, #1
 8003816:	e7ec      	b.n	80037f2 <_printf_float+0x33e>
 8003818:	4613      	mov	r3, r2
 800381a:	4631      	mov	r1, r6
 800381c:	4642      	mov	r2, r8
 800381e:	4628      	mov	r0, r5
 8003820:	47b8      	blx	r7
 8003822:	3001      	adds	r0, #1
 8003824:	d1c0      	bne.n	80037a8 <_printf_float+0x2f4>
 8003826:	e6a0      	b.n	800356a <_printf_float+0xb6>
 8003828:	2301      	movs	r3, #1
 800382a:	4631      	mov	r1, r6
 800382c:	4628      	mov	r0, r5
 800382e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003830:	47b8      	blx	r7
 8003832:	3001      	adds	r0, #1
 8003834:	f43f ae99 	beq.w	800356a <_printf_float+0xb6>
 8003838:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800383a:	f10b 0b01 	add.w	fp, fp, #1
 800383e:	e7b9      	b.n	80037b4 <_printf_float+0x300>
 8003840:	4631      	mov	r1, r6
 8003842:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003846:	4628      	mov	r0, r5
 8003848:	47b8      	blx	r7
 800384a:	3001      	adds	r0, #1
 800384c:	d1bf      	bne.n	80037ce <_printf_float+0x31a>
 800384e:	e68c      	b.n	800356a <_printf_float+0xb6>
 8003850:	464b      	mov	r3, r9
 8003852:	4631      	mov	r1, r6
 8003854:	4628      	mov	r0, r5
 8003856:	eb08 020a 	add.w	r2, r8, sl
 800385a:	47b8      	blx	r7
 800385c:	3001      	adds	r0, #1
 800385e:	d1c2      	bne.n	80037e6 <_printf_float+0x332>
 8003860:	e683      	b.n	800356a <_printf_float+0xb6>
 8003862:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003864:	2a01      	cmp	r2, #1
 8003866:	dc01      	bgt.n	800386c <_printf_float+0x3b8>
 8003868:	07db      	lsls	r3, r3, #31
 800386a:	d539      	bpl.n	80038e0 <_printf_float+0x42c>
 800386c:	2301      	movs	r3, #1
 800386e:	4642      	mov	r2, r8
 8003870:	4631      	mov	r1, r6
 8003872:	4628      	mov	r0, r5
 8003874:	47b8      	blx	r7
 8003876:	3001      	adds	r0, #1
 8003878:	f43f ae77 	beq.w	800356a <_printf_float+0xb6>
 800387c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003880:	4631      	mov	r1, r6
 8003882:	4628      	mov	r0, r5
 8003884:	47b8      	blx	r7
 8003886:	3001      	adds	r0, #1
 8003888:	f43f ae6f 	beq.w	800356a <_printf_float+0xb6>
 800388c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003890:	2200      	movs	r2, #0
 8003892:	2300      	movs	r3, #0
 8003894:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8003898:	f7fd f886 	bl	80009a8 <__aeabi_dcmpeq>
 800389c:	b9d8      	cbnz	r0, 80038d6 <_printf_float+0x422>
 800389e:	f109 33ff 	add.w	r3, r9, #4294967295
 80038a2:	f108 0201 	add.w	r2, r8, #1
 80038a6:	4631      	mov	r1, r6
 80038a8:	4628      	mov	r0, r5
 80038aa:	47b8      	blx	r7
 80038ac:	3001      	adds	r0, #1
 80038ae:	d10e      	bne.n	80038ce <_printf_float+0x41a>
 80038b0:	e65b      	b.n	800356a <_printf_float+0xb6>
 80038b2:	2301      	movs	r3, #1
 80038b4:	464a      	mov	r2, r9
 80038b6:	4631      	mov	r1, r6
 80038b8:	4628      	mov	r0, r5
 80038ba:	47b8      	blx	r7
 80038bc:	3001      	adds	r0, #1
 80038be:	f43f ae54 	beq.w	800356a <_printf_float+0xb6>
 80038c2:	f108 0801 	add.w	r8, r8, #1
 80038c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80038c8:	3b01      	subs	r3, #1
 80038ca:	4543      	cmp	r3, r8
 80038cc:	dcf1      	bgt.n	80038b2 <_printf_float+0x3fe>
 80038ce:	4653      	mov	r3, sl
 80038d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80038d4:	e6de      	b.n	8003694 <_printf_float+0x1e0>
 80038d6:	f04f 0800 	mov.w	r8, #0
 80038da:	f104 091a 	add.w	r9, r4, #26
 80038de:	e7f2      	b.n	80038c6 <_printf_float+0x412>
 80038e0:	2301      	movs	r3, #1
 80038e2:	4642      	mov	r2, r8
 80038e4:	e7df      	b.n	80038a6 <_printf_float+0x3f2>
 80038e6:	2301      	movs	r3, #1
 80038e8:	464a      	mov	r2, r9
 80038ea:	4631      	mov	r1, r6
 80038ec:	4628      	mov	r0, r5
 80038ee:	47b8      	blx	r7
 80038f0:	3001      	adds	r0, #1
 80038f2:	f43f ae3a 	beq.w	800356a <_printf_float+0xb6>
 80038f6:	f108 0801 	add.w	r8, r8, #1
 80038fa:	68e3      	ldr	r3, [r4, #12]
 80038fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80038fe:	1a5b      	subs	r3, r3, r1
 8003900:	4543      	cmp	r3, r8
 8003902:	dcf0      	bgt.n	80038e6 <_printf_float+0x432>
 8003904:	e6fb      	b.n	80036fe <_printf_float+0x24a>
 8003906:	f04f 0800 	mov.w	r8, #0
 800390a:	f104 0919 	add.w	r9, r4, #25
 800390e:	e7f4      	b.n	80038fa <_printf_float+0x446>

08003910 <_printf_common>:
 8003910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003914:	4616      	mov	r6, r2
 8003916:	4699      	mov	r9, r3
 8003918:	688a      	ldr	r2, [r1, #8]
 800391a:	690b      	ldr	r3, [r1, #16]
 800391c:	4607      	mov	r7, r0
 800391e:	4293      	cmp	r3, r2
 8003920:	bfb8      	it	lt
 8003922:	4613      	movlt	r3, r2
 8003924:	6033      	str	r3, [r6, #0]
 8003926:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800392a:	460c      	mov	r4, r1
 800392c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003930:	b10a      	cbz	r2, 8003936 <_printf_common+0x26>
 8003932:	3301      	adds	r3, #1
 8003934:	6033      	str	r3, [r6, #0]
 8003936:	6823      	ldr	r3, [r4, #0]
 8003938:	0699      	lsls	r1, r3, #26
 800393a:	bf42      	ittt	mi
 800393c:	6833      	ldrmi	r3, [r6, #0]
 800393e:	3302      	addmi	r3, #2
 8003940:	6033      	strmi	r3, [r6, #0]
 8003942:	6825      	ldr	r5, [r4, #0]
 8003944:	f015 0506 	ands.w	r5, r5, #6
 8003948:	d106      	bne.n	8003958 <_printf_common+0x48>
 800394a:	f104 0a19 	add.w	sl, r4, #25
 800394e:	68e3      	ldr	r3, [r4, #12]
 8003950:	6832      	ldr	r2, [r6, #0]
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	42ab      	cmp	r3, r5
 8003956:	dc2b      	bgt.n	80039b0 <_printf_common+0xa0>
 8003958:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800395c:	1e13      	subs	r3, r2, #0
 800395e:	6822      	ldr	r2, [r4, #0]
 8003960:	bf18      	it	ne
 8003962:	2301      	movne	r3, #1
 8003964:	0692      	lsls	r2, r2, #26
 8003966:	d430      	bmi.n	80039ca <_printf_common+0xba>
 8003968:	4649      	mov	r1, r9
 800396a:	4638      	mov	r0, r7
 800396c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003970:	47c0      	blx	r8
 8003972:	3001      	adds	r0, #1
 8003974:	d023      	beq.n	80039be <_printf_common+0xae>
 8003976:	6823      	ldr	r3, [r4, #0]
 8003978:	6922      	ldr	r2, [r4, #16]
 800397a:	f003 0306 	and.w	r3, r3, #6
 800397e:	2b04      	cmp	r3, #4
 8003980:	bf14      	ite	ne
 8003982:	2500      	movne	r5, #0
 8003984:	6833      	ldreq	r3, [r6, #0]
 8003986:	f04f 0600 	mov.w	r6, #0
 800398a:	bf08      	it	eq
 800398c:	68e5      	ldreq	r5, [r4, #12]
 800398e:	f104 041a 	add.w	r4, r4, #26
 8003992:	bf08      	it	eq
 8003994:	1aed      	subeq	r5, r5, r3
 8003996:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800399a:	bf08      	it	eq
 800399c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039a0:	4293      	cmp	r3, r2
 80039a2:	bfc4      	itt	gt
 80039a4:	1a9b      	subgt	r3, r3, r2
 80039a6:	18ed      	addgt	r5, r5, r3
 80039a8:	42b5      	cmp	r5, r6
 80039aa:	d11a      	bne.n	80039e2 <_printf_common+0xd2>
 80039ac:	2000      	movs	r0, #0
 80039ae:	e008      	b.n	80039c2 <_printf_common+0xb2>
 80039b0:	2301      	movs	r3, #1
 80039b2:	4652      	mov	r2, sl
 80039b4:	4649      	mov	r1, r9
 80039b6:	4638      	mov	r0, r7
 80039b8:	47c0      	blx	r8
 80039ba:	3001      	adds	r0, #1
 80039bc:	d103      	bne.n	80039c6 <_printf_common+0xb6>
 80039be:	f04f 30ff 	mov.w	r0, #4294967295
 80039c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039c6:	3501      	adds	r5, #1
 80039c8:	e7c1      	b.n	800394e <_printf_common+0x3e>
 80039ca:	2030      	movs	r0, #48	; 0x30
 80039cc:	18e1      	adds	r1, r4, r3
 80039ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80039d8:	4422      	add	r2, r4
 80039da:	3302      	adds	r3, #2
 80039dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80039e0:	e7c2      	b.n	8003968 <_printf_common+0x58>
 80039e2:	2301      	movs	r3, #1
 80039e4:	4622      	mov	r2, r4
 80039e6:	4649      	mov	r1, r9
 80039e8:	4638      	mov	r0, r7
 80039ea:	47c0      	blx	r8
 80039ec:	3001      	adds	r0, #1
 80039ee:	d0e6      	beq.n	80039be <_printf_common+0xae>
 80039f0:	3601      	adds	r6, #1
 80039f2:	e7d9      	b.n	80039a8 <_printf_common+0x98>

080039f4 <_printf_i>:
 80039f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039f8:	7e0f      	ldrb	r7, [r1, #24]
 80039fa:	4691      	mov	r9, r2
 80039fc:	2f78      	cmp	r7, #120	; 0x78
 80039fe:	4680      	mov	r8, r0
 8003a00:	460c      	mov	r4, r1
 8003a02:	469a      	mov	sl, r3
 8003a04:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003a06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003a0a:	d807      	bhi.n	8003a1c <_printf_i+0x28>
 8003a0c:	2f62      	cmp	r7, #98	; 0x62
 8003a0e:	d80a      	bhi.n	8003a26 <_printf_i+0x32>
 8003a10:	2f00      	cmp	r7, #0
 8003a12:	f000 80d5 	beq.w	8003bc0 <_printf_i+0x1cc>
 8003a16:	2f58      	cmp	r7, #88	; 0x58
 8003a18:	f000 80c1 	beq.w	8003b9e <_printf_i+0x1aa>
 8003a1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a24:	e03a      	b.n	8003a9c <_printf_i+0xa8>
 8003a26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a2a:	2b15      	cmp	r3, #21
 8003a2c:	d8f6      	bhi.n	8003a1c <_printf_i+0x28>
 8003a2e:	a101      	add	r1, pc, #4	; (adr r1, 8003a34 <_printf_i+0x40>)
 8003a30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a34:	08003a8d 	.word	0x08003a8d
 8003a38:	08003aa1 	.word	0x08003aa1
 8003a3c:	08003a1d 	.word	0x08003a1d
 8003a40:	08003a1d 	.word	0x08003a1d
 8003a44:	08003a1d 	.word	0x08003a1d
 8003a48:	08003a1d 	.word	0x08003a1d
 8003a4c:	08003aa1 	.word	0x08003aa1
 8003a50:	08003a1d 	.word	0x08003a1d
 8003a54:	08003a1d 	.word	0x08003a1d
 8003a58:	08003a1d 	.word	0x08003a1d
 8003a5c:	08003a1d 	.word	0x08003a1d
 8003a60:	08003ba7 	.word	0x08003ba7
 8003a64:	08003acd 	.word	0x08003acd
 8003a68:	08003b61 	.word	0x08003b61
 8003a6c:	08003a1d 	.word	0x08003a1d
 8003a70:	08003a1d 	.word	0x08003a1d
 8003a74:	08003bc9 	.word	0x08003bc9
 8003a78:	08003a1d 	.word	0x08003a1d
 8003a7c:	08003acd 	.word	0x08003acd
 8003a80:	08003a1d 	.word	0x08003a1d
 8003a84:	08003a1d 	.word	0x08003a1d
 8003a88:	08003b69 	.word	0x08003b69
 8003a8c:	682b      	ldr	r3, [r5, #0]
 8003a8e:	1d1a      	adds	r2, r3, #4
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	602a      	str	r2, [r5, #0]
 8003a94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e0a0      	b.n	8003be2 <_printf_i+0x1ee>
 8003aa0:	6820      	ldr	r0, [r4, #0]
 8003aa2:	682b      	ldr	r3, [r5, #0]
 8003aa4:	0607      	lsls	r7, r0, #24
 8003aa6:	f103 0104 	add.w	r1, r3, #4
 8003aaa:	6029      	str	r1, [r5, #0]
 8003aac:	d501      	bpl.n	8003ab2 <_printf_i+0xbe>
 8003aae:	681e      	ldr	r6, [r3, #0]
 8003ab0:	e003      	b.n	8003aba <_printf_i+0xc6>
 8003ab2:	0646      	lsls	r6, r0, #25
 8003ab4:	d5fb      	bpl.n	8003aae <_printf_i+0xba>
 8003ab6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003aba:	2e00      	cmp	r6, #0
 8003abc:	da03      	bge.n	8003ac6 <_printf_i+0xd2>
 8003abe:	232d      	movs	r3, #45	; 0x2d
 8003ac0:	4276      	negs	r6, r6
 8003ac2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ac6:	230a      	movs	r3, #10
 8003ac8:	4859      	ldr	r0, [pc, #356]	; (8003c30 <_printf_i+0x23c>)
 8003aca:	e012      	b.n	8003af2 <_printf_i+0xfe>
 8003acc:	682b      	ldr	r3, [r5, #0]
 8003ace:	6820      	ldr	r0, [r4, #0]
 8003ad0:	1d19      	adds	r1, r3, #4
 8003ad2:	6029      	str	r1, [r5, #0]
 8003ad4:	0605      	lsls	r5, r0, #24
 8003ad6:	d501      	bpl.n	8003adc <_printf_i+0xe8>
 8003ad8:	681e      	ldr	r6, [r3, #0]
 8003ada:	e002      	b.n	8003ae2 <_printf_i+0xee>
 8003adc:	0641      	lsls	r1, r0, #25
 8003ade:	d5fb      	bpl.n	8003ad8 <_printf_i+0xe4>
 8003ae0:	881e      	ldrh	r6, [r3, #0]
 8003ae2:	2f6f      	cmp	r7, #111	; 0x6f
 8003ae4:	bf0c      	ite	eq
 8003ae6:	2308      	moveq	r3, #8
 8003ae8:	230a      	movne	r3, #10
 8003aea:	4851      	ldr	r0, [pc, #324]	; (8003c30 <_printf_i+0x23c>)
 8003aec:	2100      	movs	r1, #0
 8003aee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003af2:	6865      	ldr	r5, [r4, #4]
 8003af4:	2d00      	cmp	r5, #0
 8003af6:	bfa8      	it	ge
 8003af8:	6821      	ldrge	r1, [r4, #0]
 8003afa:	60a5      	str	r5, [r4, #8]
 8003afc:	bfa4      	itt	ge
 8003afe:	f021 0104 	bicge.w	r1, r1, #4
 8003b02:	6021      	strge	r1, [r4, #0]
 8003b04:	b90e      	cbnz	r6, 8003b0a <_printf_i+0x116>
 8003b06:	2d00      	cmp	r5, #0
 8003b08:	d04b      	beq.n	8003ba2 <_printf_i+0x1ae>
 8003b0a:	4615      	mov	r5, r2
 8003b0c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003b10:	fb03 6711 	mls	r7, r3, r1, r6
 8003b14:	5dc7      	ldrb	r7, [r0, r7]
 8003b16:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003b1a:	4637      	mov	r7, r6
 8003b1c:	42bb      	cmp	r3, r7
 8003b1e:	460e      	mov	r6, r1
 8003b20:	d9f4      	bls.n	8003b0c <_printf_i+0x118>
 8003b22:	2b08      	cmp	r3, #8
 8003b24:	d10b      	bne.n	8003b3e <_printf_i+0x14a>
 8003b26:	6823      	ldr	r3, [r4, #0]
 8003b28:	07de      	lsls	r6, r3, #31
 8003b2a:	d508      	bpl.n	8003b3e <_printf_i+0x14a>
 8003b2c:	6923      	ldr	r3, [r4, #16]
 8003b2e:	6861      	ldr	r1, [r4, #4]
 8003b30:	4299      	cmp	r1, r3
 8003b32:	bfde      	ittt	le
 8003b34:	2330      	movle	r3, #48	; 0x30
 8003b36:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003b3a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003b3e:	1b52      	subs	r2, r2, r5
 8003b40:	6122      	str	r2, [r4, #16]
 8003b42:	464b      	mov	r3, r9
 8003b44:	4621      	mov	r1, r4
 8003b46:	4640      	mov	r0, r8
 8003b48:	f8cd a000 	str.w	sl, [sp]
 8003b4c:	aa03      	add	r2, sp, #12
 8003b4e:	f7ff fedf 	bl	8003910 <_printf_common>
 8003b52:	3001      	adds	r0, #1
 8003b54:	d14a      	bne.n	8003bec <_printf_i+0x1f8>
 8003b56:	f04f 30ff 	mov.w	r0, #4294967295
 8003b5a:	b004      	add	sp, #16
 8003b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	f043 0320 	orr.w	r3, r3, #32
 8003b66:	6023      	str	r3, [r4, #0]
 8003b68:	2778      	movs	r7, #120	; 0x78
 8003b6a:	4832      	ldr	r0, [pc, #200]	; (8003c34 <_printf_i+0x240>)
 8003b6c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003b70:	6823      	ldr	r3, [r4, #0]
 8003b72:	6829      	ldr	r1, [r5, #0]
 8003b74:	061f      	lsls	r7, r3, #24
 8003b76:	f851 6b04 	ldr.w	r6, [r1], #4
 8003b7a:	d402      	bmi.n	8003b82 <_printf_i+0x18e>
 8003b7c:	065f      	lsls	r7, r3, #25
 8003b7e:	bf48      	it	mi
 8003b80:	b2b6      	uxthmi	r6, r6
 8003b82:	07df      	lsls	r7, r3, #31
 8003b84:	bf48      	it	mi
 8003b86:	f043 0320 	orrmi.w	r3, r3, #32
 8003b8a:	6029      	str	r1, [r5, #0]
 8003b8c:	bf48      	it	mi
 8003b8e:	6023      	strmi	r3, [r4, #0]
 8003b90:	b91e      	cbnz	r6, 8003b9a <_printf_i+0x1a6>
 8003b92:	6823      	ldr	r3, [r4, #0]
 8003b94:	f023 0320 	bic.w	r3, r3, #32
 8003b98:	6023      	str	r3, [r4, #0]
 8003b9a:	2310      	movs	r3, #16
 8003b9c:	e7a6      	b.n	8003aec <_printf_i+0xf8>
 8003b9e:	4824      	ldr	r0, [pc, #144]	; (8003c30 <_printf_i+0x23c>)
 8003ba0:	e7e4      	b.n	8003b6c <_printf_i+0x178>
 8003ba2:	4615      	mov	r5, r2
 8003ba4:	e7bd      	b.n	8003b22 <_printf_i+0x12e>
 8003ba6:	682b      	ldr	r3, [r5, #0]
 8003ba8:	6826      	ldr	r6, [r4, #0]
 8003baa:	1d18      	adds	r0, r3, #4
 8003bac:	6961      	ldr	r1, [r4, #20]
 8003bae:	6028      	str	r0, [r5, #0]
 8003bb0:	0635      	lsls	r5, r6, #24
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	d501      	bpl.n	8003bba <_printf_i+0x1c6>
 8003bb6:	6019      	str	r1, [r3, #0]
 8003bb8:	e002      	b.n	8003bc0 <_printf_i+0x1cc>
 8003bba:	0670      	lsls	r0, r6, #25
 8003bbc:	d5fb      	bpl.n	8003bb6 <_printf_i+0x1c2>
 8003bbe:	8019      	strh	r1, [r3, #0]
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	4615      	mov	r5, r2
 8003bc4:	6123      	str	r3, [r4, #16]
 8003bc6:	e7bc      	b.n	8003b42 <_printf_i+0x14e>
 8003bc8:	682b      	ldr	r3, [r5, #0]
 8003bca:	2100      	movs	r1, #0
 8003bcc:	1d1a      	adds	r2, r3, #4
 8003bce:	602a      	str	r2, [r5, #0]
 8003bd0:	681d      	ldr	r5, [r3, #0]
 8003bd2:	6862      	ldr	r2, [r4, #4]
 8003bd4:	4628      	mov	r0, r5
 8003bd6:	f000 f9d4 	bl	8003f82 <memchr>
 8003bda:	b108      	cbz	r0, 8003be0 <_printf_i+0x1ec>
 8003bdc:	1b40      	subs	r0, r0, r5
 8003bde:	6060      	str	r0, [r4, #4]
 8003be0:	6863      	ldr	r3, [r4, #4]
 8003be2:	6123      	str	r3, [r4, #16]
 8003be4:	2300      	movs	r3, #0
 8003be6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bea:	e7aa      	b.n	8003b42 <_printf_i+0x14e>
 8003bec:	462a      	mov	r2, r5
 8003bee:	4649      	mov	r1, r9
 8003bf0:	4640      	mov	r0, r8
 8003bf2:	6923      	ldr	r3, [r4, #16]
 8003bf4:	47d0      	blx	sl
 8003bf6:	3001      	adds	r0, #1
 8003bf8:	d0ad      	beq.n	8003b56 <_printf_i+0x162>
 8003bfa:	6823      	ldr	r3, [r4, #0]
 8003bfc:	079b      	lsls	r3, r3, #30
 8003bfe:	d413      	bmi.n	8003c28 <_printf_i+0x234>
 8003c00:	68e0      	ldr	r0, [r4, #12]
 8003c02:	9b03      	ldr	r3, [sp, #12]
 8003c04:	4298      	cmp	r0, r3
 8003c06:	bfb8      	it	lt
 8003c08:	4618      	movlt	r0, r3
 8003c0a:	e7a6      	b.n	8003b5a <_printf_i+0x166>
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	4632      	mov	r2, r6
 8003c10:	4649      	mov	r1, r9
 8003c12:	4640      	mov	r0, r8
 8003c14:	47d0      	blx	sl
 8003c16:	3001      	adds	r0, #1
 8003c18:	d09d      	beq.n	8003b56 <_printf_i+0x162>
 8003c1a:	3501      	adds	r5, #1
 8003c1c:	68e3      	ldr	r3, [r4, #12]
 8003c1e:	9903      	ldr	r1, [sp, #12]
 8003c20:	1a5b      	subs	r3, r3, r1
 8003c22:	42ab      	cmp	r3, r5
 8003c24:	dcf2      	bgt.n	8003c0c <_printf_i+0x218>
 8003c26:	e7eb      	b.n	8003c00 <_printf_i+0x20c>
 8003c28:	2500      	movs	r5, #0
 8003c2a:	f104 0619 	add.w	r6, r4, #25
 8003c2e:	e7f5      	b.n	8003c1c <_printf_i+0x228>
 8003c30:	08006104 	.word	0x08006104
 8003c34:	08006115 	.word	0x08006115

08003c38 <std>:
 8003c38:	2300      	movs	r3, #0
 8003c3a:	b510      	push	{r4, lr}
 8003c3c:	4604      	mov	r4, r0
 8003c3e:	e9c0 3300 	strd	r3, r3, [r0]
 8003c42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c46:	6083      	str	r3, [r0, #8]
 8003c48:	8181      	strh	r1, [r0, #12]
 8003c4a:	6643      	str	r3, [r0, #100]	; 0x64
 8003c4c:	81c2      	strh	r2, [r0, #14]
 8003c4e:	6183      	str	r3, [r0, #24]
 8003c50:	4619      	mov	r1, r3
 8003c52:	2208      	movs	r2, #8
 8003c54:	305c      	adds	r0, #92	; 0x5c
 8003c56:	f000 f914 	bl	8003e82 <memset>
 8003c5a:	4b0d      	ldr	r3, [pc, #52]	; (8003c90 <std+0x58>)
 8003c5c:	6224      	str	r4, [r4, #32]
 8003c5e:	6263      	str	r3, [r4, #36]	; 0x24
 8003c60:	4b0c      	ldr	r3, [pc, #48]	; (8003c94 <std+0x5c>)
 8003c62:	62a3      	str	r3, [r4, #40]	; 0x28
 8003c64:	4b0c      	ldr	r3, [pc, #48]	; (8003c98 <std+0x60>)
 8003c66:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003c68:	4b0c      	ldr	r3, [pc, #48]	; (8003c9c <std+0x64>)
 8003c6a:	6323      	str	r3, [r4, #48]	; 0x30
 8003c6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ca0 <std+0x68>)
 8003c6e:	429c      	cmp	r4, r3
 8003c70:	d006      	beq.n	8003c80 <std+0x48>
 8003c72:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003c76:	4294      	cmp	r4, r2
 8003c78:	d002      	beq.n	8003c80 <std+0x48>
 8003c7a:	33d0      	adds	r3, #208	; 0xd0
 8003c7c:	429c      	cmp	r4, r3
 8003c7e:	d105      	bne.n	8003c8c <std+0x54>
 8003c80:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c88:	f000 b978 	b.w	8003f7c <__retarget_lock_init_recursive>
 8003c8c:	bd10      	pop	{r4, pc}
 8003c8e:	bf00      	nop
 8003c90:	08003dfd 	.word	0x08003dfd
 8003c94:	08003e1f 	.word	0x08003e1f
 8003c98:	08003e57 	.word	0x08003e57
 8003c9c:	08003e7b 	.word	0x08003e7b
 8003ca0:	200002ec 	.word	0x200002ec

08003ca4 <stdio_exit_handler>:
 8003ca4:	4a02      	ldr	r2, [pc, #8]	; (8003cb0 <stdio_exit_handler+0xc>)
 8003ca6:	4903      	ldr	r1, [pc, #12]	; (8003cb4 <stdio_exit_handler+0x10>)
 8003ca8:	4803      	ldr	r0, [pc, #12]	; (8003cb8 <stdio_exit_handler+0x14>)
 8003caa:	f000 b869 	b.w	8003d80 <_fwalk_sglue>
 8003cae:	bf00      	nop
 8003cb0:	20000018 	.word	0x20000018
 8003cb4:	08005915 	.word	0x08005915
 8003cb8:	20000024 	.word	0x20000024

08003cbc <cleanup_stdio>:
 8003cbc:	6841      	ldr	r1, [r0, #4]
 8003cbe:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <cleanup_stdio+0x34>)
 8003cc0:	b510      	push	{r4, lr}
 8003cc2:	4299      	cmp	r1, r3
 8003cc4:	4604      	mov	r4, r0
 8003cc6:	d001      	beq.n	8003ccc <cleanup_stdio+0x10>
 8003cc8:	f001 fe24 	bl	8005914 <_fflush_r>
 8003ccc:	68a1      	ldr	r1, [r4, #8]
 8003cce:	4b09      	ldr	r3, [pc, #36]	; (8003cf4 <cleanup_stdio+0x38>)
 8003cd0:	4299      	cmp	r1, r3
 8003cd2:	d002      	beq.n	8003cda <cleanup_stdio+0x1e>
 8003cd4:	4620      	mov	r0, r4
 8003cd6:	f001 fe1d 	bl	8005914 <_fflush_r>
 8003cda:	68e1      	ldr	r1, [r4, #12]
 8003cdc:	4b06      	ldr	r3, [pc, #24]	; (8003cf8 <cleanup_stdio+0x3c>)
 8003cde:	4299      	cmp	r1, r3
 8003ce0:	d004      	beq.n	8003cec <cleanup_stdio+0x30>
 8003ce2:	4620      	mov	r0, r4
 8003ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ce8:	f001 be14 	b.w	8005914 <_fflush_r>
 8003cec:	bd10      	pop	{r4, pc}
 8003cee:	bf00      	nop
 8003cf0:	200002ec 	.word	0x200002ec
 8003cf4:	20000354 	.word	0x20000354
 8003cf8:	200003bc 	.word	0x200003bc

08003cfc <global_stdio_init.part.0>:
 8003cfc:	b510      	push	{r4, lr}
 8003cfe:	4b0b      	ldr	r3, [pc, #44]	; (8003d2c <global_stdio_init.part.0+0x30>)
 8003d00:	4c0b      	ldr	r4, [pc, #44]	; (8003d30 <global_stdio_init.part.0+0x34>)
 8003d02:	4a0c      	ldr	r2, [pc, #48]	; (8003d34 <global_stdio_init.part.0+0x38>)
 8003d04:	4620      	mov	r0, r4
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	2104      	movs	r1, #4
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f7ff ff94 	bl	8003c38 <std>
 8003d10:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003d14:	2201      	movs	r2, #1
 8003d16:	2109      	movs	r1, #9
 8003d18:	f7ff ff8e 	bl	8003c38 <std>
 8003d1c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003d20:	2202      	movs	r2, #2
 8003d22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d26:	2112      	movs	r1, #18
 8003d28:	f7ff bf86 	b.w	8003c38 <std>
 8003d2c:	20000424 	.word	0x20000424
 8003d30:	200002ec 	.word	0x200002ec
 8003d34:	08003ca5 	.word	0x08003ca5

08003d38 <__sfp_lock_acquire>:
 8003d38:	4801      	ldr	r0, [pc, #4]	; (8003d40 <__sfp_lock_acquire+0x8>)
 8003d3a:	f000 b920 	b.w	8003f7e <__retarget_lock_acquire_recursive>
 8003d3e:	bf00      	nop
 8003d40:	2000042d 	.word	0x2000042d

08003d44 <__sfp_lock_release>:
 8003d44:	4801      	ldr	r0, [pc, #4]	; (8003d4c <__sfp_lock_release+0x8>)
 8003d46:	f000 b91b 	b.w	8003f80 <__retarget_lock_release_recursive>
 8003d4a:	bf00      	nop
 8003d4c:	2000042d 	.word	0x2000042d

08003d50 <__sinit>:
 8003d50:	b510      	push	{r4, lr}
 8003d52:	4604      	mov	r4, r0
 8003d54:	f7ff fff0 	bl	8003d38 <__sfp_lock_acquire>
 8003d58:	6a23      	ldr	r3, [r4, #32]
 8003d5a:	b11b      	cbz	r3, 8003d64 <__sinit+0x14>
 8003d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d60:	f7ff bff0 	b.w	8003d44 <__sfp_lock_release>
 8003d64:	4b04      	ldr	r3, [pc, #16]	; (8003d78 <__sinit+0x28>)
 8003d66:	6223      	str	r3, [r4, #32]
 8003d68:	4b04      	ldr	r3, [pc, #16]	; (8003d7c <__sinit+0x2c>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d1f5      	bne.n	8003d5c <__sinit+0xc>
 8003d70:	f7ff ffc4 	bl	8003cfc <global_stdio_init.part.0>
 8003d74:	e7f2      	b.n	8003d5c <__sinit+0xc>
 8003d76:	bf00      	nop
 8003d78:	08003cbd 	.word	0x08003cbd
 8003d7c:	20000424 	.word	0x20000424

08003d80 <_fwalk_sglue>:
 8003d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d84:	4607      	mov	r7, r0
 8003d86:	4688      	mov	r8, r1
 8003d88:	4614      	mov	r4, r2
 8003d8a:	2600      	movs	r6, #0
 8003d8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003d90:	f1b9 0901 	subs.w	r9, r9, #1
 8003d94:	d505      	bpl.n	8003da2 <_fwalk_sglue+0x22>
 8003d96:	6824      	ldr	r4, [r4, #0]
 8003d98:	2c00      	cmp	r4, #0
 8003d9a:	d1f7      	bne.n	8003d8c <_fwalk_sglue+0xc>
 8003d9c:	4630      	mov	r0, r6
 8003d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003da2:	89ab      	ldrh	r3, [r5, #12]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d907      	bls.n	8003db8 <_fwalk_sglue+0x38>
 8003da8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003dac:	3301      	adds	r3, #1
 8003dae:	d003      	beq.n	8003db8 <_fwalk_sglue+0x38>
 8003db0:	4629      	mov	r1, r5
 8003db2:	4638      	mov	r0, r7
 8003db4:	47c0      	blx	r8
 8003db6:	4306      	orrs	r6, r0
 8003db8:	3568      	adds	r5, #104	; 0x68
 8003dba:	e7e9      	b.n	8003d90 <_fwalk_sglue+0x10>

08003dbc <siprintf>:
 8003dbc:	b40e      	push	{r1, r2, r3}
 8003dbe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003dc2:	b500      	push	{lr}
 8003dc4:	b09c      	sub	sp, #112	; 0x70
 8003dc6:	ab1d      	add	r3, sp, #116	; 0x74
 8003dc8:	9002      	str	r0, [sp, #8]
 8003dca:	9006      	str	r0, [sp, #24]
 8003dcc:	9107      	str	r1, [sp, #28]
 8003dce:	9104      	str	r1, [sp, #16]
 8003dd0:	4808      	ldr	r0, [pc, #32]	; (8003df4 <siprintf+0x38>)
 8003dd2:	4909      	ldr	r1, [pc, #36]	; (8003df8 <siprintf+0x3c>)
 8003dd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dd8:	9105      	str	r1, [sp, #20]
 8003dda:	6800      	ldr	r0, [r0, #0]
 8003ddc:	a902      	add	r1, sp, #8
 8003dde:	9301      	str	r3, [sp, #4]
 8003de0:	f001 fc18 	bl	8005614 <_svfiprintf_r>
 8003de4:	2200      	movs	r2, #0
 8003de6:	9b02      	ldr	r3, [sp, #8]
 8003de8:	701a      	strb	r2, [r3, #0]
 8003dea:	b01c      	add	sp, #112	; 0x70
 8003dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8003df0:	b003      	add	sp, #12
 8003df2:	4770      	bx	lr
 8003df4:	20000070 	.word	0x20000070
 8003df8:	ffff0208 	.word	0xffff0208

08003dfc <__sread>:
 8003dfc:	b510      	push	{r4, lr}
 8003dfe:	460c      	mov	r4, r1
 8003e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e04:	f000 f86c 	bl	8003ee0 <_read_r>
 8003e08:	2800      	cmp	r0, #0
 8003e0a:	bfab      	itete	ge
 8003e0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003e0e:	89a3      	ldrhlt	r3, [r4, #12]
 8003e10:	181b      	addge	r3, r3, r0
 8003e12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003e16:	bfac      	ite	ge
 8003e18:	6563      	strge	r3, [r4, #84]	; 0x54
 8003e1a:	81a3      	strhlt	r3, [r4, #12]
 8003e1c:	bd10      	pop	{r4, pc}

08003e1e <__swrite>:
 8003e1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e22:	461f      	mov	r7, r3
 8003e24:	898b      	ldrh	r3, [r1, #12]
 8003e26:	4605      	mov	r5, r0
 8003e28:	05db      	lsls	r3, r3, #23
 8003e2a:	460c      	mov	r4, r1
 8003e2c:	4616      	mov	r6, r2
 8003e2e:	d505      	bpl.n	8003e3c <__swrite+0x1e>
 8003e30:	2302      	movs	r3, #2
 8003e32:	2200      	movs	r2, #0
 8003e34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e38:	f000 f840 	bl	8003ebc <_lseek_r>
 8003e3c:	89a3      	ldrh	r3, [r4, #12]
 8003e3e:	4632      	mov	r2, r6
 8003e40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e44:	81a3      	strh	r3, [r4, #12]
 8003e46:	4628      	mov	r0, r5
 8003e48:	463b      	mov	r3, r7
 8003e4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e52:	f000 b857 	b.w	8003f04 <_write_r>

08003e56 <__sseek>:
 8003e56:	b510      	push	{r4, lr}
 8003e58:	460c      	mov	r4, r1
 8003e5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e5e:	f000 f82d 	bl	8003ebc <_lseek_r>
 8003e62:	1c43      	adds	r3, r0, #1
 8003e64:	89a3      	ldrh	r3, [r4, #12]
 8003e66:	bf15      	itete	ne
 8003e68:	6560      	strne	r0, [r4, #84]	; 0x54
 8003e6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003e6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003e72:	81a3      	strheq	r3, [r4, #12]
 8003e74:	bf18      	it	ne
 8003e76:	81a3      	strhne	r3, [r4, #12]
 8003e78:	bd10      	pop	{r4, pc}

08003e7a <__sclose>:
 8003e7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e7e:	f000 b80d 	b.w	8003e9c <_close_r>

08003e82 <memset>:
 8003e82:	4603      	mov	r3, r0
 8003e84:	4402      	add	r2, r0
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d100      	bne.n	8003e8c <memset+0xa>
 8003e8a:	4770      	bx	lr
 8003e8c:	f803 1b01 	strb.w	r1, [r3], #1
 8003e90:	e7f9      	b.n	8003e86 <memset+0x4>
	...

08003e94 <_localeconv_r>:
 8003e94:	4800      	ldr	r0, [pc, #0]	; (8003e98 <_localeconv_r+0x4>)
 8003e96:	4770      	bx	lr
 8003e98:	20000164 	.word	0x20000164

08003e9c <_close_r>:
 8003e9c:	b538      	push	{r3, r4, r5, lr}
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	4d05      	ldr	r5, [pc, #20]	; (8003eb8 <_close_r+0x1c>)
 8003ea2:	4604      	mov	r4, r0
 8003ea4:	4608      	mov	r0, r1
 8003ea6:	602b      	str	r3, [r5, #0]
 8003ea8:	f7fd fb6f 	bl	800158a <_close>
 8003eac:	1c43      	adds	r3, r0, #1
 8003eae:	d102      	bne.n	8003eb6 <_close_r+0x1a>
 8003eb0:	682b      	ldr	r3, [r5, #0]
 8003eb2:	b103      	cbz	r3, 8003eb6 <_close_r+0x1a>
 8003eb4:	6023      	str	r3, [r4, #0]
 8003eb6:	bd38      	pop	{r3, r4, r5, pc}
 8003eb8:	20000428 	.word	0x20000428

08003ebc <_lseek_r>:
 8003ebc:	b538      	push	{r3, r4, r5, lr}
 8003ebe:	4604      	mov	r4, r0
 8003ec0:	4608      	mov	r0, r1
 8003ec2:	4611      	mov	r1, r2
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	4d05      	ldr	r5, [pc, #20]	; (8003edc <_lseek_r+0x20>)
 8003ec8:	602a      	str	r2, [r5, #0]
 8003eca:	461a      	mov	r2, r3
 8003ecc:	f7fd fb81 	bl	80015d2 <_lseek>
 8003ed0:	1c43      	adds	r3, r0, #1
 8003ed2:	d102      	bne.n	8003eda <_lseek_r+0x1e>
 8003ed4:	682b      	ldr	r3, [r5, #0]
 8003ed6:	b103      	cbz	r3, 8003eda <_lseek_r+0x1e>
 8003ed8:	6023      	str	r3, [r4, #0]
 8003eda:	bd38      	pop	{r3, r4, r5, pc}
 8003edc:	20000428 	.word	0x20000428

08003ee0 <_read_r>:
 8003ee0:	b538      	push	{r3, r4, r5, lr}
 8003ee2:	4604      	mov	r4, r0
 8003ee4:	4608      	mov	r0, r1
 8003ee6:	4611      	mov	r1, r2
 8003ee8:	2200      	movs	r2, #0
 8003eea:	4d05      	ldr	r5, [pc, #20]	; (8003f00 <_read_r+0x20>)
 8003eec:	602a      	str	r2, [r5, #0]
 8003eee:	461a      	mov	r2, r3
 8003ef0:	f7fd fb12 	bl	8001518 <_read>
 8003ef4:	1c43      	adds	r3, r0, #1
 8003ef6:	d102      	bne.n	8003efe <_read_r+0x1e>
 8003ef8:	682b      	ldr	r3, [r5, #0]
 8003efa:	b103      	cbz	r3, 8003efe <_read_r+0x1e>
 8003efc:	6023      	str	r3, [r4, #0]
 8003efe:	bd38      	pop	{r3, r4, r5, pc}
 8003f00:	20000428 	.word	0x20000428

08003f04 <_write_r>:
 8003f04:	b538      	push	{r3, r4, r5, lr}
 8003f06:	4604      	mov	r4, r0
 8003f08:	4608      	mov	r0, r1
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	4d05      	ldr	r5, [pc, #20]	; (8003f24 <_write_r+0x20>)
 8003f10:	602a      	str	r2, [r5, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	f7fd fb1d 	bl	8001552 <_write>
 8003f18:	1c43      	adds	r3, r0, #1
 8003f1a:	d102      	bne.n	8003f22 <_write_r+0x1e>
 8003f1c:	682b      	ldr	r3, [r5, #0]
 8003f1e:	b103      	cbz	r3, 8003f22 <_write_r+0x1e>
 8003f20:	6023      	str	r3, [r4, #0]
 8003f22:	bd38      	pop	{r3, r4, r5, pc}
 8003f24:	20000428 	.word	0x20000428

08003f28 <__errno>:
 8003f28:	4b01      	ldr	r3, [pc, #4]	; (8003f30 <__errno+0x8>)
 8003f2a:	6818      	ldr	r0, [r3, #0]
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	20000070 	.word	0x20000070

08003f34 <__libc_init_array>:
 8003f34:	b570      	push	{r4, r5, r6, lr}
 8003f36:	2600      	movs	r6, #0
 8003f38:	4d0c      	ldr	r5, [pc, #48]	; (8003f6c <__libc_init_array+0x38>)
 8003f3a:	4c0d      	ldr	r4, [pc, #52]	; (8003f70 <__libc_init_array+0x3c>)
 8003f3c:	1b64      	subs	r4, r4, r5
 8003f3e:	10a4      	asrs	r4, r4, #2
 8003f40:	42a6      	cmp	r6, r4
 8003f42:	d109      	bne.n	8003f58 <__libc_init_array+0x24>
 8003f44:	f002 f886 	bl	8006054 <_init>
 8003f48:	2600      	movs	r6, #0
 8003f4a:	4d0a      	ldr	r5, [pc, #40]	; (8003f74 <__libc_init_array+0x40>)
 8003f4c:	4c0a      	ldr	r4, [pc, #40]	; (8003f78 <__libc_init_array+0x44>)
 8003f4e:	1b64      	subs	r4, r4, r5
 8003f50:	10a4      	asrs	r4, r4, #2
 8003f52:	42a6      	cmp	r6, r4
 8003f54:	d105      	bne.n	8003f62 <__libc_init_array+0x2e>
 8003f56:	bd70      	pop	{r4, r5, r6, pc}
 8003f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f5c:	4798      	blx	r3
 8003f5e:	3601      	adds	r6, #1
 8003f60:	e7ee      	b.n	8003f40 <__libc_init_array+0xc>
 8003f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f66:	4798      	blx	r3
 8003f68:	3601      	adds	r6, #1
 8003f6a:	e7f2      	b.n	8003f52 <__libc_init_array+0x1e>
 8003f6c:	08006464 	.word	0x08006464
 8003f70:	08006464 	.word	0x08006464
 8003f74:	08006464 	.word	0x08006464
 8003f78:	08006468 	.word	0x08006468

08003f7c <__retarget_lock_init_recursive>:
 8003f7c:	4770      	bx	lr

08003f7e <__retarget_lock_acquire_recursive>:
 8003f7e:	4770      	bx	lr

08003f80 <__retarget_lock_release_recursive>:
 8003f80:	4770      	bx	lr

08003f82 <memchr>:
 8003f82:	4603      	mov	r3, r0
 8003f84:	b510      	push	{r4, lr}
 8003f86:	b2c9      	uxtb	r1, r1
 8003f88:	4402      	add	r2, r0
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	d101      	bne.n	8003f94 <memchr+0x12>
 8003f90:	2000      	movs	r0, #0
 8003f92:	e003      	b.n	8003f9c <memchr+0x1a>
 8003f94:	7804      	ldrb	r4, [r0, #0]
 8003f96:	3301      	adds	r3, #1
 8003f98:	428c      	cmp	r4, r1
 8003f9a:	d1f6      	bne.n	8003f8a <memchr+0x8>
 8003f9c:	bd10      	pop	{r4, pc}

08003f9e <quorem>:
 8003f9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fa2:	6903      	ldr	r3, [r0, #16]
 8003fa4:	690c      	ldr	r4, [r1, #16]
 8003fa6:	4607      	mov	r7, r0
 8003fa8:	42a3      	cmp	r3, r4
 8003faa:	db7f      	blt.n	80040ac <quorem+0x10e>
 8003fac:	3c01      	subs	r4, #1
 8003fae:	f100 0514 	add.w	r5, r0, #20
 8003fb2:	f101 0814 	add.w	r8, r1, #20
 8003fb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003fba:	9301      	str	r3, [sp, #4]
 8003fbc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003fc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8003fcc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003fd0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003fd4:	d331      	bcc.n	800403a <quorem+0x9c>
 8003fd6:	f04f 0e00 	mov.w	lr, #0
 8003fda:	4640      	mov	r0, r8
 8003fdc:	46ac      	mov	ip, r5
 8003fde:	46f2      	mov	sl, lr
 8003fe0:	f850 2b04 	ldr.w	r2, [r0], #4
 8003fe4:	b293      	uxth	r3, r2
 8003fe6:	fb06 e303 	mla	r3, r6, r3, lr
 8003fea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003fee:	0c1a      	lsrs	r2, r3, #16
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	fb06 220e 	mla	r2, r6, lr, r2
 8003ff6:	ebaa 0303 	sub.w	r3, sl, r3
 8003ffa:	f8dc a000 	ldr.w	sl, [ip]
 8003ffe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004002:	fa1f fa8a 	uxth.w	sl, sl
 8004006:	4453      	add	r3, sl
 8004008:	f8dc a000 	ldr.w	sl, [ip]
 800400c:	b292      	uxth	r2, r2
 800400e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004012:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004016:	b29b      	uxth	r3, r3
 8004018:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800401c:	4581      	cmp	r9, r0
 800401e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004022:	f84c 3b04 	str.w	r3, [ip], #4
 8004026:	d2db      	bcs.n	8003fe0 <quorem+0x42>
 8004028:	f855 300b 	ldr.w	r3, [r5, fp]
 800402c:	b92b      	cbnz	r3, 800403a <quorem+0x9c>
 800402e:	9b01      	ldr	r3, [sp, #4]
 8004030:	3b04      	subs	r3, #4
 8004032:	429d      	cmp	r5, r3
 8004034:	461a      	mov	r2, r3
 8004036:	d32d      	bcc.n	8004094 <quorem+0xf6>
 8004038:	613c      	str	r4, [r7, #16]
 800403a:	4638      	mov	r0, r7
 800403c:	f001 f992 	bl	8005364 <__mcmp>
 8004040:	2800      	cmp	r0, #0
 8004042:	db23      	blt.n	800408c <quorem+0xee>
 8004044:	4629      	mov	r1, r5
 8004046:	2000      	movs	r0, #0
 8004048:	3601      	adds	r6, #1
 800404a:	f858 2b04 	ldr.w	r2, [r8], #4
 800404e:	f8d1 c000 	ldr.w	ip, [r1]
 8004052:	b293      	uxth	r3, r2
 8004054:	1ac3      	subs	r3, r0, r3
 8004056:	0c12      	lsrs	r2, r2, #16
 8004058:	fa1f f08c 	uxth.w	r0, ip
 800405c:	4403      	add	r3, r0
 800405e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004062:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004066:	b29b      	uxth	r3, r3
 8004068:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800406c:	45c1      	cmp	r9, r8
 800406e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004072:	f841 3b04 	str.w	r3, [r1], #4
 8004076:	d2e8      	bcs.n	800404a <quorem+0xac>
 8004078:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800407c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004080:	b922      	cbnz	r2, 800408c <quorem+0xee>
 8004082:	3b04      	subs	r3, #4
 8004084:	429d      	cmp	r5, r3
 8004086:	461a      	mov	r2, r3
 8004088:	d30a      	bcc.n	80040a0 <quorem+0x102>
 800408a:	613c      	str	r4, [r7, #16]
 800408c:	4630      	mov	r0, r6
 800408e:	b003      	add	sp, #12
 8004090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004094:	6812      	ldr	r2, [r2, #0]
 8004096:	3b04      	subs	r3, #4
 8004098:	2a00      	cmp	r2, #0
 800409a:	d1cd      	bne.n	8004038 <quorem+0x9a>
 800409c:	3c01      	subs	r4, #1
 800409e:	e7c8      	b.n	8004032 <quorem+0x94>
 80040a0:	6812      	ldr	r2, [r2, #0]
 80040a2:	3b04      	subs	r3, #4
 80040a4:	2a00      	cmp	r2, #0
 80040a6:	d1f0      	bne.n	800408a <quorem+0xec>
 80040a8:	3c01      	subs	r4, #1
 80040aa:	e7eb      	b.n	8004084 <quorem+0xe6>
 80040ac:	2000      	movs	r0, #0
 80040ae:	e7ee      	b.n	800408e <quorem+0xf0>

080040b0 <_dtoa_r>:
 80040b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040b4:	4616      	mov	r6, r2
 80040b6:	461f      	mov	r7, r3
 80040b8:	69c4      	ldr	r4, [r0, #28]
 80040ba:	b099      	sub	sp, #100	; 0x64
 80040bc:	4605      	mov	r5, r0
 80040be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80040c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80040c6:	b974      	cbnz	r4, 80040e6 <_dtoa_r+0x36>
 80040c8:	2010      	movs	r0, #16
 80040ca:	f000 fe1d 	bl	8004d08 <malloc>
 80040ce:	4602      	mov	r2, r0
 80040d0:	61e8      	str	r0, [r5, #28]
 80040d2:	b920      	cbnz	r0, 80040de <_dtoa_r+0x2e>
 80040d4:	21ef      	movs	r1, #239	; 0xef
 80040d6:	4bac      	ldr	r3, [pc, #688]	; (8004388 <_dtoa_r+0x2d8>)
 80040d8:	48ac      	ldr	r0, [pc, #688]	; (800438c <_dtoa_r+0x2dc>)
 80040da:	f001 fc7b 	bl	80059d4 <__assert_func>
 80040de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80040e2:	6004      	str	r4, [r0, #0]
 80040e4:	60c4      	str	r4, [r0, #12]
 80040e6:	69eb      	ldr	r3, [r5, #28]
 80040e8:	6819      	ldr	r1, [r3, #0]
 80040ea:	b151      	cbz	r1, 8004102 <_dtoa_r+0x52>
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	2301      	movs	r3, #1
 80040f0:	4093      	lsls	r3, r2
 80040f2:	604a      	str	r2, [r1, #4]
 80040f4:	608b      	str	r3, [r1, #8]
 80040f6:	4628      	mov	r0, r5
 80040f8:	f000 fefa 	bl	8004ef0 <_Bfree>
 80040fc:	2200      	movs	r2, #0
 80040fe:	69eb      	ldr	r3, [r5, #28]
 8004100:	601a      	str	r2, [r3, #0]
 8004102:	1e3b      	subs	r3, r7, #0
 8004104:	bfaf      	iteee	ge
 8004106:	2300      	movge	r3, #0
 8004108:	2201      	movlt	r2, #1
 800410a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800410e:	9305      	strlt	r3, [sp, #20]
 8004110:	bfa8      	it	ge
 8004112:	f8c8 3000 	strge.w	r3, [r8]
 8004116:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800411a:	4b9d      	ldr	r3, [pc, #628]	; (8004390 <_dtoa_r+0x2e0>)
 800411c:	bfb8      	it	lt
 800411e:	f8c8 2000 	strlt.w	r2, [r8]
 8004122:	ea33 0309 	bics.w	r3, r3, r9
 8004126:	d119      	bne.n	800415c <_dtoa_r+0xac>
 8004128:	f242 730f 	movw	r3, #9999	; 0x270f
 800412c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800412e:	6013      	str	r3, [r2, #0]
 8004130:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004134:	4333      	orrs	r3, r6
 8004136:	f000 8589 	beq.w	8004c4c <_dtoa_r+0xb9c>
 800413a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800413c:	b953      	cbnz	r3, 8004154 <_dtoa_r+0xa4>
 800413e:	4b95      	ldr	r3, [pc, #596]	; (8004394 <_dtoa_r+0x2e4>)
 8004140:	e023      	b.n	800418a <_dtoa_r+0xda>
 8004142:	4b95      	ldr	r3, [pc, #596]	; (8004398 <_dtoa_r+0x2e8>)
 8004144:	9303      	str	r3, [sp, #12]
 8004146:	3308      	adds	r3, #8
 8004148:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800414a:	6013      	str	r3, [r2, #0]
 800414c:	9803      	ldr	r0, [sp, #12]
 800414e:	b019      	add	sp, #100	; 0x64
 8004150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004154:	4b8f      	ldr	r3, [pc, #572]	; (8004394 <_dtoa_r+0x2e4>)
 8004156:	9303      	str	r3, [sp, #12]
 8004158:	3303      	adds	r3, #3
 800415a:	e7f5      	b.n	8004148 <_dtoa_r+0x98>
 800415c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004160:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004164:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004168:	2200      	movs	r2, #0
 800416a:	2300      	movs	r3, #0
 800416c:	f7fc fc1c 	bl	80009a8 <__aeabi_dcmpeq>
 8004170:	4680      	mov	r8, r0
 8004172:	b160      	cbz	r0, 800418e <_dtoa_r+0xde>
 8004174:	2301      	movs	r3, #1
 8004176:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004178:	6013      	str	r3, [r2, #0]
 800417a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800417c:	2b00      	cmp	r3, #0
 800417e:	f000 8562 	beq.w	8004c46 <_dtoa_r+0xb96>
 8004182:	4b86      	ldr	r3, [pc, #536]	; (800439c <_dtoa_r+0x2ec>)
 8004184:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	3b01      	subs	r3, #1
 800418a:	9303      	str	r3, [sp, #12]
 800418c:	e7de      	b.n	800414c <_dtoa_r+0x9c>
 800418e:	ab16      	add	r3, sp, #88	; 0x58
 8004190:	9301      	str	r3, [sp, #4]
 8004192:	ab17      	add	r3, sp, #92	; 0x5c
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	4628      	mov	r0, r5
 8004198:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800419c:	f001 f98a 	bl	80054b4 <__d2b>
 80041a0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80041a4:	4682      	mov	sl, r0
 80041a6:	2c00      	cmp	r4, #0
 80041a8:	d07e      	beq.n	80042a8 <_dtoa_r+0x1f8>
 80041aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80041ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80041b0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80041b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041b8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80041bc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80041c0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80041c4:	4619      	mov	r1, r3
 80041c6:	2200      	movs	r2, #0
 80041c8:	4b75      	ldr	r3, [pc, #468]	; (80043a0 <_dtoa_r+0x2f0>)
 80041ca:	f7fb ffcd 	bl	8000168 <__aeabi_dsub>
 80041ce:	a368      	add	r3, pc, #416	; (adr r3, 8004370 <_dtoa_r+0x2c0>)
 80041d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d4:	f7fc f980 	bl	80004d8 <__aeabi_dmul>
 80041d8:	a367      	add	r3, pc, #412	; (adr r3, 8004378 <_dtoa_r+0x2c8>)
 80041da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041de:	f7fb ffc5 	bl	800016c <__adddf3>
 80041e2:	4606      	mov	r6, r0
 80041e4:	4620      	mov	r0, r4
 80041e6:	460f      	mov	r7, r1
 80041e8:	f7fc f90c 	bl	8000404 <__aeabi_i2d>
 80041ec:	a364      	add	r3, pc, #400	; (adr r3, 8004380 <_dtoa_r+0x2d0>)
 80041ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f2:	f7fc f971 	bl	80004d8 <__aeabi_dmul>
 80041f6:	4602      	mov	r2, r0
 80041f8:	460b      	mov	r3, r1
 80041fa:	4630      	mov	r0, r6
 80041fc:	4639      	mov	r1, r7
 80041fe:	f7fb ffb5 	bl	800016c <__adddf3>
 8004202:	4606      	mov	r6, r0
 8004204:	460f      	mov	r7, r1
 8004206:	f7fc fc17 	bl	8000a38 <__aeabi_d2iz>
 800420a:	2200      	movs	r2, #0
 800420c:	4683      	mov	fp, r0
 800420e:	2300      	movs	r3, #0
 8004210:	4630      	mov	r0, r6
 8004212:	4639      	mov	r1, r7
 8004214:	f7fc fbd2 	bl	80009bc <__aeabi_dcmplt>
 8004218:	b148      	cbz	r0, 800422e <_dtoa_r+0x17e>
 800421a:	4658      	mov	r0, fp
 800421c:	f7fc f8f2 	bl	8000404 <__aeabi_i2d>
 8004220:	4632      	mov	r2, r6
 8004222:	463b      	mov	r3, r7
 8004224:	f7fc fbc0 	bl	80009a8 <__aeabi_dcmpeq>
 8004228:	b908      	cbnz	r0, 800422e <_dtoa_r+0x17e>
 800422a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800422e:	f1bb 0f16 	cmp.w	fp, #22
 8004232:	d857      	bhi.n	80042e4 <_dtoa_r+0x234>
 8004234:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004238:	4b5a      	ldr	r3, [pc, #360]	; (80043a4 <_dtoa_r+0x2f4>)
 800423a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800423e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004242:	f7fc fbbb 	bl	80009bc <__aeabi_dcmplt>
 8004246:	2800      	cmp	r0, #0
 8004248:	d04e      	beq.n	80042e8 <_dtoa_r+0x238>
 800424a:	2300      	movs	r3, #0
 800424c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004250:	930f      	str	r3, [sp, #60]	; 0x3c
 8004252:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004254:	1b1b      	subs	r3, r3, r4
 8004256:	1e5a      	subs	r2, r3, #1
 8004258:	bf46      	itte	mi
 800425a:	f1c3 0901 	rsbmi	r9, r3, #1
 800425e:	2300      	movmi	r3, #0
 8004260:	f04f 0900 	movpl.w	r9, #0
 8004264:	9209      	str	r2, [sp, #36]	; 0x24
 8004266:	bf48      	it	mi
 8004268:	9309      	strmi	r3, [sp, #36]	; 0x24
 800426a:	f1bb 0f00 	cmp.w	fp, #0
 800426e:	db3d      	blt.n	80042ec <_dtoa_r+0x23c>
 8004270:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004272:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8004276:	445b      	add	r3, fp
 8004278:	9309      	str	r3, [sp, #36]	; 0x24
 800427a:	2300      	movs	r3, #0
 800427c:	930a      	str	r3, [sp, #40]	; 0x28
 800427e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004280:	2b09      	cmp	r3, #9
 8004282:	d867      	bhi.n	8004354 <_dtoa_r+0x2a4>
 8004284:	2b05      	cmp	r3, #5
 8004286:	bfc4      	itt	gt
 8004288:	3b04      	subgt	r3, #4
 800428a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800428c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800428e:	bfc8      	it	gt
 8004290:	2400      	movgt	r4, #0
 8004292:	f1a3 0302 	sub.w	r3, r3, #2
 8004296:	bfd8      	it	le
 8004298:	2401      	movle	r4, #1
 800429a:	2b03      	cmp	r3, #3
 800429c:	f200 8086 	bhi.w	80043ac <_dtoa_r+0x2fc>
 80042a0:	e8df f003 	tbb	[pc, r3]
 80042a4:	5637392c 	.word	0x5637392c
 80042a8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80042ac:	441c      	add	r4, r3
 80042ae:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80042b2:	2b20      	cmp	r3, #32
 80042b4:	bfc1      	itttt	gt
 80042b6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80042ba:	fa09 f903 	lslgt.w	r9, r9, r3
 80042be:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80042c2:	fa26 f303 	lsrgt.w	r3, r6, r3
 80042c6:	bfd6      	itet	le
 80042c8:	f1c3 0320 	rsble	r3, r3, #32
 80042cc:	ea49 0003 	orrgt.w	r0, r9, r3
 80042d0:	fa06 f003 	lslle.w	r0, r6, r3
 80042d4:	f7fc f886 	bl	80003e4 <__aeabi_ui2d>
 80042d8:	2201      	movs	r2, #1
 80042da:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80042de:	3c01      	subs	r4, #1
 80042e0:	9213      	str	r2, [sp, #76]	; 0x4c
 80042e2:	e76f      	b.n	80041c4 <_dtoa_r+0x114>
 80042e4:	2301      	movs	r3, #1
 80042e6:	e7b3      	b.n	8004250 <_dtoa_r+0x1a0>
 80042e8:	900f      	str	r0, [sp, #60]	; 0x3c
 80042ea:	e7b2      	b.n	8004252 <_dtoa_r+0x1a2>
 80042ec:	f1cb 0300 	rsb	r3, fp, #0
 80042f0:	930a      	str	r3, [sp, #40]	; 0x28
 80042f2:	2300      	movs	r3, #0
 80042f4:	eba9 090b 	sub.w	r9, r9, fp
 80042f8:	930e      	str	r3, [sp, #56]	; 0x38
 80042fa:	e7c0      	b.n	800427e <_dtoa_r+0x1ce>
 80042fc:	2300      	movs	r3, #0
 80042fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8004300:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004302:	2b00      	cmp	r3, #0
 8004304:	dc55      	bgt.n	80043b2 <_dtoa_r+0x302>
 8004306:	2301      	movs	r3, #1
 8004308:	461a      	mov	r2, r3
 800430a:	9306      	str	r3, [sp, #24]
 800430c:	9308      	str	r3, [sp, #32]
 800430e:	9223      	str	r2, [sp, #140]	; 0x8c
 8004310:	e00b      	b.n	800432a <_dtoa_r+0x27a>
 8004312:	2301      	movs	r3, #1
 8004314:	e7f3      	b.n	80042fe <_dtoa_r+0x24e>
 8004316:	2300      	movs	r3, #0
 8004318:	930b      	str	r3, [sp, #44]	; 0x2c
 800431a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800431c:	445b      	add	r3, fp
 800431e:	9306      	str	r3, [sp, #24]
 8004320:	3301      	adds	r3, #1
 8004322:	2b01      	cmp	r3, #1
 8004324:	9308      	str	r3, [sp, #32]
 8004326:	bfb8      	it	lt
 8004328:	2301      	movlt	r3, #1
 800432a:	2100      	movs	r1, #0
 800432c:	2204      	movs	r2, #4
 800432e:	69e8      	ldr	r0, [r5, #28]
 8004330:	f102 0614 	add.w	r6, r2, #20
 8004334:	429e      	cmp	r6, r3
 8004336:	d940      	bls.n	80043ba <_dtoa_r+0x30a>
 8004338:	6041      	str	r1, [r0, #4]
 800433a:	4628      	mov	r0, r5
 800433c:	f000 fd98 	bl	8004e70 <_Balloc>
 8004340:	9003      	str	r0, [sp, #12]
 8004342:	2800      	cmp	r0, #0
 8004344:	d13c      	bne.n	80043c0 <_dtoa_r+0x310>
 8004346:	4602      	mov	r2, r0
 8004348:	f240 11af 	movw	r1, #431	; 0x1af
 800434c:	4b16      	ldr	r3, [pc, #88]	; (80043a8 <_dtoa_r+0x2f8>)
 800434e:	e6c3      	b.n	80040d8 <_dtoa_r+0x28>
 8004350:	2301      	movs	r3, #1
 8004352:	e7e1      	b.n	8004318 <_dtoa_r+0x268>
 8004354:	2401      	movs	r4, #1
 8004356:	2300      	movs	r3, #0
 8004358:	940b      	str	r4, [sp, #44]	; 0x2c
 800435a:	9322      	str	r3, [sp, #136]	; 0x88
 800435c:	f04f 33ff 	mov.w	r3, #4294967295
 8004360:	2200      	movs	r2, #0
 8004362:	9306      	str	r3, [sp, #24]
 8004364:	9308      	str	r3, [sp, #32]
 8004366:	2312      	movs	r3, #18
 8004368:	e7d1      	b.n	800430e <_dtoa_r+0x25e>
 800436a:	bf00      	nop
 800436c:	f3af 8000 	nop.w
 8004370:	636f4361 	.word	0x636f4361
 8004374:	3fd287a7 	.word	0x3fd287a7
 8004378:	8b60c8b3 	.word	0x8b60c8b3
 800437c:	3fc68a28 	.word	0x3fc68a28
 8004380:	509f79fb 	.word	0x509f79fb
 8004384:	3fd34413 	.word	0x3fd34413
 8004388:	08006133 	.word	0x08006133
 800438c:	0800614a 	.word	0x0800614a
 8004390:	7ff00000 	.word	0x7ff00000
 8004394:	0800612f 	.word	0x0800612f
 8004398:	08006126 	.word	0x08006126
 800439c:	08006103 	.word	0x08006103
 80043a0:	3ff80000 	.word	0x3ff80000
 80043a4:	08006238 	.word	0x08006238
 80043a8:	080061a2 	.word	0x080061a2
 80043ac:	2301      	movs	r3, #1
 80043ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80043b0:	e7d4      	b.n	800435c <_dtoa_r+0x2ac>
 80043b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80043b4:	9306      	str	r3, [sp, #24]
 80043b6:	9308      	str	r3, [sp, #32]
 80043b8:	e7b7      	b.n	800432a <_dtoa_r+0x27a>
 80043ba:	3101      	adds	r1, #1
 80043bc:	0052      	lsls	r2, r2, #1
 80043be:	e7b7      	b.n	8004330 <_dtoa_r+0x280>
 80043c0:	69eb      	ldr	r3, [r5, #28]
 80043c2:	9a03      	ldr	r2, [sp, #12]
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	9b08      	ldr	r3, [sp, #32]
 80043c8:	2b0e      	cmp	r3, #14
 80043ca:	f200 80a8 	bhi.w	800451e <_dtoa_r+0x46e>
 80043ce:	2c00      	cmp	r4, #0
 80043d0:	f000 80a5 	beq.w	800451e <_dtoa_r+0x46e>
 80043d4:	f1bb 0f00 	cmp.w	fp, #0
 80043d8:	dd34      	ble.n	8004444 <_dtoa_r+0x394>
 80043da:	4b9a      	ldr	r3, [pc, #616]	; (8004644 <_dtoa_r+0x594>)
 80043dc:	f00b 020f 	and.w	r2, fp, #15
 80043e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80043e4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80043e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80043ec:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80043f0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80043f4:	d016      	beq.n	8004424 <_dtoa_r+0x374>
 80043f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80043fa:	4b93      	ldr	r3, [pc, #588]	; (8004648 <_dtoa_r+0x598>)
 80043fc:	2703      	movs	r7, #3
 80043fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004402:	f7fc f993 	bl	800072c <__aeabi_ddiv>
 8004406:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800440a:	f004 040f 	and.w	r4, r4, #15
 800440e:	4e8e      	ldr	r6, [pc, #568]	; (8004648 <_dtoa_r+0x598>)
 8004410:	b954      	cbnz	r4, 8004428 <_dtoa_r+0x378>
 8004412:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800441a:	f7fc f987 	bl	800072c <__aeabi_ddiv>
 800441e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004422:	e029      	b.n	8004478 <_dtoa_r+0x3c8>
 8004424:	2702      	movs	r7, #2
 8004426:	e7f2      	b.n	800440e <_dtoa_r+0x35e>
 8004428:	07e1      	lsls	r1, r4, #31
 800442a:	d508      	bpl.n	800443e <_dtoa_r+0x38e>
 800442c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004430:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004434:	f7fc f850 	bl	80004d8 <__aeabi_dmul>
 8004438:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800443c:	3701      	adds	r7, #1
 800443e:	1064      	asrs	r4, r4, #1
 8004440:	3608      	adds	r6, #8
 8004442:	e7e5      	b.n	8004410 <_dtoa_r+0x360>
 8004444:	f000 80a5 	beq.w	8004592 <_dtoa_r+0x4e2>
 8004448:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800444c:	f1cb 0400 	rsb	r4, fp, #0
 8004450:	4b7c      	ldr	r3, [pc, #496]	; (8004644 <_dtoa_r+0x594>)
 8004452:	f004 020f 	and.w	r2, r4, #15
 8004456:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800445a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445e:	f7fc f83b 	bl	80004d8 <__aeabi_dmul>
 8004462:	2702      	movs	r7, #2
 8004464:	2300      	movs	r3, #0
 8004466:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800446a:	4e77      	ldr	r6, [pc, #476]	; (8004648 <_dtoa_r+0x598>)
 800446c:	1124      	asrs	r4, r4, #4
 800446e:	2c00      	cmp	r4, #0
 8004470:	f040 8084 	bne.w	800457c <_dtoa_r+0x4cc>
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1d2      	bne.n	800441e <_dtoa_r+0x36e>
 8004478:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800447c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004480:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004482:	2b00      	cmp	r3, #0
 8004484:	f000 8087 	beq.w	8004596 <_dtoa_r+0x4e6>
 8004488:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800448c:	2200      	movs	r2, #0
 800448e:	4b6f      	ldr	r3, [pc, #444]	; (800464c <_dtoa_r+0x59c>)
 8004490:	f7fc fa94 	bl	80009bc <__aeabi_dcmplt>
 8004494:	2800      	cmp	r0, #0
 8004496:	d07e      	beq.n	8004596 <_dtoa_r+0x4e6>
 8004498:	9b08      	ldr	r3, [sp, #32]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d07b      	beq.n	8004596 <_dtoa_r+0x4e6>
 800449e:	9b06      	ldr	r3, [sp, #24]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	dd38      	ble.n	8004516 <_dtoa_r+0x466>
 80044a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80044a8:	2200      	movs	r2, #0
 80044aa:	4b69      	ldr	r3, [pc, #420]	; (8004650 <_dtoa_r+0x5a0>)
 80044ac:	f7fc f814 	bl	80004d8 <__aeabi_dmul>
 80044b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80044b4:	9c06      	ldr	r4, [sp, #24]
 80044b6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80044ba:	3701      	adds	r7, #1
 80044bc:	4638      	mov	r0, r7
 80044be:	f7fb ffa1 	bl	8000404 <__aeabi_i2d>
 80044c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044c6:	f7fc f807 	bl	80004d8 <__aeabi_dmul>
 80044ca:	2200      	movs	r2, #0
 80044cc:	4b61      	ldr	r3, [pc, #388]	; (8004654 <_dtoa_r+0x5a4>)
 80044ce:	f7fb fe4d 	bl	800016c <__adddf3>
 80044d2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80044d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80044da:	9611      	str	r6, [sp, #68]	; 0x44
 80044dc:	2c00      	cmp	r4, #0
 80044de:	d15d      	bne.n	800459c <_dtoa_r+0x4ec>
 80044e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80044e4:	2200      	movs	r2, #0
 80044e6:	4b5c      	ldr	r3, [pc, #368]	; (8004658 <_dtoa_r+0x5a8>)
 80044e8:	f7fb fe3e 	bl	8000168 <__aeabi_dsub>
 80044ec:	4602      	mov	r2, r0
 80044ee:	460b      	mov	r3, r1
 80044f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80044f4:	4633      	mov	r3, r6
 80044f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80044f8:	f7fc fa7e 	bl	80009f8 <__aeabi_dcmpgt>
 80044fc:	2800      	cmp	r0, #0
 80044fe:	f040 8295 	bne.w	8004a2c <_dtoa_r+0x97c>
 8004502:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004506:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004508:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800450c:	f7fc fa56 	bl	80009bc <__aeabi_dcmplt>
 8004510:	2800      	cmp	r0, #0
 8004512:	f040 8289 	bne.w	8004a28 <_dtoa_r+0x978>
 8004516:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800451a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800451e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004520:	2b00      	cmp	r3, #0
 8004522:	f2c0 8151 	blt.w	80047c8 <_dtoa_r+0x718>
 8004526:	f1bb 0f0e 	cmp.w	fp, #14
 800452a:	f300 814d 	bgt.w	80047c8 <_dtoa_r+0x718>
 800452e:	4b45      	ldr	r3, [pc, #276]	; (8004644 <_dtoa_r+0x594>)
 8004530:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004534:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004538:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800453c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800453e:	2b00      	cmp	r3, #0
 8004540:	f280 80da 	bge.w	80046f8 <_dtoa_r+0x648>
 8004544:	9b08      	ldr	r3, [sp, #32]
 8004546:	2b00      	cmp	r3, #0
 8004548:	f300 80d6 	bgt.w	80046f8 <_dtoa_r+0x648>
 800454c:	f040 826b 	bne.w	8004a26 <_dtoa_r+0x976>
 8004550:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004554:	2200      	movs	r2, #0
 8004556:	4b40      	ldr	r3, [pc, #256]	; (8004658 <_dtoa_r+0x5a8>)
 8004558:	f7fb ffbe 	bl	80004d8 <__aeabi_dmul>
 800455c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004560:	f7fc fa40 	bl	80009e4 <__aeabi_dcmpge>
 8004564:	9c08      	ldr	r4, [sp, #32]
 8004566:	4626      	mov	r6, r4
 8004568:	2800      	cmp	r0, #0
 800456a:	f040 8241 	bne.w	80049f0 <_dtoa_r+0x940>
 800456e:	2331      	movs	r3, #49	; 0x31
 8004570:	9f03      	ldr	r7, [sp, #12]
 8004572:	f10b 0b01 	add.w	fp, fp, #1
 8004576:	f807 3b01 	strb.w	r3, [r7], #1
 800457a:	e23d      	b.n	80049f8 <_dtoa_r+0x948>
 800457c:	07e2      	lsls	r2, r4, #31
 800457e:	d505      	bpl.n	800458c <_dtoa_r+0x4dc>
 8004580:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004584:	f7fb ffa8 	bl	80004d8 <__aeabi_dmul>
 8004588:	2301      	movs	r3, #1
 800458a:	3701      	adds	r7, #1
 800458c:	1064      	asrs	r4, r4, #1
 800458e:	3608      	adds	r6, #8
 8004590:	e76d      	b.n	800446e <_dtoa_r+0x3be>
 8004592:	2702      	movs	r7, #2
 8004594:	e770      	b.n	8004478 <_dtoa_r+0x3c8>
 8004596:	46d8      	mov	r8, fp
 8004598:	9c08      	ldr	r4, [sp, #32]
 800459a:	e78f      	b.n	80044bc <_dtoa_r+0x40c>
 800459c:	9903      	ldr	r1, [sp, #12]
 800459e:	4b29      	ldr	r3, [pc, #164]	; (8004644 <_dtoa_r+0x594>)
 80045a0:	4421      	add	r1, r4
 80045a2:	9112      	str	r1, [sp, #72]	; 0x48
 80045a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80045aa:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80045ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80045b2:	2900      	cmp	r1, #0
 80045b4:	d054      	beq.n	8004660 <_dtoa_r+0x5b0>
 80045b6:	2000      	movs	r0, #0
 80045b8:	4928      	ldr	r1, [pc, #160]	; (800465c <_dtoa_r+0x5ac>)
 80045ba:	f7fc f8b7 	bl	800072c <__aeabi_ddiv>
 80045be:	463b      	mov	r3, r7
 80045c0:	4632      	mov	r2, r6
 80045c2:	f7fb fdd1 	bl	8000168 <__aeabi_dsub>
 80045c6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80045ca:	9f03      	ldr	r7, [sp, #12]
 80045cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045d0:	f7fc fa32 	bl	8000a38 <__aeabi_d2iz>
 80045d4:	4604      	mov	r4, r0
 80045d6:	f7fb ff15 	bl	8000404 <__aeabi_i2d>
 80045da:	4602      	mov	r2, r0
 80045dc:	460b      	mov	r3, r1
 80045de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80045e2:	f7fb fdc1 	bl	8000168 <__aeabi_dsub>
 80045e6:	4602      	mov	r2, r0
 80045e8:	460b      	mov	r3, r1
 80045ea:	3430      	adds	r4, #48	; 0x30
 80045ec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80045f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80045f4:	f807 4b01 	strb.w	r4, [r7], #1
 80045f8:	f7fc f9e0 	bl	80009bc <__aeabi_dcmplt>
 80045fc:	2800      	cmp	r0, #0
 80045fe:	d173      	bne.n	80046e8 <_dtoa_r+0x638>
 8004600:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004604:	2000      	movs	r0, #0
 8004606:	4911      	ldr	r1, [pc, #68]	; (800464c <_dtoa_r+0x59c>)
 8004608:	f7fb fdae 	bl	8000168 <__aeabi_dsub>
 800460c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004610:	f7fc f9d4 	bl	80009bc <__aeabi_dcmplt>
 8004614:	2800      	cmp	r0, #0
 8004616:	f040 80b6 	bne.w	8004786 <_dtoa_r+0x6d6>
 800461a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800461c:	429f      	cmp	r7, r3
 800461e:	f43f af7a 	beq.w	8004516 <_dtoa_r+0x466>
 8004622:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004626:	2200      	movs	r2, #0
 8004628:	4b09      	ldr	r3, [pc, #36]	; (8004650 <_dtoa_r+0x5a0>)
 800462a:	f7fb ff55 	bl	80004d8 <__aeabi_dmul>
 800462e:	2200      	movs	r2, #0
 8004630:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004634:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004638:	4b05      	ldr	r3, [pc, #20]	; (8004650 <_dtoa_r+0x5a0>)
 800463a:	f7fb ff4d 	bl	80004d8 <__aeabi_dmul>
 800463e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004642:	e7c3      	b.n	80045cc <_dtoa_r+0x51c>
 8004644:	08006238 	.word	0x08006238
 8004648:	08006210 	.word	0x08006210
 800464c:	3ff00000 	.word	0x3ff00000
 8004650:	40240000 	.word	0x40240000
 8004654:	401c0000 	.word	0x401c0000
 8004658:	40140000 	.word	0x40140000
 800465c:	3fe00000 	.word	0x3fe00000
 8004660:	4630      	mov	r0, r6
 8004662:	4639      	mov	r1, r7
 8004664:	f7fb ff38 	bl	80004d8 <__aeabi_dmul>
 8004668:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800466a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800466e:	9c03      	ldr	r4, [sp, #12]
 8004670:	9314      	str	r3, [sp, #80]	; 0x50
 8004672:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004676:	f7fc f9df 	bl	8000a38 <__aeabi_d2iz>
 800467a:	9015      	str	r0, [sp, #84]	; 0x54
 800467c:	f7fb fec2 	bl	8000404 <__aeabi_i2d>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004688:	f7fb fd6e 	bl	8000168 <__aeabi_dsub>
 800468c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800468e:	4606      	mov	r6, r0
 8004690:	3330      	adds	r3, #48	; 0x30
 8004692:	f804 3b01 	strb.w	r3, [r4], #1
 8004696:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004698:	460f      	mov	r7, r1
 800469a:	429c      	cmp	r4, r3
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	d124      	bne.n	80046ec <_dtoa_r+0x63c>
 80046a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80046a6:	4baf      	ldr	r3, [pc, #700]	; (8004964 <_dtoa_r+0x8b4>)
 80046a8:	f7fb fd60 	bl	800016c <__adddf3>
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4630      	mov	r0, r6
 80046b2:	4639      	mov	r1, r7
 80046b4:	f7fc f9a0 	bl	80009f8 <__aeabi_dcmpgt>
 80046b8:	2800      	cmp	r0, #0
 80046ba:	d163      	bne.n	8004784 <_dtoa_r+0x6d4>
 80046bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80046c0:	2000      	movs	r0, #0
 80046c2:	49a8      	ldr	r1, [pc, #672]	; (8004964 <_dtoa_r+0x8b4>)
 80046c4:	f7fb fd50 	bl	8000168 <__aeabi_dsub>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4630      	mov	r0, r6
 80046ce:	4639      	mov	r1, r7
 80046d0:	f7fc f974 	bl	80009bc <__aeabi_dcmplt>
 80046d4:	2800      	cmp	r0, #0
 80046d6:	f43f af1e 	beq.w	8004516 <_dtoa_r+0x466>
 80046da:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80046dc:	1e7b      	subs	r3, r7, #1
 80046de:	9314      	str	r3, [sp, #80]	; 0x50
 80046e0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80046e4:	2b30      	cmp	r3, #48	; 0x30
 80046e6:	d0f8      	beq.n	80046da <_dtoa_r+0x62a>
 80046e8:	46c3      	mov	fp, r8
 80046ea:	e03b      	b.n	8004764 <_dtoa_r+0x6b4>
 80046ec:	4b9e      	ldr	r3, [pc, #632]	; (8004968 <_dtoa_r+0x8b8>)
 80046ee:	f7fb fef3 	bl	80004d8 <__aeabi_dmul>
 80046f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80046f6:	e7bc      	b.n	8004672 <_dtoa_r+0x5c2>
 80046f8:	9f03      	ldr	r7, [sp, #12]
 80046fa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80046fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004702:	4640      	mov	r0, r8
 8004704:	4649      	mov	r1, r9
 8004706:	f7fc f811 	bl	800072c <__aeabi_ddiv>
 800470a:	f7fc f995 	bl	8000a38 <__aeabi_d2iz>
 800470e:	4604      	mov	r4, r0
 8004710:	f7fb fe78 	bl	8000404 <__aeabi_i2d>
 8004714:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004718:	f7fb fede 	bl	80004d8 <__aeabi_dmul>
 800471c:	4602      	mov	r2, r0
 800471e:	460b      	mov	r3, r1
 8004720:	4640      	mov	r0, r8
 8004722:	4649      	mov	r1, r9
 8004724:	f7fb fd20 	bl	8000168 <__aeabi_dsub>
 8004728:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800472c:	f807 6b01 	strb.w	r6, [r7], #1
 8004730:	9e03      	ldr	r6, [sp, #12]
 8004732:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004736:	1bbe      	subs	r6, r7, r6
 8004738:	45b4      	cmp	ip, r6
 800473a:	4602      	mov	r2, r0
 800473c:	460b      	mov	r3, r1
 800473e:	d136      	bne.n	80047ae <_dtoa_r+0x6fe>
 8004740:	f7fb fd14 	bl	800016c <__adddf3>
 8004744:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004748:	4680      	mov	r8, r0
 800474a:	4689      	mov	r9, r1
 800474c:	f7fc f954 	bl	80009f8 <__aeabi_dcmpgt>
 8004750:	bb58      	cbnz	r0, 80047aa <_dtoa_r+0x6fa>
 8004752:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004756:	4640      	mov	r0, r8
 8004758:	4649      	mov	r1, r9
 800475a:	f7fc f925 	bl	80009a8 <__aeabi_dcmpeq>
 800475e:	b108      	cbz	r0, 8004764 <_dtoa_r+0x6b4>
 8004760:	07e3      	lsls	r3, r4, #31
 8004762:	d422      	bmi.n	80047aa <_dtoa_r+0x6fa>
 8004764:	4651      	mov	r1, sl
 8004766:	4628      	mov	r0, r5
 8004768:	f000 fbc2 	bl	8004ef0 <_Bfree>
 800476c:	2300      	movs	r3, #0
 800476e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004770:	703b      	strb	r3, [r7, #0]
 8004772:	f10b 0301 	add.w	r3, fp, #1
 8004776:	6013      	str	r3, [r2, #0]
 8004778:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800477a:	2b00      	cmp	r3, #0
 800477c:	f43f ace6 	beq.w	800414c <_dtoa_r+0x9c>
 8004780:	601f      	str	r7, [r3, #0]
 8004782:	e4e3      	b.n	800414c <_dtoa_r+0x9c>
 8004784:	4627      	mov	r7, r4
 8004786:	463b      	mov	r3, r7
 8004788:	461f      	mov	r7, r3
 800478a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800478e:	2a39      	cmp	r2, #57	; 0x39
 8004790:	d107      	bne.n	80047a2 <_dtoa_r+0x6f2>
 8004792:	9a03      	ldr	r2, [sp, #12]
 8004794:	429a      	cmp	r2, r3
 8004796:	d1f7      	bne.n	8004788 <_dtoa_r+0x6d8>
 8004798:	2230      	movs	r2, #48	; 0x30
 800479a:	9903      	ldr	r1, [sp, #12]
 800479c:	f108 0801 	add.w	r8, r8, #1
 80047a0:	700a      	strb	r2, [r1, #0]
 80047a2:	781a      	ldrb	r2, [r3, #0]
 80047a4:	3201      	adds	r2, #1
 80047a6:	701a      	strb	r2, [r3, #0]
 80047a8:	e79e      	b.n	80046e8 <_dtoa_r+0x638>
 80047aa:	46d8      	mov	r8, fp
 80047ac:	e7eb      	b.n	8004786 <_dtoa_r+0x6d6>
 80047ae:	2200      	movs	r2, #0
 80047b0:	4b6d      	ldr	r3, [pc, #436]	; (8004968 <_dtoa_r+0x8b8>)
 80047b2:	f7fb fe91 	bl	80004d8 <__aeabi_dmul>
 80047b6:	2200      	movs	r2, #0
 80047b8:	2300      	movs	r3, #0
 80047ba:	4680      	mov	r8, r0
 80047bc:	4689      	mov	r9, r1
 80047be:	f7fc f8f3 	bl	80009a8 <__aeabi_dcmpeq>
 80047c2:	2800      	cmp	r0, #0
 80047c4:	d09b      	beq.n	80046fe <_dtoa_r+0x64e>
 80047c6:	e7cd      	b.n	8004764 <_dtoa_r+0x6b4>
 80047c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80047ca:	2a00      	cmp	r2, #0
 80047cc:	f000 80c4 	beq.w	8004958 <_dtoa_r+0x8a8>
 80047d0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80047d2:	2a01      	cmp	r2, #1
 80047d4:	f300 80a8 	bgt.w	8004928 <_dtoa_r+0x878>
 80047d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80047da:	2a00      	cmp	r2, #0
 80047dc:	f000 80a0 	beq.w	8004920 <_dtoa_r+0x870>
 80047e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80047e4:	464f      	mov	r7, r9
 80047e6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80047e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80047ea:	2101      	movs	r1, #1
 80047ec:	441a      	add	r2, r3
 80047ee:	4628      	mov	r0, r5
 80047f0:	4499      	add	r9, r3
 80047f2:	9209      	str	r2, [sp, #36]	; 0x24
 80047f4:	f000 fc32 	bl	800505c <__i2b>
 80047f8:	4606      	mov	r6, r0
 80047fa:	b15f      	cbz	r7, 8004814 <_dtoa_r+0x764>
 80047fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047fe:	2b00      	cmp	r3, #0
 8004800:	dd08      	ble.n	8004814 <_dtoa_r+0x764>
 8004802:	42bb      	cmp	r3, r7
 8004804:	bfa8      	it	ge
 8004806:	463b      	movge	r3, r7
 8004808:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800480a:	eba9 0903 	sub.w	r9, r9, r3
 800480e:	1aff      	subs	r7, r7, r3
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	9309      	str	r3, [sp, #36]	; 0x24
 8004814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004816:	b1f3      	cbz	r3, 8004856 <_dtoa_r+0x7a6>
 8004818:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800481a:	2b00      	cmp	r3, #0
 800481c:	f000 80a0 	beq.w	8004960 <_dtoa_r+0x8b0>
 8004820:	2c00      	cmp	r4, #0
 8004822:	dd10      	ble.n	8004846 <_dtoa_r+0x796>
 8004824:	4631      	mov	r1, r6
 8004826:	4622      	mov	r2, r4
 8004828:	4628      	mov	r0, r5
 800482a:	f000 fcd5 	bl	80051d8 <__pow5mult>
 800482e:	4652      	mov	r2, sl
 8004830:	4601      	mov	r1, r0
 8004832:	4606      	mov	r6, r0
 8004834:	4628      	mov	r0, r5
 8004836:	f000 fc27 	bl	8005088 <__multiply>
 800483a:	4680      	mov	r8, r0
 800483c:	4651      	mov	r1, sl
 800483e:	4628      	mov	r0, r5
 8004840:	f000 fb56 	bl	8004ef0 <_Bfree>
 8004844:	46c2      	mov	sl, r8
 8004846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004848:	1b1a      	subs	r2, r3, r4
 800484a:	d004      	beq.n	8004856 <_dtoa_r+0x7a6>
 800484c:	4651      	mov	r1, sl
 800484e:	4628      	mov	r0, r5
 8004850:	f000 fcc2 	bl	80051d8 <__pow5mult>
 8004854:	4682      	mov	sl, r0
 8004856:	2101      	movs	r1, #1
 8004858:	4628      	mov	r0, r5
 800485a:	f000 fbff 	bl	800505c <__i2b>
 800485e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004860:	4604      	mov	r4, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	f340 8082 	ble.w	800496c <_dtoa_r+0x8bc>
 8004868:	461a      	mov	r2, r3
 800486a:	4601      	mov	r1, r0
 800486c:	4628      	mov	r0, r5
 800486e:	f000 fcb3 	bl	80051d8 <__pow5mult>
 8004872:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004874:	4604      	mov	r4, r0
 8004876:	2b01      	cmp	r3, #1
 8004878:	dd7b      	ble.n	8004972 <_dtoa_r+0x8c2>
 800487a:	f04f 0800 	mov.w	r8, #0
 800487e:	6923      	ldr	r3, [r4, #16]
 8004880:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004884:	6918      	ldr	r0, [r3, #16]
 8004886:	f000 fb9b 	bl	8004fc0 <__hi0bits>
 800488a:	f1c0 0020 	rsb	r0, r0, #32
 800488e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004890:	4418      	add	r0, r3
 8004892:	f010 001f 	ands.w	r0, r0, #31
 8004896:	f000 8092 	beq.w	80049be <_dtoa_r+0x90e>
 800489a:	f1c0 0320 	rsb	r3, r0, #32
 800489e:	2b04      	cmp	r3, #4
 80048a0:	f340 8085 	ble.w	80049ae <_dtoa_r+0x8fe>
 80048a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048a6:	f1c0 001c 	rsb	r0, r0, #28
 80048aa:	4403      	add	r3, r0
 80048ac:	4481      	add	r9, r0
 80048ae:	4407      	add	r7, r0
 80048b0:	9309      	str	r3, [sp, #36]	; 0x24
 80048b2:	f1b9 0f00 	cmp.w	r9, #0
 80048b6:	dd05      	ble.n	80048c4 <_dtoa_r+0x814>
 80048b8:	4651      	mov	r1, sl
 80048ba:	464a      	mov	r2, r9
 80048bc:	4628      	mov	r0, r5
 80048be:	f000 fce5 	bl	800528c <__lshift>
 80048c2:	4682      	mov	sl, r0
 80048c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	dd05      	ble.n	80048d6 <_dtoa_r+0x826>
 80048ca:	4621      	mov	r1, r4
 80048cc:	461a      	mov	r2, r3
 80048ce:	4628      	mov	r0, r5
 80048d0:	f000 fcdc 	bl	800528c <__lshift>
 80048d4:	4604      	mov	r4, r0
 80048d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d072      	beq.n	80049c2 <_dtoa_r+0x912>
 80048dc:	4621      	mov	r1, r4
 80048de:	4650      	mov	r0, sl
 80048e0:	f000 fd40 	bl	8005364 <__mcmp>
 80048e4:	2800      	cmp	r0, #0
 80048e6:	da6c      	bge.n	80049c2 <_dtoa_r+0x912>
 80048e8:	2300      	movs	r3, #0
 80048ea:	4651      	mov	r1, sl
 80048ec:	220a      	movs	r2, #10
 80048ee:	4628      	mov	r0, r5
 80048f0:	f000 fb20 	bl	8004f34 <__multadd>
 80048f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80048f6:	4682      	mov	sl, r0
 80048f8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	f000 81ac 	beq.w	8004c5a <_dtoa_r+0xbaa>
 8004902:	2300      	movs	r3, #0
 8004904:	4631      	mov	r1, r6
 8004906:	220a      	movs	r2, #10
 8004908:	4628      	mov	r0, r5
 800490a:	f000 fb13 	bl	8004f34 <__multadd>
 800490e:	9b06      	ldr	r3, [sp, #24]
 8004910:	4606      	mov	r6, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	f300 8093 	bgt.w	8004a3e <_dtoa_r+0x98e>
 8004918:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800491a:	2b02      	cmp	r3, #2
 800491c:	dc59      	bgt.n	80049d2 <_dtoa_r+0x922>
 800491e:	e08e      	b.n	8004a3e <_dtoa_r+0x98e>
 8004920:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004922:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004926:	e75d      	b.n	80047e4 <_dtoa_r+0x734>
 8004928:	9b08      	ldr	r3, [sp, #32]
 800492a:	1e5c      	subs	r4, r3, #1
 800492c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800492e:	42a3      	cmp	r3, r4
 8004930:	bfbf      	itttt	lt
 8004932:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004934:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8004936:	1ae3      	sublt	r3, r4, r3
 8004938:	18d2      	addlt	r2, r2, r3
 800493a:	bfa8      	it	ge
 800493c:	1b1c      	subge	r4, r3, r4
 800493e:	9b08      	ldr	r3, [sp, #32]
 8004940:	bfbe      	ittt	lt
 8004942:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004944:	920e      	strlt	r2, [sp, #56]	; 0x38
 8004946:	2400      	movlt	r4, #0
 8004948:	2b00      	cmp	r3, #0
 800494a:	bfb5      	itete	lt
 800494c:	eba9 0703 	sublt.w	r7, r9, r3
 8004950:	464f      	movge	r7, r9
 8004952:	2300      	movlt	r3, #0
 8004954:	9b08      	ldrge	r3, [sp, #32]
 8004956:	e747      	b.n	80047e8 <_dtoa_r+0x738>
 8004958:	464f      	mov	r7, r9
 800495a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800495c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800495e:	e74c      	b.n	80047fa <_dtoa_r+0x74a>
 8004960:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004962:	e773      	b.n	800484c <_dtoa_r+0x79c>
 8004964:	3fe00000 	.word	0x3fe00000
 8004968:	40240000 	.word	0x40240000
 800496c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800496e:	2b01      	cmp	r3, #1
 8004970:	dc18      	bgt.n	80049a4 <_dtoa_r+0x8f4>
 8004972:	9b04      	ldr	r3, [sp, #16]
 8004974:	b9b3      	cbnz	r3, 80049a4 <_dtoa_r+0x8f4>
 8004976:	9b05      	ldr	r3, [sp, #20]
 8004978:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800497c:	b993      	cbnz	r3, 80049a4 <_dtoa_r+0x8f4>
 800497e:	9b05      	ldr	r3, [sp, #20]
 8004980:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004984:	0d1b      	lsrs	r3, r3, #20
 8004986:	051b      	lsls	r3, r3, #20
 8004988:	b17b      	cbz	r3, 80049aa <_dtoa_r+0x8fa>
 800498a:	f04f 0801 	mov.w	r8, #1
 800498e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004990:	f109 0901 	add.w	r9, r9, #1
 8004994:	3301      	adds	r3, #1
 8004996:	9309      	str	r3, [sp, #36]	; 0x24
 8004998:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800499a:	2b00      	cmp	r3, #0
 800499c:	f47f af6f 	bne.w	800487e <_dtoa_r+0x7ce>
 80049a0:	2001      	movs	r0, #1
 80049a2:	e774      	b.n	800488e <_dtoa_r+0x7de>
 80049a4:	f04f 0800 	mov.w	r8, #0
 80049a8:	e7f6      	b.n	8004998 <_dtoa_r+0x8e8>
 80049aa:	4698      	mov	r8, r3
 80049ac:	e7f4      	b.n	8004998 <_dtoa_r+0x8e8>
 80049ae:	d080      	beq.n	80048b2 <_dtoa_r+0x802>
 80049b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049b2:	331c      	adds	r3, #28
 80049b4:	441a      	add	r2, r3
 80049b6:	4499      	add	r9, r3
 80049b8:	441f      	add	r7, r3
 80049ba:	9209      	str	r2, [sp, #36]	; 0x24
 80049bc:	e779      	b.n	80048b2 <_dtoa_r+0x802>
 80049be:	4603      	mov	r3, r0
 80049c0:	e7f6      	b.n	80049b0 <_dtoa_r+0x900>
 80049c2:	9b08      	ldr	r3, [sp, #32]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	dc34      	bgt.n	8004a32 <_dtoa_r+0x982>
 80049c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	dd31      	ble.n	8004a32 <_dtoa_r+0x982>
 80049ce:	9b08      	ldr	r3, [sp, #32]
 80049d0:	9306      	str	r3, [sp, #24]
 80049d2:	9b06      	ldr	r3, [sp, #24]
 80049d4:	b963      	cbnz	r3, 80049f0 <_dtoa_r+0x940>
 80049d6:	4621      	mov	r1, r4
 80049d8:	2205      	movs	r2, #5
 80049da:	4628      	mov	r0, r5
 80049dc:	f000 faaa 	bl	8004f34 <__multadd>
 80049e0:	4601      	mov	r1, r0
 80049e2:	4604      	mov	r4, r0
 80049e4:	4650      	mov	r0, sl
 80049e6:	f000 fcbd 	bl	8005364 <__mcmp>
 80049ea:	2800      	cmp	r0, #0
 80049ec:	f73f adbf 	bgt.w	800456e <_dtoa_r+0x4be>
 80049f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80049f2:	9f03      	ldr	r7, [sp, #12]
 80049f4:	ea6f 0b03 	mvn.w	fp, r3
 80049f8:	f04f 0800 	mov.w	r8, #0
 80049fc:	4621      	mov	r1, r4
 80049fe:	4628      	mov	r0, r5
 8004a00:	f000 fa76 	bl	8004ef0 <_Bfree>
 8004a04:	2e00      	cmp	r6, #0
 8004a06:	f43f aead 	beq.w	8004764 <_dtoa_r+0x6b4>
 8004a0a:	f1b8 0f00 	cmp.w	r8, #0
 8004a0e:	d005      	beq.n	8004a1c <_dtoa_r+0x96c>
 8004a10:	45b0      	cmp	r8, r6
 8004a12:	d003      	beq.n	8004a1c <_dtoa_r+0x96c>
 8004a14:	4641      	mov	r1, r8
 8004a16:	4628      	mov	r0, r5
 8004a18:	f000 fa6a 	bl	8004ef0 <_Bfree>
 8004a1c:	4631      	mov	r1, r6
 8004a1e:	4628      	mov	r0, r5
 8004a20:	f000 fa66 	bl	8004ef0 <_Bfree>
 8004a24:	e69e      	b.n	8004764 <_dtoa_r+0x6b4>
 8004a26:	2400      	movs	r4, #0
 8004a28:	4626      	mov	r6, r4
 8004a2a:	e7e1      	b.n	80049f0 <_dtoa_r+0x940>
 8004a2c:	46c3      	mov	fp, r8
 8004a2e:	4626      	mov	r6, r4
 8004a30:	e59d      	b.n	800456e <_dtoa_r+0x4be>
 8004a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f000 80c8 	beq.w	8004bca <_dtoa_r+0xb1a>
 8004a3a:	9b08      	ldr	r3, [sp, #32]
 8004a3c:	9306      	str	r3, [sp, #24]
 8004a3e:	2f00      	cmp	r7, #0
 8004a40:	dd05      	ble.n	8004a4e <_dtoa_r+0x99e>
 8004a42:	4631      	mov	r1, r6
 8004a44:	463a      	mov	r2, r7
 8004a46:	4628      	mov	r0, r5
 8004a48:	f000 fc20 	bl	800528c <__lshift>
 8004a4c:	4606      	mov	r6, r0
 8004a4e:	f1b8 0f00 	cmp.w	r8, #0
 8004a52:	d05b      	beq.n	8004b0c <_dtoa_r+0xa5c>
 8004a54:	4628      	mov	r0, r5
 8004a56:	6871      	ldr	r1, [r6, #4]
 8004a58:	f000 fa0a 	bl	8004e70 <_Balloc>
 8004a5c:	4607      	mov	r7, r0
 8004a5e:	b928      	cbnz	r0, 8004a6c <_dtoa_r+0x9bc>
 8004a60:	4602      	mov	r2, r0
 8004a62:	f240 21ef 	movw	r1, #751	; 0x2ef
 8004a66:	4b81      	ldr	r3, [pc, #516]	; (8004c6c <_dtoa_r+0xbbc>)
 8004a68:	f7ff bb36 	b.w	80040d8 <_dtoa_r+0x28>
 8004a6c:	6932      	ldr	r2, [r6, #16]
 8004a6e:	f106 010c 	add.w	r1, r6, #12
 8004a72:	3202      	adds	r2, #2
 8004a74:	0092      	lsls	r2, r2, #2
 8004a76:	300c      	adds	r0, #12
 8004a78:	f000 ff9e 	bl	80059b8 <memcpy>
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	4639      	mov	r1, r7
 8004a80:	4628      	mov	r0, r5
 8004a82:	f000 fc03 	bl	800528c <__lshift>
 8004a86:	46b0      	mov	r8, r6
 8004a88:	4606      	mov	r6, r0
 8004a8a:	9b03      	ldr	r3, [sp, #12]
 8004a8c:	9a03      	ldr	r2, [sp, #12]
 8004a8e:	3301      	adds	r3, #1
 8004a90:	9308      	str	r3, [sp, #32]
 8004a92:	9b06      	ldr	r3, [sp, #24]
 8004a94:	4413      	add	r3, r2
 8004a96:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a98:	9b04      	ldr	r3, [sp, #16]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	930a      	str	r3, [sp, #40]	; 0x28
 8004aa0:	9b08      	ldr	r3, [sp, #32]
 8004aa2:	4621      	mov	r1, r4
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	4650      	mov	r0, sl
 8004aa8:	9304      	str	r3, [sp, #16]
 8004aaa:	f7ff fa78 	bl	8003f9e <quorem>
 8004aae:	4641      	mov	r1, r8
 8004ab0:	9006      	str	r0, [sp, #24]
 8004ab2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004ab6:	4650      	mov	r0, sl
 8004ab8:	f000 fc54 	bl	8005364 <__mcmp>
 8004abc:	4632      	mov	r2, r6
 8004abe:	9009      	str	r0, [sp, #36]	; 0x24
 8004ac0:	4621      	mov	r1, r4
 8004ac2:	4628      	mov	r0, r5
 8004ac4:	f000 fc6a 	bl	800539c <__mdiff>
 8004ac8:	68c2      	ldr	r2, [r0, #12]
 8004aca:	4607      	mov	r7, r0
 8004acc:	bb02      	cbnz	r2, 8004b10 <_dtoa_r+0xa60>
 8004ace:	4601      	mov	r1, r0
 8004ad0:	4650      	mov	r0, sl
 8004ad2:	f000 fc47 	bl	8005364 <__mcmp>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	4639      	mov	r1, r7
 8004ada:	4628      	mov	r0, r5
 8004adc:	920c      	str	r2, [sp, #48]	; 0x30
 8004ade:	f000 fa07 	bl	8004ef0 <_Bfree>
 8004ae2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ae4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004ae6:	9f08      	ldr	r7, [sp, #32]
 8004ae8:	ea43 0102 	orr.w	r1, r3, r2
 8004aec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004aee:	4319      	orrs	r1, r3
 8004af0:	d110      	bne.n	8004b14 <_dtoa_r+0xa64>
 8004af2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004af6:	d029      	beq.n	8004b4c <_dtoa_r+0xa9c>
 8004af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	dd02      	ble.n	8004b04 <_dtoa_r+0xa54>
 8004afe:	9b06      	ldr	r3, [sp, #24]
 8004b00:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8004b04:	9b04      	ldr	r3, [sp, #16]
 8004b06:	f883 9000 	strb.w	r9, [r3]
 8004b0a:	e777      	b.n	80049fc <_dtoa_r+0x94c>
 8004b0c:	4630      	mov	r0, r6
 8004b0e:	e7ba      	b.n	8004a86 <_dtoa_r+0x9d6>
 8004b10:	2201      	movs	r2, #1
 8004b12:	e7e1      	b.n	8004ad8 <_dtoa_r+0xa28>
 8004b14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	db04      	blt.n	8004b24 <_dtoa_r+0xa74>
 8004b1a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004b20:	430b      	orrs	r3, r1
 8004b22:	d120      	bne.n	8004b66 <_dtoa_r+0xab6>
 8004b24:	2a00      	cmp	r2, #0
 8004b26:	dded      	ble.n	8004b04 <_dtoa_r+0xa54>
 8004b28:	4651      	mov	r1, sl
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	4628      	mov	r0, r5
 8004b2e:	f000 fbad 	bl	800528c <__lshift>
 8004b32:	4621      	mov	r1, r4
 8004b34:	4682      	mov	sl, r0
 8004b36:	f000 fc15 	bl	8005364 <__mcmp>
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	dc03      	bgt.n	8004b46 <_dtoa_r+0xa96>
 8004b3e:	d1e1      	bne.n	8004b04 <_dtoa_r+0xa54>
 8004b40:	f019 0f01 	tst.w	r9, #1
 8004b44:	d0de      	beq.n	8004b04 <_dtoa_r+0xa54>
 8004b46:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004b4a:	d1d8      	bne.n	8004afe <_dtoa_r+0xa4e>
 8004b4c:	2339      	movs	r3, #57	; 0x39
 8004b4e:	9a04      	ldr	r2, [sp, #16]
 8004b50:	7013      	strb	r3, [r2, #0]
 8004b52:	463b      	mov	r3, r7
 8004b54:	461f      	mov	r7, r3
 8004b56:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	2a39      	cmp	r2, #57	; 0x39
 8004b5e:	d06b      	beq.n	8004c38 <_dtoa_r+0xb88>
 8004b60:	3201      	adds	r2, #1
 8004b62:	701a      	strb	r2, [r3, #0]
 8004b64:	e74a      	b.n	80049fc <_dtoa_r+0x94c>
 8004b66:	2a00      	cmp	r2, #0
 8004b68:	dd07      	ble.n	8004b7a <_dtoa_r+0xaca>
 8004b6a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004b6e:	d0ed      	beq.n	8004b4c <_dtoa_r+0xa9c>
 8004b70:	9a04      	ldr	r2, [sp, #16]
 8004b72:	f109 0301 	add.w	r3, r9, #1
 8004b76:	7013      	strb	r3, [r2, #0]
 8004b78:	e740      	b.n	80049fc <_dtoa_r+0x94c>
 8004b7a:	9b08      	ldr	r3, [sp, #32]
 8004b7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b7e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d042      	beq.n	8004c0c <_dtoa_r+0xb5c>
 8004b86:	4651      	mov	r1, sl
 8004b88:	2300      	movs	r3, #0
 8004b8a:	220a      	movs	r2, #10
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	f000 f9d1 	bl	8004f34 <__multadd>
 8004b92:	45b0      	cmp	r8, r6
 8004b94:	4682      	mov	sl, r0
 8004b96:	f04f 0300 	mov.w	r3, #0
 8004b9a:	f04f 020a 	mov.w	r2, #10
 8004b9e:	4641      	mov	r1, r8
 8004ba0:	4628      	mov	r0, r5
 8004ba2:	d107      	bne.n	8004bb4 <_dtoa_r+0xb04>
 8004ba4:	f000 f9c6 	bl	8004f34 <__multadd>
 8004ba8:	4680      	mov	r8, r0
 8004baa:	4606      	mov	r6, r0
 8004bac:	9b08      	ldr	r3, [sp, #32]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	9308      	str	r3, [sp, #32]
 8004bb2:	e775      	b.n	8004aa0 <_dtoa_r+0x9f0>
 8004bb4:	f000 f9be 	bl	8004f34 <__multadd>
 8004bb8:	4631      	mov	r1, r6
 8004bba:	4680      	mov	r8, r0
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	220a      	movs	r2, #10
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	f000 f9b7 	bl	8004f34 <__multadd>
 8004bc6:	4606      	mov	r6, r0
 8004bc8:	e7f0      	b.n	8004bac <_dtoa_r+0xafc>
 8004bca:	9b08      	ldr	r3, [sp, #32]
 8004bcc:	9306      	str	r3, [sp, #24]
 8004bce:	9f03      	ldr	r7, [sp, #12]
 8004bd0:	4621      	mov	r1, r4
 8004bd2:	4650      	mov	r0, sl
 8004bd4:	f7ff f9e3 	bl	8003f9e <quorem>
 8004bd8:	9b03      	ldr	r3, [sp, #12]
 8004bda:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004bde:	f807 9b01 	strb.w	r9, [r7], #1
 8004be2:	1afa      	subs	r2, r7, r3
 8004be4:	9b06      	ldr	r3, [sp, #24]
 8004be6:	4293      	cmp	r3, r2
 8004be8:	dd07      	ble.n	8004bfa <_dtoa_r+0xb4a>
 8004bea:	4651      	mov	r1, sl
 8004bec:	2300      	movs	r3, #0
 8004bee:	220a      	movs	r2, #10
 8004bf0:	4628      	mov	r0, r5
 8004bf2:	f000 f99f 	bl	8004f34 <__multadd>
 8004bf6:	4682      	mov	sl, r0
 8004bf8:	e7ea      	b.n	8004bd0 <_dtoa_r+0xb20>
 8004bfa:	9b06      	ldr	r3, [sp, #24]
 8004bfc:	f04f 0800 	mov.w	r8, #0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	bfcc      	ite	gt
 8004c04:	461f      	movgt	r7, r3
 8004c06:	2701      	movle	r7, #1
 8004c08:	9b03      	ldr	r3, [sp, #12]
 8004c0a:	441f      	add	r7, r3
 8004c0c:	4651      	mov	r1, sl
 8004c0e:	2201      	movs	r2, #1
 8004c10:	4628      	mov	r0, r5
 8004c12:	f000 fb3b 	bl	800528c <__lshift>
 8004c16:	4621      	mov	r1, r4
 8004c18:	4682      	mov	sl, r0
 8004c1a:	f000 fba3 	bl	8005364 <__mcmp>
 8004c1e:	2800      	cmp	r0, #0
 8004c20:	dc97      	bgt.n	8004b52 <_dtoa_r+0xaa2>
 8004c22:	d102      	bne.n	8004c2a <_dtoa_r+0xb7a>
 8004c24:	f019 0f01 	tst.w	r9, #1
 8004c28:	d193      	bne.n	8004b52 <_dtoa_r+0xaa2>
 8004c2a:	463b      	mov	r3, r7
 8004c2c:	461f      	mov	r7, r3
 8004c2e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004c32:	2a30      	cmp	r2, #48	; 0x30
 8004c34:	d0fa      	beq.n	8004c2c <_dtoa_r+0xb7c>
 8004c36:	e6e1      	b.n	80049fc <_dtoa_r+0x94c>
 8004c38:	9a03      	ldr	r2, [sp, #12]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d18a      	bne.n	8004b54 <_dtoa_r+0xaa4>
 8004c3e:	2331      	movs	r3, #49	; 0x31
 8004c40:	f10b 0b01 	add.w	fp, fp, #1
 8004c44:	e797      	b.n	8004b76 <_dtoa_r+0xac6>
 8004c46:	4b0a      	ldr	r3, [pc, #40]	; (8004c70 <_dtoa_r+0xbc0>)
 8004c48:	f7ff ba9f 	b.w	800418a <_dtoa_r+0xda>
 8004c4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f47f aa77 	bne.w	8004142 <_dtoa_r+0x92>
 8004c54:	4b07      	ldr	r3, [pc, #28]	; (8004c74 <_dtoa_r+0xbc4>)
 8004c56:	f7ff ba98 	b.w	800418a <_dtoa_r+0xda>
 8004c5a:	9b06      	ldr	r3, [sp, #24]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	dcb6      	bgt.n	8004bce <_dtoa_r+0xb1e>
 8004c60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	f73f aeb5 	bgt.w	80049d2 <_dtoa_r+0x922>
 8004c68:	e7b1      	b.n	8004bce <_dtoa_r+0xb1e>
 8004c6a:	bf00      	nop
 8004c6c:	080061a2 	.word	0x080061a2
 8004c70:	08006102 	.word	0x08006102
 8004c74:	08006126 	.word	0x08006126

08004c78 <_free_r>:
 8004c78:	b538      	push	{r3, r4, r5, lr}
 8004c7a:	4605      	mov	r5, r0
 8004c7c:	2900      	cmp	r1, #0
 8004c7e:	d040      	beq.n	8004d02 <_free_r+0x8a>
 8004c80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c84:	1f0c      	subs	r4, r1, #4
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	bfb8      	it	lt
 8004c8a:	18e4      	addlt	r4, r4, r3
 8004c8c:	f000 f8e4 	bl	8004e58 <__malloc_lock>
 8004c90:	4a1c      	ldr	r2, [pc, #112]	; (8004d04 <_free_r+0x8c>)
 8004c92:	6813      	ldr	r3, [r2, #0]
 8004c94:	b933      	cbnz	r3, 8004ca4 <_free_r+0x2c>
 8004c96:	6063      	str	r3, [r4, #4]
 8004c98:	6014      	str	r4, [r2, #0]
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ca0:	f000 b8e0 	b.w	8004e64 <__malloc_unlock>
 8004ca4:	42a3      	cmp	r3, r4
 8004ca6:	d908      	bls.n	8004cba <_free_r+0x42>
 8004ca8:	6820      	ldr	r0, [r4, #0]
 8004caa:	1821      	adds	r1, r4, r0
 8004cac:	428b      	cmp	r3, r1
 8004cae:	bf01      	itttt	eq
 8004cb0:	6819      	ldreq	r1, [r3, #0]
 8004cb2:	685b      	ldreq	r3, [r3, #4]
 8004cb4:	1809      	addeq	r1, r1, r0
 8004cb6:	6021      	streq	r1, [r4, #0]
 8004cb8:	e7ed      	b.n	8004c96 <_free_r+0x1e>
 8004cba:	461a      	mov	r2, r3
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	b10b      	cbz	r3, 8004cc4 <_free_r+0x4c>
 8004cc0:	42a3      	cmp	r3, r4
 8004cc2:	d9fa      	bls.n	8004cba <_free_r+0x42>
 8004cc4:	6811      	ldr	r1, [r2, #0]
 8004cc6:	1850      	adds	r0, r2, r1
 8004cc8:	42a0      	cmp	r0, r4
 8004cca:	d10b      	bne.n	8004ce4 <_free_r+0x6c>
 8004ccc:	6820      	ldr	r0, [r4, #0]
 8004cce:	4401      	add	r1, r0
 8004cd0:	1850      	adds	r0, r2, r1
 8004cd2:	4283      	cmp	r3, r0
 8004cd4:	6011      	str	r1, [r2, #0]
 8004cd6:	d1e0      	bne.n	8004c9a <_free_r+0x22>
 8004cd8:	6818      	ldr	r0, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	4408      	add	r0, r1
 8004cde:	6010      	str	r0, [r2, #0]
 8004ce0:	6053      	str	r3, [r2, #4]
 8004ce2:	e7da      	b.n	8004c9a <_free_r+0x22>
 8004ce4:	d902      	bls.n	8004cec <_free_r+0x74>
 8004ce6:	230c      	movs	r3, #12
 8004ce8:	602b      	str	r3, [r5, #0]
 8004cea:	e7d6      	b.n	8004c9a <_free_r+0x22>
 8004cec:	6820      	ldr	r0, [r4, #0]
 8004cee:	1821      	adds	r1, r4, r0
 8004cf0:	428b      	cmp	r3, r1
 8004cf2:	bf01      	itttt	eq
 8004cf4:	6819      	ldreq	r1, [r3, #0]
 8004cf6:	685b      	ldreq	r3, [r3, #4]
 8004cf8:	1809      	addeq	r1, r1, r0
 8004cfa:	6021      	streq	r1, [r4, #0]
 8004cfc:	6063      	str	r3, [r4, #4]
 8004cfe:	6054      	str	r4, [r2, #4]
 8004d00:	e7cb      	b.n	8004c9a <_free_r+0x22>
 8004d02:	bd38      	pop	{r3, r4, r5, pc}
 8004d04:	20000430 	.word	0x20000430

08004d08 <malloc>:
 8004d08:	4b02      	ldr	r3, [pc, #8]	; (8004d14 <malloc+0xc>)
 8004d0a:	4601      	mov	r1, r0
 8004d0c:	6818      	ldr	r0, [r3, #0]
 8004d0e:	f000 b823 	b.w	8004d58 <_malloc_r>
 8004d12:	bf00      	nop
 8004d14:	20000070 	.word	0x20000070

08004d18 <sbrk_aligned>:
 8004d18:	b570      	push	{r4, r5, r6, lr}
 8004d1a:	4e0e      	ldr	r6, [pc, #56]	; (8004d54 <sbrk_aligned+0x3c>)
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	6831      	ldr	r1, [r6, #0]
 8004d20:	4605      	mov	r5, r0
 8004d22:	b911      	cbnz	r1, 8004d2a <sbrk_aligned+0x12>
 8004d24:	f000 fe38 	bl	8005998 <_sbrk_r>
 8004d28:	6030      	str	r0, [r6, #0]
 8004d2a:	4621      	mov	r1, r4
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	f000 fe33 	bl	8005998 <_sbrk_r>
 8004d32:	1c43      	adds	r3, r0, #1
 8004d34:	d00a      	beq.n	8004d4c <sbrk_aligned+0x34>
 8004d36:	1cc4      	adds	r4, r0, #3
 8004d38:	f024 0403 	bic.w	r4, r4, #3
 8004d3c:	42a0      	cmp	r0, r4
 8004d3e:	d007      	beq.n	8004d50 <sbrk_aligned+0x38>
 8004d40:	1a21      	subs	r1, r4, r0
 8004d42:	4628      	mov	r0, r5
 8004d44:	f000 fe28 	bl	8005998 <_sbrk_r>
 8004d48:	3001      	adds	r0, #1
 8004d4a:	d101      	bne.n	8004d50 <sbrk_aligned+0x38>
 8004d4c:	f04f 34ff 	mov.w	r4, #4294967295
 8004d50:	4620      	mov	r0, r4
 8004d52:	bd70      	pop	{r4, r5, r6, pc}
 8004d54:	20000434 	.word	0x20000434

08004d58 <_malloc_r>:
 8004d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d5c:	1ccd      	adds	r5, r1, #3
 8004d5e:	f025 0503 	bic.w	r5, r5, #3
 8004d62:	3508      	adds	r5, #8
 8004d64:	2d0c      	cmp	r5, #12
 8004d66:	bf38      	it	cc
 8004d68:	250c      	movcc	r5, #12
 8004d6a:	2d00      	cmp	r5, #0
 8004d6c:	4607      	mov	r7, r0
 8004d6e:	db01      	blt.n	8004d74 <_malloc_r+0x1c>
 8004d70:	42a9      	cmp	r1, r5
 8004d72:	d905      	bls.n	8004d80 <_malloc_r+0x28>
 8004d74:	230c      	movs	r3, #12
 8004d76:	2600      	movs	r6, #0
 8004d78:	603b      	str	r3, [r7, #0]
 8004d7a:	4630      	mov	r0, r6
 8004d7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d80:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004e54 <_malloc_r+0xfc>
 8004d84:	f000 f868 	bl	8004e58 <__malloc_lock>
 8004d88:	f8d8 3000 	ldr.w	r3, [r8]
 8004d8c:	461c      	mov	r4, r3
 8004d8e:	bb5c      	cbnz	r4, 8004de8 <_malloc_r+0x90>
 8004d90:	4629      	mov	r1, r5
 8004d92:	4638      	mov	r0, r7
 8004d94:	f7ff ffc0 	bl	8004d18 <sbrk_aligned>
 8004d98:	1c43      	adds	r3, r0, #1
 8004d9a:	4604      	mov	r4, r0
 8004d9c:	d155      	bne.n	8004e4a <_malloc_r+0xf2>
 8004d9e:	f8d8 4000 	ldr.w	r4, [r8]
 8004da2:	4626      	mov	r6, r4
 8004da4:	2e00      	cmp	r6, #0
 8004da6:	d145      	bne.n	8004e34 <_malloc_r+0xdc>
 8004da8:	2c00      	cmp	r4, #0
 8004daa:	d048      	beq.n	8004e3e <_malloc_r+0xe6>
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	4631      	mov	r1, r6
 8004db0:	4638      	mov	r0, r7
 8004db2:	eb04 0903 	add.w	r9, r4, r3
 8004db6:	f000 fdef 	bl	8005998 <_sbrk_r>
 8004dba:	4581      	cmp	r9, r0
 8004dbc:	d13f      	bne.n	8004e3e <_malloc_r+0xe6>
 8004dbe:	6821      	ldr	r1, [r4, #0]
 8004dc0:	4638      	mov	r0, r7
 8004dc2:	1a6d      	subs	r5, r5, r1
 8004dc4:	4629      	mov	r1, r5
 8004dc6:	f7ff ffa7 	bl	8004d18 <sbrk_aligned>
 8004dca:	3001      	adds	r0, #1
 8004dcc:	d037      	beq.n	8004e3e <_malloc_r+0xe6>
 8004dce:	6823      	ldr	r3, [r4, #0]
 8004dd0:	442b      	add	r3, r5
 8004dd2:	6023      	str	r3, [r4, #0]
 8004dd4:	f8d8 3000 	ldr.w	r3, [r8]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d038      	beq.n	8004e4e <_malloc_r+0xf6>
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	42a2      	cmp	r2, r4
 8004de0:	d12b      	bne.n	8004e3a <_malloc_r+0xe2>
 8004de2:	2200      	movs	r2, #0
 8004de4:	605a      	str	r2, [r3, #4]
 8004de6:	e00f      	b.n	8004e08 <_malloc_r+0xb0>
 8004de8:	6822      	ldr	r2, [r4, #0]
 8004dea:	1b52      	subs	r2, r2, r5
 8004dec:	d41f      	bmi.n	8004e2e <_malloc_r+0xd6>
 8004dee:	2a0b      	cmp	r2, #11
 8004df0:	d917      	bls.n	8004e22 <_malloc_r+0xca>
 8004df2:	1961      	adds	r1, r4, r5
 8004df4:	42a3      	cmp	r3, r4
 8004df6:	6025      	str	r5, [r4, #0]
 8004df8:	bf18      	it	ne
 8004dfa:	6059      	strne	r1, [r3, #4]
 8004dfc:	6863      	ldr	r3, [r4, #4]
 8004dfe:	bf08      	it	eq
 8004e00:	f8c8 1000 	streq.w	r1, [r8]
 8004e04:	5162      	str	r2, [r4, r5]
 8004e06:	604b      	str	r3, [r1, #4]
 8004e08:	4638      	mov	r0, r7
 8004e0a:	f104 060b 	add.w	r6, r4, #11
 8004e0e:	f000 f829 	bl	8004e64 <__malloc_unlock>
 8004e12:	f026 0607 	bic.w	r6, r6, #7
 8004e16:	1d23      	adds	r3, r4, #4
 8004e18:	1af2      	subs	r2, r6, r3
 8004e1a:	d0ae      	beq.n	8004d7a <_malloc_r+0x22>
 8004e1c:	1b9b      	subs	r3, r3, r6
 8004e1e:	50a3      	str	r3, [r4, r2]
 8004e20:	e7ab      	b.n	8004d7a <_malloc_r+0x22>
 8004e22:	42a3      	cmp	r3, r4
 8004e24:	6862      	ldr	r2, [r4, #4]
 8004e26:	d1dd      	bne.n	8004de4 <_malloc_r+0x8c>
 8004e28:	f8c8 2000 	str.w	r2, [r8]
 8004e2c:	e7ec      	b.n	8004e08 <_malloc_r+0xb0>
 8004e2e:	4623      	mov	r3, r4
 8004e30:	6864      	ldr	r4, [r4, #4]
 8004e32:	e7ac      	b.n	8004d8e <_malloc_r+0x36>
 8004e34:	4634      	mov	r4, r6
 8004e36:	6876      	ldr	r6, [r6, #4]
 8004e38:	e7b4      	b.n	8004da4 <_malloc_r+0x4c>
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	e7cc      	b.n	8004dd8 <_malloc_r+0x80>
 8004e3e:	230c      	movs	r3, #12
 8004e40:	4638      	mov	r0, r7
 8004e42:	603b      	str	r3, [r7, #0]
 8004e44:	f000 f80e 	bl	8004e64 <__malloc_unlock>
 8004e48:	e797      	b.n	8004d7a <_malloc_r+0x22>
 8004e4a:	6025      	str	r5, [r4, #0]
 8004e4c:	e7dc      	b.n	8004e08 <_malloc_r+0xb0>
 8004e4e:	605b      	str	r3, [r3, #4]
 8004e50:	deff      	udf	#255	; 0xff
 8004e52:	bf00      	nop
 8004e54:	20000430 	.word	0x20000430

08004e58 <__malloc_lock>:
 8004e58:	4801      	ldr	r0, [pc, #4]	; (8004e60 <__malloc_lock+0x8>)
 8004e5a:	f7ff b890 	b.w	8003f7e <__retarget_lock_acquire_recursive>
 8004e5e:	bf00      	nop
 8004e60:	2000042c 	.word	0x2000042c

08004e64 <__malloc_unlock>:
 8004e64:	4801      	ldr	r0, [pc, #4]	; (8004e6c <__malloc_unlock+0x8>)
 8004e66:	f7ff b88b 	b.w	8003f80 <__retarget_lock_release_recursive>
 8004e6a:	bf00      	nop
 8004e6c:	2000042c 	.word	0x2000042c

08004e70 <_Balloc>:
 8004e70:	b570      	push	{r4, r5, r6, lr}
 8004e72:	69c6      	ldr	r6, [r0, #28]
 8004e74:	4604      	mov	r4, r0
 8004e76:	460d      	mov	r5, r1
 8004e78:	b976      	cbnz	r6, 8004e98 <_Balloc+0x28>
 8004e7a:	2010      	movs	r0, #16
 8004e7c:	f7ff ff44 	bl	8004d08 <malloc>
 8004e80:	4602      	mov	r2, r0
 8004e82:	61e0      	str	r0, [r4, #28]
 8004e84:	b920      	cbnz	r0, 8004e90 <_Balloc+0x20>
 8004e86:	216b      	movs	r1, #107	; 0x6b
 8004e88:	4b17      	ldr	r3, [pc, #92]	; (8004ee8 <_Balloc+0x78>)
 8004e8a:	4818      	ldr	r0, [pc, #96]	; (8004eec <_Balloc+0x7c>)
 8004e8c:	f000 fda2 	bl	80059d4 <__assert_func>
 8004e90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004e94:	6006      	str	r6, [r0, #0]
 8004e96:	60c6      	str	r6, [r0, #12]
 8004e98:	69e6      	ldr	r6, [r4, #28]
 8004e9a:	68f3      	ldr	r3, [r6, #12]
 8004e9c:	b183      	cbz	r3, 8004ec0 <_Balloc+0x50>
 8004e9e:	69e3      	ldr	r3, [r4, #28]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004ea6:	b9b8      	cbnz	r0, 8004ed8 <_Balloc+0x68>
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	fa01 f605 	lsl.w	r6, r1, r5
 8004eae:	1d72      	adds	r2, r6, #5
 8004eb0:	4620      	mov	r0, r4
 8004eb2:	0092      	lsls	r2, r2, #2
 8004eb4:	f000 fdac 	bl	8005a10 <_calloc_r>
 8004eb8:	b160      	cbz	r0, 8004ed4 <_Balloc+0x64>
 8004eba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004ebe:	e00e      	b.n	8004ede <_Balloc+0x6e>
 8004ec0:	2221      	movs	r2, #33	; 0x21
 8004ec2:	2104      	movs	r1, #4
 8004ec4:	4620      	mov	r0, r4
 8004ec6:	f000 fda3 	bl	8005a10 <_calloc_r>
 8004eca:	69e3      	ldr	r3, [r4, #28]
 8004ecc:	60f0      	str	r0, [r6, #12]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1e4      	bne.n	8004e9e <_Balloc+0x2e>
 8004ed4:	2000      	movs	r0, #0
 8004ed6:	bd70      	pop	{r4, r5, r6, pc}
 8004ed8:	6802      	ldr	r2, [r0, #0]
 8004eda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004ede:	2300      	movs	r3, #0
 8004ee0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004ee4:	e7f7      	b.n	8004ed6 <_Balloc+0x66>
 8004ee6:	bf00      	nop
 8004ee8:	08006133 	.word	0x08006133
 8004eec:	080061b3 	.word	0x080061b3

08004ef0 <_Bfree>:
 8004ef0:	b570      	push	{r4, r5, r6, lr}
 8004ef2:	69c6      	ldr	r6, [r0, #28]
 8004ef4:	4605      	mov	r5, r0
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	b976      	cbnz	r6, 8004f18 <_Bfree+0x28>
 8004efa:	2010      	movs	r0, #16
 8004efc:	f7ff ff04 	bl	8004d08 <malloc>
 8004f00:	4602      	mov	r2, r0
 8004f02:	61e8      	str	r0, [r5, #28]
 8004f04:	b920      	cbnz	r0, 8004f10 <_Bfree+0x20>
 8004f06:	218f      	movs	r1, #143	; 0x8f
 8004f08:	4b08      	ldr	r3, [pc, #32]	; (8004f2c <_Bfree+0x3c>)
 8004f0a:	4809      	ldr	r0, [pc, #36]	; (8004f30 <_Bfree+0x40>)
 8004f0c:	f000 fd62 	bl	80059d4 <__assert_func>
 8004f10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004f14:	6006      	str	r6, [r0, #0]
 8004f16:	60c6      	str	r6, [r0, #12]
 8004f18:	b13c      	cbz	r4, 8004f2a <_Bfree+0x3a>
 8004f1a:	69eb      	ldr	r3, [r5, #28]
 8004f1c:	6862      	ldr	r2, [r4, #4]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f24:	6021      	str	r1, [r4, #0]
 8004f26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004f2a:	bd70      	pop	{r4, r5, r6, pc}
 8004f2c:	08006133 	.word	0x08006133
 8004f30:	080061b3 	.word	0x080061b3

08004f34 <__multadd>:
 8004f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f38:	4607      	mov	r7, r0
 8004f3a:	460c      	mov	r4, r1
 8004f3c:	461e      	mov	r6, r3
 8004f3e:	2000      	movs	r0, #0
 8004f40:	690d      	ldr	r5, [r1, #16]
 8004f42:	f101 0c14 	add.w	ip, r1, #20
 8004f46:	f8dc 3000 	ldr.w	r3, [ip]
 8004f4a:	3001      	adds	r0, #1
 8004f4c:	b299      	uxth	r1, r3
 8004f4e:	fb02 6101 	mla	r1, r2, r1, r6
 8004f52:	0c1e      	lsrs	r6, r3, #16
 8004f54:	0c0b      	lsrs	r3, r1, #16
 8004f56:	fb02 3306 	mla	r3, r2, r6, r3
 8004f5a:	b289      	uxth	r1, r1
 8004f5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004f60:	4285      	cmp	r5, r0
 8004f62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004f66:	f84c 1b04 	str.w	r1, [ip], #4
 8004f6a:	dcec      	bgt.n	8004f46 <__multadd+0x12>
 8004f6c:	b30e      	cbz	r6, 8004fb2 <__multadd+0x7e>
 8004f6e:	68a3      	ldr	r3, [r4, #8]
 8004f70:	42ab      	cmp	r3, r5
 8004f72:	dc19      	bgt.n	8004fa8 <__multadd+0x74>
 8004f74:	6861      	ldr	r1, [r4, #4]
 8004f76:	4638      	mov	r0, r7
 8004f78:	3101      	adds	r1, #1
 8004f7a:	f7ff ff79 	bl	8004e70 <_Balloc>
 8004f7e:	4680      	mov	r8, r0
 8004f80:	b928      	cbnz	r0, 8004f8e <__multadd+0x5a>
 8004f82:	4602      	mov	r2, r0
 8004f84:	21ba      	movs	r1, #186	; 0xba
 8004f86:	4b0c      	ldr	r3, [pc, #48]	; (8004fb8 <__multadd+0x84>)
 8004f88:	480c      	ldr	r0, [pc, #48]	; (8004fbc <__multadd+0x88>)
 8004f8a:	f000 fd23 	bl	80059d4 <__assert_func>
 8004f8e:	6922      	ldr	r2, [r4, #16]
 8004f90:	f104 010c 	add.w	r1, r4, #12
 8004f94:	3202      	adds	r2, #2
 8004f96:	0092      	lsls	r2, r2, #2
 8004f98:	300c      	adds	r0, #12
 8004f9a:	f000 fd0d 	bl	80059b8 <memcpy>
 8004f9e:	4621      	mov	r1, r4
 8004fa0:	4638      	mov	r0, r7
 8004fa2:	f7ff ffa5 	bl	8004ef0 <_Bfree>
 8004fa6:	4644      	mov	r4, r8
 8004fa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004fac:	3501      	adds	r5, #1
 8004fae:	615e      	str	r6, [r3, #20]
 8004fb0:	6125      	str	r5, [r4, #16]
 8004fb2:	4620      	mov	r0, r4
 8004fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fb8:	080061a2 	.word	0x080061a2
 8004fbc:	080061b3 	.word	0x080061b3

08004fc0 <__hi0bits>:
 8004fc0:	0c02      	lsrs	r2, r0, #16
 8004fc2:	0412      	lsls	r2, r2, #16
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	b9ca      	cbnz	r2, 8004ffc <__hi0bits+0x3c>
 8004fc8:	0403      	lsls	r3, r0, #16
 8004fca:	2010      	movs	r0, #16
 8004fcc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004fd0:	bf04      	itt	eq
 8004fd2:	021b      	lsleq	r3, r3, #8
 8004fd4:	3008      	addeq	r0, #8
 8004fd6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004fda:	bf04      	itt	eq
 8004fdc:	011b      	lsleq	r3, r3, #4
 8004fde:	3004      	addeq	r0, #4
 8004fe0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004fe4:	bf04      	itt	eq
 8004fe6:	009b      	lsleq	r3, r3, #2
 8004fe8:	3002      	addeq	r0, #2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	db05      	blt.n	8004ffa <__hi0bits+0x3a>
 8004fee:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8004ff2:	f100 0001 	add.w	r0, r0, #1
 8004ff6:	bf08      	it	eq
 8004ff8:	2020      	moveq	r0, #32
 8004ffa:	4770      	bx	lr
 8004ffc:	2000      	movs	r0, #0
 8004ffe:	e7e5      	b.n	8004fcc <__hi0bits+0xc>

08005000 <__lo0bits>:
 8005000:	6803      	ldr	r3, [r0, #0]
 8005002:	4602      	mov	r2, r0
 8005004:	f013 0007 	ands.w	r0, r3, #7
 8005008:	d00b      	beq.n	8005022 <__lo0bits+0x22>
 800500a:	07d9      	lsls	r1, r3, #31
 800500c:	d421      	bmi.n	8005052 <__lo0bits+0x52>
 800500e:	0798      	lsls	r0, r3, #30
 8005010:	bf49      	itett	mi
 8005012:	085b      	lsrmi	r3, r3, #1
 8005014:	089b      	lsrpl	r3, r3, #2
 8005016:	2001      	movmi	r0, #1
 8005018:	6013      	strmi	r3, [r2, #0]
 800501a:	bf5c      	itt	pl
 800501c:	2002      	movpl	r0, #2
 800501e:	6013      	strpl	r3, [r2, #0]
 8005020:	4770      	bx	lr
 8005022:	b299      	uxth	r1, r3
 8005024:	b909      	cbnz	r1, 800502a <__lo0bits+0x2a>
 8005026:	2010      	movs	r0, #16
 8005028:	0c1b      	lsrs	r3, r3, #16
 800502a:	b2d9      	uxtb	r1, r3
 800502c:	b909      	cbnz	r1, 8005032 <__lo0bits+0x32>
 800502e:	3008      	adds	r0, #8
 8005030:	0a1b      	lsrs	r3, r3, #8
 8005032:	0719      	lsls	r1, r3, #28
 8005034:	bf04      	itt	eq
 8005036:	091b      	lsreq	r3, r3, #4
 8005038:	3004      	addeq	r0, #4
 800503a:	0799      	lsls	r1, r3, #30
 800503c:	bf04      	itt	eq
 800503e:	089b      	lsreq	r3, r3, #2
 8005040:	3002      	addeq	r0, #2
 8005042:	07d9      	lsls	r1, r3, #31
 8005044:	d403      	bmi.n	800504e <__lo0bits+0x4e>
 8005046:	085b      	lsrs	r3, r3, #1
 8005048:	f100 0001 	add.w	r0, r0, #1
 800504c:	d003      	beq.n	8005056 <__lo0bits+0x56>
 800504e:	6013      	str	r3, [r2, #0]
 8005050:	4770      	bx	lr
 8005052:	2000      	movs	r0, #0
 8005054:	4770      	bx	lr
 8005056:	2020      	movs	r0, #32
 8005058:	4770      	bx	lr
	...

0800505c <__i2b>:
 800505c:	b510      	push	{r4, lr}
 800505e:	460c      	mov	r4, r1
 8005060:	2101      	movs	r1, #1
 8005062:	f7ff ff05 	bl	8004e70 <_Balloc>
 8005066:	4602      	mov	r2, r0
 8005068:	b928      	cbnz	r0, 8005076 <__i2b+0x1a>
 800506a:	f240 1145 	movw	r1, #325	; 0x145
 800506e:	4b04      	ldr	r3, [pc, #16]	; (8005080 <__i2b+0x24>)
 8005070:	4804      	ldr	r0, [pc, #16]	; (8005084 <__i2b+0x28>)
 8005072:	f000 fcaf 	bl	80059d4 <__assert_func>
 8005076:	2301      	movs	r3, #1
 8005078:	6144      	str	r4, [r0, #20]
 800507a:	6103      	str	r3, [r0, #16]
 800507c:	bd10      	pop	{r4, pc}
 800507e:	bf00      	nop
 8005080:	080061a2 	.word	0x080061a2
 8005084:	080061b3 	.word	0x080061b3

08005088 <__multiply>:
 8005088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800508c:	4691      	mov	r9, r2
 800508e:	690a      	ldr	r2, [r1, #16]
 8005090:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005094:	460c      	mov	r4, r1
 8005096:	429a      	cmp	r2, r3
 8005098:	bfbe      	ittt	lt
 800509a:	460b      	movlt	r3, r1
 800509c:	464c      	movlt	r4, r9
 800509e:	4699      	movlt	r9, r3
 80050a0:	6927      	ldr	r7, [r4, #16]
 80050a2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80050a6:	68a3      	ldr	r3, [r4, #8]
 80050a8:	6861      	ldr	r1, [r4, #4]
 80050aa:	eb07 060a 	add.w	r6, r7, sl
 80050ae:	42b3      	cmp	r3, r6
 80050b0:	b085      	sub	sp, #20
 80050b2:	bfb8      	it	lt
 80050b4:	3101      	addlt	r1, #1
 80050b6:	f7ff fedb 	bl	8004e70 <_Balloc>
 80050ba:	b930      	cbnz	r0, 80050ca <__multiply+0x42>
 80050bc:	4602      	mov	r2, r0
 80050be:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80050c2:	4b43      	ldr	r3, [pc, #268]	; (80051d0 <__multiply+0x148>)
 80050c4:	4843      	ldr	r0, [pc, #268]	; (80051d4 <__multiply+0x14c>)
 80050c6:	f000 fc85 	bl	80059d4 <__assert_func>
 80050ca:	f100 0514 	add.w	r5, r0, #20
 80050ce:	462b      	mov	r3, r5
 80050d0:	2200      	movs	r2, #0
 80050d2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80050d6:	4543      	cmp	r3, r8
 80050d8:	d321      	bcc.n	800511e <__multiply+0x96>
 80050da:	f104 0314 	add.w	r3, r4, #20
 80050de:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80050e2:	f109 0314 	add.w	r3, r9, #20
 80050e6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80050ea:	9202      	str	r2, [sp, #8]
 80050ec:	1b3a      	subs	r2, r7, r4
 80050ee:	3a15      	subs	r2, #21
 80050f0:	f022 0203 	bic.w	r2, r2, #3
 80050f4:	3204      	adds	r2, #4
 80050f6:	f104 0115 	add.w	r1, r4, #21
 80050fa:	428f      	cmp	r7, r1
 80050fc:	bf38      	it	cc
 80050fe:	2204      	movcc	r2, #4
 8005100:	9201      	str	r2, [sp, #4]
 8005102:	9a02      	ldr	r2, [sp, #8]
 8005104:	9303      	str	r3, [sp, #12]
 8005106:	429a      	cmp	r2, r3
 8005108:	d80c      	bhi.n	8005124 <__multiply+0x9c>
 800510a:	2e00      	cmp	r6, #0
 800510c:	dd03      	ble.n	8005116 <__multiply+0x8e>
 800510e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005112:	2b00      	cmp	r3, #0
 8005114:	d05a      	beq.n	80051cc <__multiply+0x144>
 8005116:	6106      	str	r6, [r0, #16]
 8005118:	b005      	add	sp, #20
 800511a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800511e:	f843 2b04 	str.w	r2, [r3], #4
 8005122:	e7d8      	b.n	80050d6 <__multiply+0x4e>
 8005124:	f8b3 a000 	ldrh.w	sl, [r3]
 8005128:	f1ba 0f00 	cmp.w	sl, #0
 800512c:	d023      	beq.n	8005176 <__multiply+0xee>
 800512e:	46a9      	mov	r9, r5
 8005130:	f04f 0c00 	mov.w	ip, #0
 8005134:	f104 0e14 	add.w	lr, r4, #20
 8005138:	f85e 2b04 	ldr.w	r2, [lr], #4
 800513c:	f8d9 1000 	ldr.w	r1, [r9]
 8005140:	fa1f fb82 	uxth.w	fp, r2
 8005144:	b289      	uxth	r1, r1
 8005146:	fb0a 110b 	mla	r1, sl, fp, r1
 800514a:	4461      	add	r1, ip
 800514c:	f8d9 c000 	ldr.w	ip, [r9]
 8005150:	0c12      	lsrs	r2, r2, #16
 8005152:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005156:	fb0a c202 	mla	r2, sl, r2, ip
 800515a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800515e:	b289      	uxth	r1, r1
 8005160:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005164:	4577      	cmp	r7, lr
 8005166:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800516a:	f849 1b04 	str.w	r1, [r9], #4
 800516e:	d8e3      	bhi.n	8005138 <__multiply+0xb0>
 8005170:	9a01      	ldr	r2, [sp, #4]
 8005172:	f845 c002 	str.w	ip, [r5, r2]
 8005176:	9a03      	ldr	r2, [sp, #12]
 8005178:	3304      	adds	r3, #4
 800517a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800517e:	f1b9 0f00 	cmp.w	r9, #0
 8005182:	d021      	beq.n	80051c8 <__multiply+0x140>
 8005184:	46ae      	mov	lr, r5
 8005186:	f04f 0a00 	mov.w	sl, #0
 800518a:	6829      	ldr	r1, [r5, #0]
 800518c:	f104 0c14 	add.w	ip, r4, #20
 8005190:	f8bc b000 	ldrh.w	fp, [ip]
 8005194:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005198:	b289      	uxth	r1, r1
 800519a:	fb09 220b 	mla	r2, r9, fp, r2
 800519e:	4452      	add	r2, sl
 80051a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80051a4:	f84e 1b04 	str.w	r1, [lr], #4
 80051a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80051ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80051b0:	f8be 1000 	ldrh.w	r1, [lr]
 80051b4:	4567      	cmp	r7, ip
 80051b6:	fb09 110a 	mla	r1, r9, sl, r1
 80051ba:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80051be:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80051c2:	d8e5      	bhi.n	8005190 <__multiply+0x108>
 80051c4:	9a01      	ldr	r2, [sp, #4]
 80051c6:	50a9      	str	r1, [r5, r2]
 80051c8:	3504      	adds	r5, #4
 80051ca:	e79a      	b.n	8005102 <__multiply+0x7a>
 80051cc:	3e01      	subs	r6, #1
 80051ce:	e79c      	b.n	800510a <__multiply+0x82>
 80051d0:	080061a2 	.word	0x080061a2
 80051d4:	080061b3 	.word	0x080061b3

080051d8 <__pow5mult>:
 80051d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051dc:	4615      	mov	r5, r2
 80051de:	f012 0203 	ands.w	r2, r2, #3
 80051e2:	4606      	mov	r6, r0
 80051e4:	460f      	mov	r7, r1
 80051e6:	d007      	beq.n	80051f8 <__pow5mult+0x20>
 80051e8:	4c25      	ldr	r4, [pc, #148]	; (8005280 <__pow5mult+0xa8>)
 80051ea:	3a01      	subs	r2, #1
 80051ec:	2300      	movs	r3, #0
 80051ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80051f2:	f7ff fe9f 	bl	8004f34 <__multadd>
 80051f6:	4607      	mov	r7, r0
 80051f8:	10ad      	asrs	r5, r5, #2
 80051fa:	d03d      	beq.n	8005278 <__pow5mult+0xa0>
 80051fc:	69f4      	ldr	r4, [r6, #28]
 80051fe:	b97c      	cbnz	r4, 8005220 <__pow5mult+0x48>
 8005200:	2010      	movs	r0, #16
 8005202:	f7ff fd81 	bl	8004d08 <malloc>
 8005206:	4602      	mov	r2, r0
 8005208:	61f0      	str	r0, [r6, #28]
 800520a:	b928      	cbnz	r0, 8005218 <__pow5mult+0x40>
 800520c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005210:	4b1c      	ldr	r3, [pc, #112]	; (8005284 <__pow5mult+0xac>)
 8005212:	481d      	ldr	r0, [pc, #116]	; (8005288 <__pow5mult+0xb0>)
 8005214:	f000 fbde 	bl	80059d4 <__assert_func>
 8005218:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800521c:	6004      	str	r4, [r0, #0]
 800521e:	60c4      	str	r4, [r0, #12]
 8005220:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005224:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005228:	b94c      	cbnz	r4, 800523e <__pow5mult+0x66>
 800522a:	f240 2171 	movw	r1, #625	; 0x271
 800522e:	4630      	mov	r0, r6
 8005230:	f7ff ff14 	bl	800505c <__i2b>
 8005234:	2300      	movs	r3, #0
 8005236:	4604      	mov	r4, r0
 8005238:	f8c8 0008 	str.w	r0, [r8, #8]
 800523c:	6003      	str	r3, [r0, #0]
 800523e:	f04f 0900 	mov.w	r9, #0
 8005242:	07eb      	lsls	r3, r5, #31
 8005244:	d50a      	bpl.n	800525c <__pow5mult+0x84>
 8005246:	4639      	mov	r1, r7
 8005248:	4622      	mov	r2, r4
 800524a:	4630      	mov	r0, r6
 800524c:	f7ff ff1c 	bl	8005088 <__multiply>
 8005250:	4680      	mov	r8, r0
 8005252:	4639      	mov	r1, r7
 8005254:	4630      	mov	r0, r6
 8005256:	f7ff fe4b 	bl	8004ef0 <_Bfree>
 800525a:	4647      	mov	r7, r8
 800525c:	106d      	asrs	r5, r5, #1
 800525e:	d00b      	beq.n	8005278 <__pow5mult+0xa0>
 8005260:	6820      	ldr	r0, [r4, #0]
 8005262:	b938      	cbnz	r0, 8005274 <__pow5mult+0x9c>
 8005264:	4622      	mov	r2, r4
 8005266:	4621      	mov	r1, r4
 8005268:	4630      	mov	r0, r6
 800526a:	f7ff ff0d 	bl	8005088 <__multiply>
 800526e:	6020      	str	r0, [r4, #0]
 8005270:	f8c0 9000 	str.w	r9, [r0]
 8005274:	4604      	mov	r4, r0
 8005276:	e7e4      	b.n	8005242 <__pow5mult+0x6a>
 8005278:	4638      	mov	r0, r7
 800527a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800527e:	bf00      	nop
 8005280:	08006300 	.word	0x08006300
 8005284:	08006133 	.word	0x08006133
 8005288:	080061b3 	.word	0x080061b3

0800528c <__lshift>:
 800528c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005290:	460c      	mov	r4, r1
 8005292:	4607      	mov	r7, r0
 8005294:	4691      	mov	r9, r2
 8005296:	6923      	ldr	r3, [r4, #16]
 8005298:	6849      	ldr	r1, [r1, #4]
 800529a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800529e:	68a3      	ldr	r3, [r4, #8]
 80052a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80052a4:	f108 0601 	add.w	r6, r8, #1
 80052a8:	42b3      	cmp	r3, r6
 80052aa:	db0b      	blt.n	80052c4 <__lshift+0x38>
 80052ac:	4638      	mov	r0, r7
 80052ae:	f7ff fddf 	bl	8004e70 <_Balloc>
 80052b2:	4605      	mov	r5, r0
 80052b4:	b948      	cbnz	r0, 80052ca <__lshift+0x3e>
 80052b6:	4602      	mov	r2, r0
 80052b8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80052bc:	4b27      	ldr	r3, [pc, #156]	; (800535c <__lshift+0xd0>)
 80052be:	4828      	ldr	r0, [pc, #160]	; (8005360 <__lshift+0xd4>)
 80052c0:	f000 fb88 	bl	80059d4 <__assert_func>
 80052c4:	3101      	adds	r1, #1
 80052c6:	005b      	lsls	r3, r3, #1
 80052c8:	e7ee      	b.n	80052a8 <__lshift+0x1c>
 80052ca:	2300      	movs	r3, #0
 80052cc:	f100 0114 	add.w	r1, r0, #20
 80052d0:	f100 0210 	add.w	r2, r0, #16
 80052d4:	4618      	mov	r0, r3
 80052d6:	4553      	cmp	r3, sl
 80052d8:	db33      	blt.n	8005342 <__lshift+0xb6>
 80052da:	6920      	ldr	r0, [r4, #16]
 80052dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80052e0:	f104 0314 	add.w	r3, r4, #20
 80052e4:	f019 091f 	ands.w	r9, r9, #31
 80052e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80052ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80052f0:	d02b      	beq.n	800534a <__lshift+0xbe>
 80052f2:	468a      	mov	sl, r1
 80052f4:	2200      	movs	r2, #0
 80052f6:	f1c9 0e20 	rsb	lr, r9, #32
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	fa00 f009 	lsl.w	r0, r0, r9
 8005300:	4310      	orrs	r0, r2
 8005302:	f84a 0b04 	str.w	r0, [sl], #4
 8005306:	f853 2b04 	ldr.w	r2, [r3], #4
 800530a:	459c      	cmp	ip, r3
 800530c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005310:	d8f3      	bhi.n	80052fa <__lshift+0x6e>
 8005312:	ebac 0304 	sub.w	r3, ip, r4
 8005316:	3b15      	subs	r3, #21
 8005318:	f023 0303 	bic.w	r3, r3, #3
 800531c:	3304      	adds	r3, #4
 800531e:	f104 0015 	add.w	r0, r4, #21
 8005322:	4584      	cmp	ip, r0
 8005324:	bf38      	it	cc
 8005326:	2304      	movcc	r3, #4
 8005328:	50ca      	str	r2, [r1, r3]
 800532a:	b10a      	cbz	r2, 8005330 <__lshift+0xa4>
 800532c:	f108 0602 	add.w	r6, r8, #2
 8005330:	3e01      	subs	r6, #1
 8005332:	4638      	mov	r0, r7
 8005334:	4621      	mov	r1, r4
 8005336:	612e      	str	r6, [r5, #16]
 8005338:	f7ff fdda 	bl	8004ef0 <_Bfree>
 800533c:	4628      	mov	r0, r5
 800533e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005342:	f842 0f04 	str.w	r0, [r2, #4]!
 8005346:	3301      	adds	r3, #1
 8005348:	e7c5      	b.n	80052d6 <__lshift+0x4a>
 800534a:	3904      	subs	r1, #4
 800534c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005350:	459c      	cmp	ip, r3
 8005352:	f841 2f04 	str.w	r2, [r1, #4]!
 8005356:	d8f9      	bhi.n	800534c <__lshift+0xc0>
 8005358:	e7ea      	b.n	8005330 <__lshift+0xa4>
 800535a:	bf00      	nop
 800535c:	080061a2 	.word	0x080061a2
 8005360:	080061b3 	.word	0x080061b3

08005364 <__mcmp>:
 8005364:	4603      	mov	r3, r0
 8005366:	690a      	ldr	r2, [r1, #16]
 8005368:	6900      	ldr	r0, [r0, #16]
 800536a:	b530      	push	{r4, r5, lr}
 800536c:	1a80      	subs	r0, r0, r2
 800536e:	d10d      	bne.n	800538c <__mcmp+0x28>
 8005370:	3314      	adds	r3, #20
 8005372:	3114      	adds	r1, #20
 8005374:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005378:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800537c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005380:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005384:	4295      	cmp	r5, r2
 8005386:	d002      	beq.n	800538e <__mcmp+0x2a>
 8005388:	d304      	bcc.n	8005394 <__mcmp+0x30>
 800538a:	2001      	movs	r0, #1
 800538c:	bd30      	pop	{r4, r5, pc}
 800538e:	42a3      	cmp	r3, r4
 8005390:	d3f4      	bcc.n	800537c <__mcmp+0x18>
 8005392:	e7fb      	b.n	800538c <__mcmp+0x28>
 8005394:	f04f 30ff 	mov.w	r0, #4294967295
 8005398:	e7f8      	b.n	800538c <__mcmp+0x28>
	...

0800539c <__mdiff>:
 800539c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053a0:	460d      	mov	r5, r1
 80053a2:	4607      	mov	r7, r0
 80053a4:	4611      	mov	r1, r2
 80053a6:	4628      	mov	r0, r5
 80053a8:	4614      	mov	r4, r2
 80053aa:	f7ff ffdb 	bl	8005364 <__mcmp>
 80053ae:	1e06      	subs	r6, r0, #0
 80053b0:	d111      	bne.n	80053d6 <__mdiff+0x3a>
 80053b2:	4631      	mov	r1, r6
 80053b4:	4638      	mov	r0, r7
 80053b6:	f7ff fd5b 	bl	8004e70 <_Balloc>
 80053ba:	4602      	mov	r2, r0
 80053bc:	b928      	cbnz	r0, 80053ca <__mdiff+0x2e>
 80053be:	f240 2137 	movw	r1, #567	; 0x237
 80053c2:	4b3a      	ldr	r3, [pc, #232]	; (80054ac <__mdiff+0x110>)
 80053c4:	483a      	ldr	r0, [pc, #232]	; (80054b0 <__mdiff+0x114>)
 80053c6:	f000 fb05 	bl	80059d4 <__assert_func>
 80053ca:	2301      	movs	r3, #1
 80053cc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80053d0:	4610      	mov	r0, r2
 80053d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053d6:	bfa4      	itt	ge
 80053d8:	4623      	movge	r3, r4
 80053da:	462c      	movge	r4, r5
 80053dc:	4638      	mov	r0, r7
 80053de:	6861      	ldr	r1, [r4, #4]
 80053e0:	bfa6      	itte	ge
 80053e2:	461d      	movge	r5, r3
 80053e4:	2600      	movge	r6, #0
 80053e6:	2601      	movlt	r6, #1
 80053e8:	f7ff fd42 	bl	8004e70 <_Balloc>
 80053ec:	4602      	mov	r2, r0
 80053ee:	b918      	cbnz	r0, 80053f8 <__mdiff+0x5c>
 80053f0:	f240 2145 	movw	r1, #581	; 0x245
 80053f4:	4b2d      	ldr	r3, [pc, #180]	; (80054ac <__mdiff+0x110>)
 80053f6:	e7e5      	b.n	80053c4 <__mdiff+0x28>
 80053f8:	f102 0814 	add.w	r8, r2, #20
 80053fc:	46c2      	mov	sl, r8
 80053fe:	f04f 0c00 	mov.w	ip, #0
 8005402:	6927      	ldr	r7, [r4, #16]
 8005404:	60c6      	str	r6, [r0, #12]
 8005406:	692e      	ldr	r6, [r5, #16]
 8005408:	f104 0014 	add.w	r0, r4, #20
 800540c:	f105 0914 	add.w	r9, r5, #20
 8005410:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005414:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005418:	3410      	adds	r4, #16
 800541a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800541e:	f859 3b04 	ldr.w	r3, [r9], #4
 8005422:	fa1f f18b 	uxth.w	r1, fp
 8005426:	4461      	add	r1, ip
 8005428:	fa1f fc83 	uxth.w	ip, r3
 800542c:	0c1b      	lsrs	r3, r3, #16
 800542e:	eba1 010c 	sub.w	r1, r1, ip
 8005432:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005436:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800543a:	b289      	uxth	r1, r1
 800543c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8005440:	454e      	cmp	r6, r9
 8005442:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005446:	f84a 1b04 	str.w	r1, [sl], #4
 800544a:	d8e6      	bhi.n	800541a <__mdiff+0x7e>
 800544c:	1b73      	subs	r3, r6, r5
 800544e:	3b15      	subs	r3, #21
 8005450:	f023 0303 	bic.w	r3, r3, #3
 8005454:	3515      	adds	r5, #21
 8005456:	3304      	adds	r3, #4
 8005458:	42ae      	cmp	r6, r5
 800545a:	bf38      	it	cc
 800545c:	2304      	movcc	r3, #4
 800545e:	4418      	add	r0, r3
 8005460:	4443      	add	r3, r8
 8005462:	461e      	mov	r6, r3
 8005464:	4605      	mov	r5, r0
 8005466:	4575      	cmp	r5, lr
 8005468:	d30e      	bcc.n	8005488 <__mdiff+0xec>
 800546a:	f10e 0103 	add.w	r1, lr, #3
 800546e:	1a09      	subs	r1, r1, r0
 8005470:	f021 0103 	bic.w	r1, r1, #3
 8005474:	3803      	subs	r0, #3
 8005476:	4586      	cmp	lr, r0
 8005478:	bf38      	it	cc
 800547a:	2100      	movcc	r1, #0
 800547c:	440b      	add	r3, r1
 800547e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005482:	b189      	cbz	r1, 80054a8 <__mdiff+0x10c>
 8005484:	6117      	str	r7, [r2, #16]
 8005486:	e7a3      	b.n	80053d0 <__mdiff+0x34>
 8005488:	f855 8b04 	ldr.w	r8, [r5], #4
 800548c:	fa1f f188 	uxth.w	r1, r8
 8005490:	4461      	add	r1, ip
 8005492:	140c      	asrs	r4, r1, #16
 8005494:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005498:	b289      	uxth	r1, r1
 800549a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800549e:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80054a2:	f846 1b04 	str.w	r1, [r6], #4
 80054a6:	e7de      	b.n	8005466 <__mdiff+0xca>
 80054a8:	3f01      	subs	r7, #1
 80054aa:	e7e8      	b.n	800547e <__mdiff+0xe2>
 80054ac:	080061a2 	.word	0x080061a2
 80054b0:	080061b3 	.word	0x080061b3

080054b4 <__d2b>:
 80054b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054b6:	2101      	movs	r1, #1
 80054b8:	4617      	mov	r7, r2
 80054ba:	461c      	mov	r4, r3
 80054bc:	9e08      	ldr	r6, [sp, #32]
 80054be:	f7ff fcd7 	bl	8004e70 <_Balloc>
 80054c2:	4605      	mov	r5, r0
 80054c4:	b930      	cbnz	r0, 80054d4 <__d2b+0x20>
 80054c6:	4602      	mov	r2, r0
 80054c8:	f240 310f 	movw	r1, #783	; 0x30f
 80054cc:	4b22      	ldr	r3, [pc, #136]	; (8005558 <__d2b+0xa4>)
 80054ce:	4823      	ldr	r0, [pc, #140]	; (800555c <__d2b+0xa8>)
 80054d0:	f000 fa80 	bl	80059d4 <__assert_func>
 80054d4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80054d8:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80054dc:	bb24      	cbnz	r4, 8005528 <__d2b+0x74>
 80054de:	2f00      	cmp	r7, #0
 80054e0:	9301      	str	r3, [sp, #4]
 80054e2:	d026      	beq.n	8005532 <__d2b+0x7e>
 80054e4:	4668      	mov	r0, sp
 80054e6:	9700      	str	r7, [sp, #0]
 80054e8:	f7ff fd8a 	bl	8005000 <__lo0bits>
 80054ec:	e9dd 1200 	ldrd	r1, r2, [sp]
 80054f0:	b1e8      	cbz	r0, 800552e <__d2b+0x7a>
 80054f2:	f1c0 0320 	rsb	r3, r0, #32
 80054f6:	fa02 f303 	lsl.w	r3, r2, r3
 80054fa:	430b      	orrs	r3, r1
 80054fc:	40c2      	lsrs	r2, r0
 80054fe:	616b      	str	r3, [r5, #20]
 8005500:	9201      	str	r2, [sp, #4]
 8005502:	9b01      	ldr	r3, [sp, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	bf14      	ite	ne
 8005508:	2102      	movne	r1, #2
 800550a:	2101      	moveq	r1, #1
 800550c:	61ab      	str	r3, [r5, #24]
 800550e:	6129      	str	r1, [r5, #16]
 8005510:	b1bc      	cbz	r4, 8005542 <__d2b+0x8e>
 8005512:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005516:	4404      	add	r4, r0
 8005518:	6034      	str	r4, [r6, #0]
 800551a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800551e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005520:	6018      	str	r0, [r3, #0]
 8005522:	4628      	mov	r0, r5
 8005524:	b003      	add	sp, #12
 8005526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800552c:	e7d7      	b.n	80054de <__d2b+0x2a>
 800552e:	6169      	str	r1, [r5, #20]
 8005530:	e7e7      	b.n	8005502 <__d2b+0x4e>
 8005532:	a801      	add	r0, sp, #4
 8005534:	f7ff fd64 	bl	8005000 <__lo0bits>
 8005538:	9b01      	ldr	r3, [sp, #4]
 800553a:	2101      	movs	r1, #1
 800553c:	616b      	str	r3, [r5, #20]
 800553e:	3020      	adds	r0, #32
 8005540:	e7e5      	b.n	800550e <__d2b+0x5a>
 8005542:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005546:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800554a:	6030      	str	r0, [r6, #0]
 800554c:	6918      	ldr	r0, [r3, #16]
 800554e:	f7ff fd37 	bl	8004fc0 <__hi0bits>
 8005552:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005556:	e7e2      	b.n	800551e <__d2b+0x6a>
 8005558:	080061a2 	.word	0x080061a2
 800555c:	080061b3 	.word	0x080061b3

08005560 <__ssputs_r>:
 8005560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005564:	461f      	mov	r7, r3
 8005566:	688e      	ldr	r6, [r1, #8]
 8005568:	4682      	mov	sl, r0
 800556a:	42be      	cmp	r6, r7
 800556c:	460c      	mov	r4, r1
 800556e:	4690      	mov	r8, r2
 8005570:	680b      	ldr	r3, [r1, #0]
 8005572:	d82c      	bhi.n	80055ce <__ssputs_r+0x6e>
 8005574:	898a      	ldrh	r2, [r1, #12]
 8005576:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800557a:	d026      	beq.n	80055ca <__ssputs_r+0x6a>
 800557c:	6965      	ldr	r5, [r4, #20]
 800557e:	6909      	ldr	r1, [r1, #16]
 8005580:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005584:	eba3 0901 	sub.w	r9, r3, r1
 8005588:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800558c:	1c7b      	adds	r3, r7, #1
 800558e:	444b      	add	r3, r9
 8005590:	106d      	asrs	r5, r5, #1
 8005592:	429d      	cmp	r5, r3
 8005594:	bf38      	it	cc
 8005596:	461d      	movcc	r5, r3
 8005598:	0553      	lsls	r3, r2, #21
 800559a:	d527      	bpl.n	80055ec <__ssputs_r+0x8c>
 800559c:	4629      	mov	r1, r5
 800559e:	f7ff fbdb 	bl	8004d58 <_malloc_r>
 80055a2:	4606      	mov	r6, r0
 80055a4:	b360      	cbz	r0, 8005600 <__ssputs_r+0xa0>
 80055a6:	464a      	mov	r2, r9
 80055a8:	6921      	ldr	r1, [r4, #16]
 80055aa:	f000 fa05 	bl	80059b8 <memcpy>
 80055ae:	89a3      	ldrh	r3, [r4, #12]
 80055b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80055b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055b8:	81a3      	strh	r3, [r4, #12]
 80055ba:	6126      	str	r6, [r4, #16]
 80055bc:	444e      	add	r6, r9
 80055be:	6026      	str	r6, [r4, #0]
 80055c0:	463e      	mov	r6, r7
 80055c2:	6165      	str	r5, [r4, #20]
 80055c4:	eba5 0509 	sub.w	r5, r5, r9
 80055c8:	60a5      	str	r5, [r4, #8]
 80055ca:	42be      	cmp	r6, r7
 80055cc:	d900      	bls.n	80055d0 <__ssputs_r+0x70>
 80055ce:	463e      	mov	r6, r7
 80055d0:	4632      	mov	r2, r6
 80055d2:	4641      	mov	r1, r8
 80055d4:	6820      	ldr	r0, [r4, #0]
 80055d6:	f000 f9c5 	bl	8005964 <memmove>
 80055da:	2000      	movs	r0, #0
 80055dc:	68a3      	ldr	r3, [r4, #8]
 80055de:	1b9b      	subs	r3, r3, r6
 80055e0:	60a3      	str	r3, [r4, #8]
 80055e2:	6823      	ldr	r3, [r4, #0]
 80055e4:	4433      	add	r3, r6
 80055e6:	6023      	str	r3, [r4, #0]
 80055e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055ec:	462a      	mov	r2, r5
 80055ee:	f000 fa35 	bl	8005a5c <_realloc_r>
 80055f2:	4606      	mov	r6, r0
 80055f4:	2800      	cmp	r0, #0
 80055f6:	d1e0      	bne.n	80055ba <__ssputs_r+0x5a>
 80055f8:	4650      	mov	r0, sl
 80055fa:	6921      	ldr	r1, [r4, #16]
 80055fc:	f7ff fb3c 	bl	8004c78 <_free_r>
 8005600:	230c      	movs	r3, #12
 8005602:	f8ca 3000 	str.w	r3, [sl]
 8005606:	89a3      	ldrh	r3, [r4, #12]
 8005608:	f04f 30ff 	mov.w	r0, #4294967295
 800560c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005610:	81a3      	strh	r3, [r4, #12]
 8005612:	e7e9      	b.n	80055e8 <__ssputs_r+0x88>

08005614 <_svfiprintf_r>:
 8005614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005618:	4698      	mov	r8, r3
 800561a:	898b      	ldrh	r3, [r1, #12]
 800561c:	4607      	mov	r7, r0
 800561e:	061b      	lsls	r3, r3, #24
 8005620:	460d      	mov	r5, r1
 8005622:	4614      	mov	r4, r2
 8005624:	b09d      	sub	sp, #116	; 0x74
 8005626:	d50e      	bpl.n	8005646 <_svfiprintf_r+0x32>
 8005628:	690b      	ldr	r3, [r1, #16]
 800562a:	b963      	cbnz	r3, 8005646 <_svfiprintf_r+0x32>
 800562c:	2140      	movs	r1, #64	; 0x40
 800562e:	f7ff fb93 	bl	8004d58 <_malloc_r>
 8005632:	6028      	str	r0, [r5, #0]
 8005634:	6128      	str	r0, [r5, #16]
 8005636:	b920      	cbnz	r0, 8005642 <_svfiprintf_r+0x2e>
 8005638:	230c      	movs	r3, #12
 800563a:	603b      	str	r3, [r7, #0]
 800563c:	f04f 30ff 	mov.w	r0, #4294967295
 8005640:	e0d0      	b.n	80057e4 <_svfiprintf_r+0x1d0>
 8005642:	2340      	movs	r3, #64	; 0x40
 8005644:	616b      	str	r3, [r5, #20]
 8005646:	2300      	movs	r3, #0
 8005648:	9309      	str	r3, [sp, #36]	; 0x24
 800564a:	2320      	movs	r3, #32
 800564c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005650:	2330      	movs	r3, #48	; 0x30
 8005652:	f04f 0901 	mov.w	r9, #1
 8005656:	f8cd 800c 	str.w	r8, [sp, #12]
 800565a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80057fc <_svfiprintf_r+0x1e8>
 800565e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005662:	4623      	mov	r3, r4
 8005664:	469a      	mov	sl, r3
 8005666:	f813 2b01 	ldrb.w	r2, [r3], #1
 800566a:	b10a      	cbz	r2, 8005670 <_svfiprintf_r+0x5c>
 800566c:	2a25      	cmp	r2, #37	; 0x25
 800566e:	d1f9      	bne.n	8005664 <_svfiprintf_r+0x50>
 8005670:	ebba 0b04 	subs.w	fp, sl, r4
 8005674:	d00b      	beq.n	800568e <_svfiprintf_r+0x7a>
 8005676:	465b      	mov	r3, fp
 8005678:	4622      	mov	r2, r4
 800567a:	4629      	mov	r1, r5
 800567c:	4638      	mov	r0, r7
 800567e:	f7ff ff6f 	bl	8005560 <__ssputs_r>
 8005682:	3001      	adds	r0, #1
 8005684:	f000 80a9 	beq.w	80057da <_svfiprintf_r+0x1c6>
 8005688:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800568a:	445a      	add	r2, fp
 800568c:	9209      	str	r2, [sp, #36]	; 0x24
 800568e:	f89a 3000 	ldrb.w	r3, [sl]
 8005692:	2b00      	cmp	r3, #0
 8005694:	f000 80a1 	beq.w	80057da <_svfiprintf_r+0x1c6>
 8005698:	2300      	movs	r3, #0
 800569a:	f04f 32ff 	mov.w	r2, #4294967295
 800569e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056a2:	f10a 0a01 	add.w	sl, sl, #1
 80056a6:	9304      	str	r3, [sp, #16]
 80056a8:	9307      	str	r3, [sp, #28]
 80056aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80056ae:	931a      	str	r3, [sp, #104]	; 0x68
 80056b0:	4654      	mov	r4, sl
 80056b2:	2205      	movs	r2, #5
 80056b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056b8:	4850      	ldr	r0, [pc, #320]	; (80057fc <_svfiprintf_r+0x1e8>)
 80056ba:	f7fe fc62 	bl	8003f82 <memchr>
 80056be:	9a04      	ldr	r2, [sp, #16]
 80056c0:	b9d8      	cbnz	r0, 80056fa <_svfiprintf_r+0xe6>
 80056c2:	06d0      	lsls	r0, r2, #27
 80056c4:	bf44      	itt	mi
 80056c6:	2320      	movmi	r3, #32
 80056c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80056cc:	0711      	lsls	r1, r2, #28
 80056ce:	bf44      	itt	mi
 80056d0:	232b      	movmi	r3, #43	; 0x2b
 80056d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80056d6:	f89a 3000 	ldrb.w	r3, [sl]
 80056da:	2b2a      	cmp	r3, #42	; 0x2a
 80056dc:	d015      	beq.n	800570a <_svfiprintf_r+0xf6>
 80056de:	4654      	mov	r4, sl
 80056e0:	2000      	movs	r0, #0
 80056e2:	f04f 0c0a 	mov.w	ip, #10
 80056e6:	9a07      	ldr	r2, [sp, #28]
 80056e8:	4621      	mov	r1, r4
 80056ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056ee:	3b30      	subs	r3, #48	; 0x30
 80056f0:	2b09      	cmp	r3, #9
 80056f2:	d94d      	bls.n	8005790 <_svfiprintf_r+0x17c>
 80056f4:	b1b0      	cbz	r0, 8005724 <_svfiprintf_r+0x110>
 80056f6:	9207      	str	r2, [sp, #28]
 80056f8:	e014      	b.n	8005724 <_svfiprintf_r+0x110>
 80056fa:	eba0 0308 	sub.w	r3, r0, r8
 80056fe:	fa09 f303 	lsl.w	r3, r9, r3
 8005702:	4313      	orrs	r3, r2
 8005704:	46a2      	mov	sl, r4
 8005706:	9304      	str	r3, [sp, #16]
 8005708:	e7d2      	b.n	80056b0 <_svfiprintf_r+0x9c>
 800570a:	9b03      	ldr	r3, [sp, #12]
 800570c:	1d19      	adds	r1, r3, #4
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	9103      	str	r1, [sp, #12]
 8005712:	2b00      	cmp	r3, #0
 8005714:	bfbb      	ittet	lt
 8005716:	425b      	neglt	r3, r3
 8005718:	f042 0202 	orrlt.w	r2, r2, #2
 800571c:	9307      	strge	r3, [sp, #28]
 800571e:	9307      	strlt	r3, [sp, #28]
 8005720:	bfb8      	it	lt
 8005722:	9204      	strlt	r2, [sp, #16]
 8005724:	7823      	ldrb	r3, [r4, #0]
 8005726:	2b2e      	cmp	r3, #46	; 0x2e
 8005728:	d10c      	bne.n	8005744 <_svfiprintf_r+0x130>
 800572a:	7863      	ldrb	r3, [r4, #1]
 800572c:	2b2a      	cmp	r3, #42	; 0x2a
 800572e:	d134      	bne.n	800579a <_svfiprintf_r+0x186>
 8005730:	9b03      	ldr	r3, [sp, #12]
 8005732:	3402      	adds	r4, #2
 8005734:	1d1a      	adds	r2, r3, #4
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	9203      	str	r2, [sp, #12]
 800573a:	2b00      	cmp	r3, #0
 800573c:	bfb8      	it	lt
 800573e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005742:	9305      	str	r3, [sp, #20]
 8005744:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8005800 <_svfiprintf_r+0x1ec>
 8005748:	2203      	movs	r2, #3
 800574a:	4650      	mov	r0, sl
 800574c:	7821      	ldrb	r1, [r4, #0]
 800574e:	f7fe fc18 	bl	8003f82 <memchr>
 8005752:	b138      	cbz	r0, 8005764 <_svfiprintf_r+0x150>
 8005754:	2240      	movs	r2, #64	; 0x40
 8005756:	9b04      	ldr	r3, [sp, #16]
 8005758:	eba0 000a 	sub.w	r0, r0, sl
 800575c:	4082      	lsls	r2, r0
 800575e:	4313      	orrs	r3, r2
 8005760:	3401      	adds	r4, #1
 8005762:	9304      	str	r3, [sp, #16]
 8005764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005768:	2206      	movs	r2, #6
 800576a:	4826      	ldr	r0, [pc, #152]	; (8005804 <_svfiprintf_r+0x1f0>)
 800576c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005770:	f7fe fc07 	bl	8003f82 <memchr>
 8005774:	2800      	cmp	r0, #0
 8005776:	d038      	beq.n	80057ea <_svfiprintf_r+0x1d6>
 8005778:	4b23      	ldr	r3, [pc, #140]	; (8005808 <_svfiprintf_r+0x1f4>)
 800577a:	bb1b      	cbnz	r3, 80057c4 <_svfiprintf_r+0x1b0>
 800577c:	9b03      	ldr	r3, [sp, #12]
 800577e:	3307      	adds	r3, #7
 8005780:	f023 0307 	bic.w	r3, r3, #7
 8005784:	3308      	adds	r3, #8
 8005786:	9303      	str	r3, [sp, #12]
 8005788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800578a:	4433      	add	r3, r6
 800578c:	9309      	str	r3, [sp, #36]	; 0x24
 800578e:	e768      	b.n	8005662 <_svfiprintf_r+0x4e>
 8005790:	460c      	mov	r4, r1
 8005792:	2001      	movs	r0, #1
 8005794:	fb0c 3202 	mla	r2, ip, r2, r3
 8005798:	e7a6      	b.n	80056e8 <_svfiprintf_r+0xd4>
 800579a:	2300      	movs	r3, #0
 800579c:	f04f 0c0a 	mov.w	ip, #10
 80057a0:	4619      	mov	r1, r3
 80057a2:	3401      	adds	r4, #1
 80057a4:	9305      	str	r3, [sp, #20]
 80057a6:	4620      	mov	r0, r4
 80057a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057ac:	3a30      	subs	r2, #48	; 0x30
 80057ae:	2a09      	cmp	r2, #9
 80057b0:	d903      	bls.n	80057ba <_svfiprintf_r+0x1a6>
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0c6      	beq.n	8005744 <_svfiprintf_r+0x130>
 80057b6:	9105      	str	r1, [sp, #20]
 80057b8:	e7c4      	b.n	8005744 <_svfiprintf_r+0x130>
 80057ba:	4604      	mov	r4, r0
 80057bc:	2301      	movs	r3, #1
 80057be:	fb0c 2101 	mla	r1, ip, r1, r2
 80057c2:	e7f0      	b.n	80057a6 <_svfiprintf_r+0x192>
 80057c4:	ab03      	add	r3, sp, #12
 80057c6:	9300      	str	r3, [sp, #0]
 80057c8:	462a      	mov	r2, r5
 80057ca:	4638      	mov	r0, r7
 80057cc:	4b0f      	ldr	r3, [pc, #60]	; (800580c <_svfiprintf_r+0x1f8>)
 80057ce:	a904      	add	r1, sp, #16
 80057d0:	f7fd fe70 	bl	80034b4 <_printf_float>
 80057d4:	1c42      	adds	r2, r0, #1
 80057d6:	4606      	mov	r6, r0
 80057d8:	d1d6      	bne.n	8005788 <_svfiprintf_r+0x174>
 80057da:	89ab      	ldrh	r3, [r5, #12]
 80057dc:	065b      	lsls	r3, r3, #25
 80057de:	f53f af2d 	bmi.w	800563c <_svfiprintf_r+0x28>
 80057e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80057e4:	b01d      	add	sp, #116	; 0x74
 80057e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ea:	ab03      	add	r3, sp, #12
 80057ec:	9300      	str	r3, [sp, #0]
 80057ee:	462a      	mov	r2, r5
 80057f0:	4638      	mov	r0, r7
 80057f2:	4b06      	ldr	r3, [pc, #24]	; (800580c <_svfiprintf_r+0x1f8>)
 80057f4:	a904      	add	r1, sp, #16
 80057f6:	f7fe f8fd 	bl	80039f4 <_printf_i>
 80057fa:	e7eb      	b.n	80057d4 <_svfiprintf_r+0x1c0>
 80057fc:	0800630c 	.word	0x0800630c
 8005800:	08006312 	.word	0x08006312
 8005804:	08006316 	.word	0x08006316
 8005808:	080034b5 	.word	0x080034b5
 800580c:	08005561 	.word	0x08005561

08005810 <__sflush_r>:
 8005810:	898a      	ldrh	r2, [r1, #12]
 8005812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005814:	4605      	mov	r5, r0
 8005816:	0710      	lsls	r0, r2, #28
 8005818:	460c      	mov	r4, r1
 800581a:	d457      	bmi.n	80058cc <__sflush_r+0xbc>
 800581c:	684b      	ldr	r3, [r1, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	dc04      	bgt.n	800582c <__sflush_r+0x1c>
 8005822:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005824:	2b00      	cmp	r3, #0
 8005826:	dc01      	bgt.n	800582c <__sflush_r+0x1c>
 8005828:	2000      	movs	r0, #0
 800582a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800582c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800582e:	2e00      	cmp	r6, #0
 8005830:	d0fa      	beq.n	8005828 <__sflush_r+0x18>
 8005832:	2300      	movs	r3, #0
 8005834:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005838:	682f      	ldr	r7, [r5, #0]
 800583a:	6a21      	ldr	r1, [r4, #32]
 800583c:	602b      	str	r3, [r5, #0]
 800583e:	d032      	beq.n	80058a6 <__sflush_r+0x96>
 8005840:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005842:	89a3      	ldrh	r3, [r4, #12]
 8005844:	075a      	lsls	r2, r3, #29
 8005846:	d505      	bpl.n	8005854 <__sflush_r+0x44>
 8005848:	6863      	ldr	r3, [r4, #4]
 800584a:	1ac0      	subs	r0, r0, r3
 800584c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800584e:	b10b      	cbz	r3, 8005854 <__sflush_r+0x44>
 8005850:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005852:	1ac0      	subs	r0, r0, r3
 8005854:	2300      	movs	r3, #0
 8005856:	4602      	mov	r2, r0
 8005858:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800585a:	4628      	mov	r0, r5
 800585c:	6a21      	ldr	r1, [r4, #32]
 800585e:	47b0      	blx	r6
 8005860:	1c43      	adds	r3, r0, #1
 8005862:	89a3      	ldrh	r3, [r4, #12]
 8005864:	d106      	bne.n	8005874 <__sflush_r+0x64>
 8005866:	6829      	ldr	r1, [r5, #0]
 8005868:	291d      	cmp	r1, #29
 800586a:	d82b      	bhi.n	80058c4 <__sflush_r+0xb4>
 800586c:	4a28      	ldr	r2, [pc, #160]	; (8005910 <__sflush_r+0x100>)
 800586e:	410a      	asrs	r2, r1
 8005870:	07d6      	lsls	r6, r2, #31
 8005872:	d427      	bmi.n	80058c4 <__sflush_r+0xb4>
 8005874:	2200      	movs	r2, #0
 8005876:	6062      	str	r2, [r4, #4]
 8005878:	6922      	ldr	r2, [r4, #16]
 800587a:	04d9      	lsls	r1, r3, #19
 800587c:	6022      	str	r2, [r4, #0]
 800587e:	d504      	bpl.n	800588a <__sflush_r+0x7a>
 8005880:	1c42      	adds	r2, r0, #1
 8005882:	d101      	bne.n	8005888 <__sflush_r+0x78>
 8005884:	682b      	ldr	r3, [r5, #0]
 8005886:	b903      	cbnz	r3, 800588a <__sflush_r+0x7a>
 8005888:	6560      	str	r0, [r4, #84]	; 0x54
 800588a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800588c:	602f      	str	r7, [r5, #0]
 800588e:	2900      	cmp	r1, #0
 8005890:	d0ca      	beq.n	8005828 <__sflush_r+0x18>
 8005892:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005896:	4299      	cmp	r1, r3
 8005898:	d002      	beq.n	80058a0 <__sflush_r+0x90>
 800589a:	4628      	mov	r0, r5
 800589c:	f7ff f9ec 	bl	8004c78 <_free_r>
 80058a0:	2000      	movs	r0, #0
 80058a2:	6360      	str	r0, [r4, #52]	; 0x34
 80058a4:	e7c1      	b.n	800582a <__sflush_r+0x1a>
 80058a6:	2301      	movs	r3, #1
 80058a8:	4628      	mov	r0, r5
 80058aa:	47b0      	blx	r6
 80058ac:	1c41      	adds	r1, r0, #1
 80058ae:	d1c8      	bne.n	8005842 <__sflush_r+0x32>
 80058b0:	682b      	ldr	r3, [r5, #0]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d0c5      	beq.n	8005842 <__sflush_r+0x32>
 80058b6:	2b1d      	cmp	r3, #29
 80058b8:	d001      	beq.n	80058be <__sflush_r+0xae>
 80058ba:	2b16      	cmp	r3, #22
 80058bc:	d101      	bne.n	80058c2 <__sflush_r+0xb2>
 80058be:	602f      	str	r7, [r5, #0]
 80058c0:	e7b2      	b.n	8005828 <__sflush_r+0x18>
 80058c2:	89a3      	ldrh	r3, [r4, #12]
 80058c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058c8:	81a3      	strh	r3, [r4, #12]
 80058ca:	e7ae      	b.n	800582a <__sflush_r+0x1a>
 80058cc:	690f      	ldr	r7, [r1, #16]
 80058ce:	2f00      	cmp	r7, #0
 80058d0:	d0aa      	beq.n	8005828 <__sflush_r+0x18>
 80058d2:	0793      	lsls	r3, r2, #30
 80058d4:	bf18      	it	ne
 80058d6:	2300      	movne	r3, #0
 80058d8:	680e      	ldr	r6, [r1, #0]
 80058da:	bf08      	it	eq
 80058dc:	694b      	ldreq	r3, [r1, #20]
 80058de:	1bf6      	subs	r6, r6, r7
 80058e0:	600f      	str	r7, [r1, #0]
 80058e2:	608b      	str	r3, [r1, #8]
 80058e4:	2e00      	cmp	r6, #0
 80058e6:	dd9f      	ble.n	8005828 <__sflush_r+0x18>
 80058e8:	4633      	mov	r3, r6
 80058ea:	463a      	mov	r2, r7
 80058ec:	4628      	mov	r0, r5
 80058ee:	6a21      	ldr	r1, [r4, #32]
 80058f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80058f4:	47e0      	blx	ip
 80058f6:	2800      	cmp	r0, #0
 80058f8:	dc06      	bgt.n	8005908 <__sflush_r+0xf8>
 80058fa:	89a3      	ldrh	r3, [r4, #12]
 80058fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005904:	81a3      	strh	r3, [r4, #12]
 8005906:	e790      	b.n	800582a <__sflush_r+0x1a>
 8005908:	4407      	add	r7, r0
 800590a:	1a36      	subs	r6, r6, r0
 800590c:	e7ea      	b.n	80058e4 <__sflush_r+0xd4>
 800590e:	bf00      	nop
 8005910:	dfbffffe 	.word	0xdfbffffe

08005914 <_fflush_r>:
 8005914:	b538      	push	{r3, r4, r5, lr}
 8005916:	690b      	ldr	r3, [r1, #16]
 8005918:	4605      	mov	r5, r0
 800591a:	460c      	mov	r4, r1
 800591c:	b913      	cbnz	r3, 8005924 <_fflush_r+0x10>
 800591e:	2500      	movs	r5, #0
 8005920:	4628      	mov	r0, r5
 8005922:	bd38      	pop	{r3, r4, r5, pc}
 8005924:	b118      	cbz	r0, 800592e <_fflush_r+0x1a>
 8005926:	6a03      	ldr	r3, [r0, #32]
 8005928:	b90b      	cbnz	r3, 800592e <_fflush_r+0x1a>
 800592a:	f7fe fa11 	bl	8003d50 <__sinit>
 800592e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d0f3      	beq.n	800591e <_fflush_r+0xa>
 8005936:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005938:	07d0      	lsls	r0, r2, #31
 800593a:	d404      	bmi.n	8005946 <_fflush_r+0x32>
 800593c:	0599      	lsls	r1, r3, #22
 800593e:	d402      	bmi.n	8005946 <_fflush_r+0x32>
 8005940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005942:	f7fe fb1c 	bl	8003f7e <__retarget_lock_acquire_recursive>
 8005946:	4628      	mov	r0, r5
 8005948:	4621      	mov	r1, r4
 800594a:	f7ff ff61 	bl	8005810 <__sflush_r>
 800594e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005950:	4605      	mov	r5, r0
 8005952:	07da      	lsls	r2, r3, #31
 8005954:	d4e4      	bmi.n	8005920 <_fflush_r+0xc>
 8005956:	89a3      	ldrh	r3, [r4, #12]
 8005958:	059b      	lsls	r3, r3, #22
 800595a:	d4e1      	bmi.n	8005920 <_fflush_r+0xc>
 800595c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800595e:	f7fe fb0f 	bl	8003f80 <__retarget_lock_release_recursive>
 8005962:	e7dd      	b.n	8005920 <_fflush_r+0xc>

08005964 <memmove>:
 8005964:	4288      	cmp	r0, r1
 8005966:	b510      	push	{r4, lr}
 8005968:	eb01 0402 	add.w	r4, r1, r2
 800596c:	d902      	bls.n	8005974 <memmove+0x10>
 800596e:	4284      	cmp	r4, r0
 8005970:	4623      	mov	r3, r4
 8005972:	d807      	bhi.n	8005984 <memmove+0x20>
 8005974:	1e43      	subs	r3, r0, #1
 8005976:	42a1      	cmp	r1, r4
 8005978:	d008      	beq.n	800598c <memmove+0x28>
 800597a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800597e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005982:	e7f8      	b.n	8005976 <memmove+0x12>
 8005984:	4601      	mov	r1, r0
 8005986:	4402      	add	r2, r0
 8005988:	428a      	cmp	r2, r1
 800598a:	d100      	bne.n	800598e <memmove+0x2a>
 800598c:	bd10      	pop	{r4, pc}
 800598e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005992:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005996:	e7f7      	b.n	8005988 <memmove+0x24>

08005998 <_sbrk_r>:
 8005998:	b538      	push	{r3, r4, r5, lr}
 800599a:	2300      	movs	r3, #0
 800599c:	4d05      	ldr	r5, [pc, #20]	; (80059b4 <_sbrk_r+0x1c>)
 800599e:	4604      	mov	r4, r0
 80059a0:	4608      	mov	r0, r1
 80059a2:	602b      	str	r3, [r5, #0]
 80059a4:	f7fb fe22 	bl	80015ec <_sbrk>
 80059a8:	1c43      	adds	r3, r0, #1
 80059aa:	d102      	bne.n	80059b2 <_sbrk_r+0x1a>
 80059ac:	682b      	ldr	r3, [r5, #0]
 80059ae:	b103      	cbz	r3, 80059b2 <_sbrk_r+0x1a>
 80059b0:	6023      	str	r3, [r4, #0]
 80059b2:	bd38      	pop	{r3, r4, r5, pc}
 80059b4:	20000428 	.word	0x20000428

080059b8 <memcpy>:
 80059b8:	440a      	add	r2, r1
 80059ba:	4291      	cmp	r1, r2
 80059bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80059c0:	d100      	bne.n	80059c4 <memcpy+0xc>
 80059c2:	4770      	bx	lr
 80059c4:	b510      	push	{r4, lr}
 80059c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059ca:	4291      	cmp	r1, r2
 80059cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059d0:	d1f9      	bne.n	80059c6 <memcpy+0xe>
 80059d2:	bd10      	pop	{r4, pc}

080059d4 <__assert_func>:
 80059d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80059d6:	4614      	mov	r4, r2
 80059d8:	461a      	mov	r2, r3
 80059da:	4b09      	ldr	r3, [pc, #36]	; (8005a00 <__assert_func+0x2c>)
 80059dc:	4605      	mov	r5, r0
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68d8      	ldr	r0, [r3, #12]
 80059e2:	b14c      	cbz	r4, 80059f8 <__assert_func+0x24>
 80059e4:	4b07      	ldr	r3, [pc, #28]	; (8005a04 <__assert_func+0x30>)
 80059e6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80059ea:	9100      	str	r1, [sp, #0]
 80059ec:	462b      	mov	r3, r5
 80059ee:	4906      	ldr	r1, [pc, #24]	; (8005a08 <__assert_func+0x34>)
 80059f0:	f000 f870 	bl	8005ad4 <fiprintf>
 80059f4:	f000 f880 	bl	8005af8 <abort>
 80059f8:	4b04      	ldr	r3, [pc, #16]	; (8005a0c <__assert_func+0x38>)
 80059fa:	461c      	mov	r4, r3
 80059fc:	e7f3      	b.n	80059e6 <__assert_func+0x12>
 80059fe:	bf00      	nop
 8005a00:	20000070 	.word	0x20000070
 8005a04:	08006327 	.word	0x08006327
 8005a08:	08006334 	.word	0x08006334
 8005a0c:	08006362 	.word	0x08006362

08005a10 <_calloc_r>:
 8005a10:	b570      	push	{r4, r5, r6, lr}
 8005a12:	fba1 5402 	umull	r5, r4, r1, r2
 8005a16:	b934      	cbnz	r4, 8005a26 <_calloc_r+0x16>
 8005a18:	4629      	mov	r1, r5
 8005a1a:	f7ff f99d 	bl	8004d58 <_malloc_r>
 8005a1e:	4606      	mov	r6, r0
 8005a20:	b928      	cbnz	r0, 8005a2e <_calloc_r+0x1e>
 8005a22:	4630      	mov	r0, r6
 8005a24:	bd70      	pop	{r4, r5, r6, pc}
 8005a26:	220c      	movs	r2, #12
 8005a28:	2600      	movs	r6, #0
 8005a2a:	6002      	str	r2, [r0, #0]
 8005a2c:	e7f9      	b.n	8005a22 <_calloc_r+0x12>
 8005a2e:	462a      	mov	r2, r5
 8005a30:	4621      	mov	r1, r4
 8005a32:	f7fe fa26 	bl	8003e82 <memset>
 8005a36:	e7f4      	b.n	8005a22 <_calloc_r+0x12>

08005a38 <__ascii_mbtowc>:
 8005a38:	b082      	sub	sp, #8
 8005a3a:	b901      	cbnz	r1, 8005a3e <__ascii_mbtowc+0x6>
 8005a3c:	a901      	add	r1, sp, #4
 8005a3e:	b142      	cbz	r2, 8005a52 <__ascii_mbtowc+0x1a>
 8005a40:	b14b      	cbz	r3, 8005a56 <__ascii_mbtowc+0x1e>
 8005a42:	7813      	ldrb	r3, [r2, #0]
 8005a44:	600b      	str	r3, [r1, #0]
 8005a46:	7812      	ldrb	r2, [r2, #0]
 8005a48:	1e10      	subs	r0, r2, #0
 8005a4a:	bf18      	it	ne
 8005a4c:	2001      	movne	r0, #1
 8005a4e:	b002      	add	sp, #8
 8005a50:	4770      	bx	lr
 8005a52:	4610      	mov	r0, r2
 8005a54:	e7fb      	b.n	8005a4e <__ascii_mbtowc+0x16>
 8005a56:	f06f 0001 	mvn.w	r0, #1
 8005a5a:	e7f8      	b.n	8005a4e <__ascii_mbtowc+0x16>

08005a5c <_realloc_r>:
 8005a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a60:	4680      	mov	r8, r0
 8005a62:	4614      	mov	r4, r2
 8005a64:	460e      	mov	r6, r1
 8005a66:	b921      	cbnz	r1, 8005a72 <_realloc_r+0x16>
 8005a68:	4611      	mov	r1, r2
 8005a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a6e:	f7ff b973 	b.w	8004d58 <_malloc_r>
 8005a72:	b92a      	cbnz	r2, 8005a80 <_realloc_r+0x24>
 8005a74:	f7ff f900 	bl	8004c78 <_free_r>
 8005a78:	4625      	mov	r5, r4
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a80:	f000 f841 	bl	8005b06 <_malloc_usable_size_r>
 8005a84:	4284      	cmp	r4, r0
 8005a86:	4607      	mov	r7, r0
 8005a88:	d802      	bhi.n	8005a90 <_realloc_r+0x34>
 8005a8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005a8e:	d812      	bhi.n	8005ab6 <_realloc_r+0x5a>
 8005a90:	4621      	mov	r1, r4
 8005a92:	4640      	mov	r0, r8
 8005a94:	f7ff f960 	bl	8004d58 <_malloc_r>
 8005a98:	4605      	mov	r5, r0
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	d0ed      	beq.n	8005a7a <_realloc_r+0x1e>
 8005a9e:	42bc      	cmp	r4, r7
 8005aa0:	4622      	mov	r2, r4
 8005aa2:	4631      	mov	r1, r6
 8005aa4:	bf28      	it	cs
 8005aa6:	463a      	movcs	r2, r7
 8005aa8:	f7ff ff86 	bl	80059b8 <memcpy>
 8005aac:	4631      	mov	r1, r6
 8005aae:	4640      	mov	r0, r8
 8005ab0:	f7ff f8e2 	bl	8004c78 <_free_r>
 8005ab4:	e7e1      	b.n	8005a7a <_realloc_r+0x1e>
 8005ab6:	4635      	mov	r5, r6
 8005ab8:	e7df      	b.n	8005a7a <_realloc_r+0x1e>

08005aba <__ascii_wctomb>:
 8005aba:	4603      	mov	r3, r0
 8005abc:	4608      	mov	r0, r1
 8005abe:	b141      	cbz	r1, 8005ad2 <__ascii_wctomb+0x18>
 8005ac0:	2aff      	cmp	r2, #255	; 0xff
 8005ac2:	d904      	bls.n	8005ace <__ascii_wctomb+0x14>
 8005ac4:	228a      	movs	r2, #138	; 0x8a
 8005ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8005aca:	601a      	str	r2, [r3, #0]
 8005acc:	4770      	bx	lr
 8005ace:	2001      	movs	r0, #1
 8005ad0:	700a      	strb	r2, [r1, #0]
 8005ad2:	4770      	bx	lr

08005ad4 <fiprintf>:
 8005ad4:	b40e      	push	{r1, r2, r3}
 8005ad6:	b503      	push	{r0, r1, lr}
 8005ad8:	4601      	mov	r1, r0
 8005ada:	ab03      	add	r3, sp, #12
 8005adc:	4805      	ldr	r0, [pc, #20]	; (8005af4 <fiprintf+0x20>)
 8005ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ae2:	6800      	ldr	r0, [r0, #0]
 8005ae4:	9301      	str	r3, [sp, #4]
 8005ae6:	f000 f83d 	bl	8005b64 <_vfiprintf_r>
 8005aea:	b002      	add	sp, #8
 8005aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8005af0:	b003      	add	sp, #12
 8005af2:	4770      	bx	lr
 8005af4:	20000070 	.word	0x20000070

08005af8 <abort>:
 8005af8:	2006      	movs	r0, #6
 8005afa:	b508      	push	{r3, lr}
 8005afc:	f000 fa0a 	bl	8005f14 <raise>
 8005b00:	2001      	movs	r0, #1
 8005b02:	f7fb fcff 	bl	8001504 <_exit>

08005b06 <_malloc_usable_size_r>:
 8005b06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b0a:	1f18      	subs	r0, r3, #4
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	bfbc      	itt	lt
 8005b10:	580b      	ldrlt	r3, [r1, r0]
 8005b12:	18c0      	addlt	r0, r0, r3
 8005b14:	4770      	bx	lr

08005b16 <__sfputc_r>:
 8005b16:	6893      	ldr	r3, [r2, #8]
 8005b18:	b410      	push	{r4}
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	6093      	str	r3, [r2, #8]
 8005b20:	da07      	bge.n	8005b32 <__sfputc_r+0x1c>
 8005b22:	6994      	ldr	r4, [r2, #24]
 8005b24:	42a3      	cmp	r3, r4
 8005b26:	db01      	blt.n	8005b2c <__sfputc_r+0x16>
 8005b28:	290a      	cmp	r1, #10
 8005b2a:	d102      	bne.n	8005b32 <__sfputc_r+0x1c>
 8005b2c:	bc10      	pop	{r4}
 8005b2e:	f000 b933 	b.w	8005d98 <__swbuf_r>
 8005b32:	6813      	ldr	r3, [r2, #0]
 8005b34:	1c58      	adds	r0, r3, #1
 8005b36:	6010      	str	r0, [r2, #0]
 8005b38:	7019      	strb	r1, [r3, #0]
 8005b3a:	4608      	mov	r0, r1
 8005b3c:	bc10      	pop	{r4}
 8005b3e:	4770      	bx	lr

08005b40 <__sfputs_r>:
 8005b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b42:	4606      	mov	r6, r0
 8005b44:	460f      	mov	r7, r1
 8005b46:	4614      	mov	r4, r2
 8005b48:	18d5      	adds	r5, r2, r3
 8005b4a:	42ac      	cmp	r4, r5
 8005b4c:	d101      	bne.n	8005b52 <__sfputs_r+0x12>
 8005b4e:	2000      	movs	r0, #0
 8005b50:	e007      	b.n	8005b62 <__sfputs_r+0x22>
 8005b52:	463a      	mov	r2, r7
 8005b54:	4630      	mov	r0, r6
 8005b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b5a:	f7ff ffdc 	bl	8005b16 <__sfputc_r>
 8005b5e:	1c43      	adds	r3, r0, #1
 8005b60:	d1f3      	bne.n	8005b4a <__sfputs_r+0xa>
 8005b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005b64 <_vfiprintf_r>:
 8005b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b68:	460d      	mov	r5, r1
 8005b6a:	4614      	mov	r4, r2
 8005b6c:	4698      	mov	r8, r3
 8005b6e:	4606      	mov	r6, r0
 8005b70:	b09d      	sub	sp, #116	; 0x74
 8005b72:	b118      	cbz	r0, 8005b7c <_vfiprintf_r+0x18>
 8005b74:	6a03      	ldr	r3, [r0, #32]
 8005b76:	b90b      	cbnz	r3, 8005b7c <_vfiprintf_r+0x18>
 8005b78:	f7fe f8ea 	bl	8003d50 <__sinit>
 8005b7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b7e:	07d9      	lsls	r1, r3, #31
 8005b80:	d405      	bmi.n	8005b8e <_vfiprintf_r+0x2a>
 8005b82:	89ab      	ldrh	r3, [r5, #12]
 8005b84:	059a      	lsls	r2, r3, #22
 8005b86:	d402      	bmi.n	8005b8e <_vfiprintf_r+0x2a>
 8005b88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b8a:	f7fe f9f8 	bl	8003f7e <__retarget_lock_acquire_recursive>
 8005b8e:	89ab      	ldrh	r3, [r5, #12]
 8005b90:	071b      	lsls	r3, r3, #28
 8005b92:	d501      	bpl.n	8005b98 <_vfiprintf_r+0x34>
 8005b94:	692b      	ldr	r3, [r5, #16]
 8005b96:	b99b      	cbnz	r3, 8005bc0 <_vfiprintf_r+0x5c>
 8005b98:	4629      	mov	r1, r5
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	f000 f93a 	bl	8005e14 <__swsetup_r>
 8005ba0:	b170      	cbz	r0, 8005bc0 <_vfiprintf_r+0x5c>
 8005ba2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ba4:	07dc      	lsls	r4, r3, #31
 8005ba6:	d504      	bpl.n	8005bb2 <_vfiprintf_r+0x4e>
 8005ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bac:	b01d      	add	sp, #116	; 0x74
 8005bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bb2:	89ab      	ldrh	r3, [r5, #12]
 8005bb4:	0598      	lsls	r0, r3, #22
 8005bb6:	d4f7      	bmi.n	8005ba8 <_vfiprintf_r+0x44>
 8005bb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005bba:	f7fe f9e1 	bl	8003f80 <__retarget_lock_release_recursive>
 8005bbe:	e7f3      	b.n	8005ba8 <_vfiprintf_r+0x44>
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	9309      	str	r3, [sp, #36]	; 0x24
 8005bc4:	2320      	movs	r3, #32
 8005bc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005bca:	2330      	movs	r3, #48	; 0x30
 8005bcc:	f04f 0901 	mov.w	r9, #1
 8005bd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8005d84 <_vfiprintf_r+0x220>
 8005bd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005bdc:	4623      	mov	r3, r4
 8005bde:	469a      	mov	sl, r3
 8005be0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005be4:	b10a      	cbz	r2, 8005bea <_vfiprintf_r+0x86>
 8005be6:	2a25      	cmp	r2, #37	; 0x25
 8005be8:	d1f9      	bne.n	8005bde <_vfiprintf_r+0x7a>
 8005bea:	ebba 0b04 	subs.w	fp, sl, r4
 8005bee:	d00b      	beq.n	8005c08 <_vfiprintf_r+0xa4>
 8005bf0:	465b      	mov	r3, fp
 8005bf2:	4622      	mov	r2, r4
 8005bf4:	4629      	mov	r1, r5
 8005bf6:	4630      	mov	r0, r6
 8005bf8:	f7ff ffa2 	bl	8005b40 <__sfputs_r>
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	f000 80a9 	beq.w	8005d54 <_vfiprintf_r+0x1f0>
 8005c02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c04:	445a      	add	r2, fp
 8005c06:	9209      	str	r2, [sp, #36]	; 0x24
 8005c08:	f89a 3000 	ldrb.w	r3, [sl]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 80a1 	beq.w	8005d54 <_vfiprintf_r+0x1f0>
 8005c12:	2300      	movs	r3, #0
 8005c14:	f04f 32ff 	mov.w	r2, #4294967295
 8005c18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c1c:	f10a 0a01 	add.w	sl, sl, #1
 8005c20:	9304      	str	r3, [sp, #16]
 8005c22:	9307      	str	r3, [sp, #28]
 8005c24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c28:	931a      	str	r3, [sp, #104]	; 0x68
 8005c2a:	4654      	mov	r4, sl
 8005c2c:	2205      	movs	r2, #5
 8005c2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c32:	4854      	ldr	r0, [pc, #336]	; (8005d84 <_vfiprintf_r+0x220>)
 8005c34:	f7fe f9a5 	bl	8003f82 <memchr>
 8005c38:	9a04      	ldr	r2, [sp, #16]
 8005c3a:	b9d8      	cbnz	r0, 8005c74 <_vfiprintf_r+0x110>
 8005c3c:	06d1      	lsls	r1, r2, #27
 8005c3e:	bf44      	itt	mi
 8005c40:	2320      	movmi	r3, #32
 8005c42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c46:	0713      	lsls	r3, r2, #28
 8005c48:	bf44      	itt	mi
 8005c4a:	232b      	movmi	r3, #43	; 0x2b
 8005c4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c50:	f89a 3000 	ldrb.w	r3, [sl]
 8005c54:	2b2a      	cmp	r3, #42	; 0x2a
 8005c56:	d015      	beq.n	8005c84 <_vfiprintf_r+0x120>
 8005c58:	4654      	mov	r4, sl
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	f04f 0c0a 	mov.w	ip, #10
 8005c60:	9a07      	ldr	r2, [sp, #28]
 8005c62:	4621      	mov	r1, r4
 8005c64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c68:	3b30      	subs	r3, #48	; 0x30
 8005c6a:	2b09      	cmp	r3, #9
 8005c6c:	d94d      	bls.n	8005d0a <_vfiprintf_r+0x1a6>
 8005c6e:	b1b0      	cbz	r0, 8005c9e <_vfiprintf_r+0x13a>
 8005c70:	9207      	str	r2, [sp, #28]
 8005c72:	e014      	b.n	8005c9e <_vfiprintf_r+0x13a>
 8005c74:	eba0 0308 	sub.w	r3, r0, r8
 8005c78:	fa09 f303 	lsl.w	r3, r9, r3
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	46a2      	mov	sl, r4
 8005c80:	9304      	str	r3, [sp, #16]
 8005c82:	e7d2      	b.n	8005c2a <_vfiprintf_r+0xc6>
 8005c84:	9b03      	ldr	r3, [sp, #12]
 8005c86:	1d19      	adds	r1, r3, #4
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	9103      	str	r1, [sp, #12]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	bfbb      	ittet	lt
 8005c90:	425b      	neglt	r3, r3
 8005c92:	f042 0202 	orrlt.w	r2, r2, #2
 8005c96:	9307      	strge	r3, [sp, #28]
 8005c98:	9307      	strlt	r3, [sp, #28]
 8005c9a:	bfb8      	it	lt
 8005c9c:	9204      	strlt	r2, [sp, #16]
 8005c9e:	7823      	ldrb	r3, [r4, #0]
 8005ca0:	2b2e      	cmp	r3, #46	; 0x2e
 8005ca2:	d10c      	bne.n	8005cbe <_vfiprintf_r+0x15a>
 8005ca4:	7863      	ldrb	r3, [r4, #1]
 8005ca6:	2b2a      	cmp	r3, #42	; 0x2a
 8005ca8:	d134      	bne.n	8005d14 <_vfiprintf_r+0x1b0>
 8005caa:	9b03      	ldr	r3, [sp, #12]
 8005cac:	3402      	adds	r4, #2
 8005cae:	1d1a      	adds	r2, r3, #4
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	9203      	str	r2, [sp, #12]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	bfb8      	it	lt
 8005cb8:	f04f 33ff 	movlt.w	r3, #4294967295
 8005cbc:	9305      	str	r3, [sp, #20]
 8005cbe:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005d88 <_vfiprintf_r+0x224>
 8005cc2:	2203      	movs	r2, #3
 8005cc4:	4650      	mov	r0, sl
 8005cc6:	7821      	ldrb	r1, [r4, #0]
 8005cc8:	f7fe f95b 	bl	8003f82 <memchr>
 8005ccc:	b138      	cbz	r0, 8005cde <_vfiprintf_r+0x17a>
 8005cce:	2240      	movs	r2, #64	; 0x40
 8005cd0:	9b04      	ldr	r3, [sp, #16]
 8005cd2:	eba0 000a 	sub.w	r0, r0, sl
 8005cd6:	4082      	lsls	r2, r0
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	3401      	adds	r4, #1
 8005cdc:	9304      	str	r3, [sp, #16]
 8005cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ce2:	2206      	movs	r2, #6
 8005ce4:	4829      	ldr	r0, [pc, #164]	; (8005d8c <_vfiprintf_r+0x228>)
 8005ce6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005cea:	f7fe f94a 	bl	8003f82 <memchr>
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	d03f      	beq.n	8005d72 <_vfiprintf_r+0x20e>
 8005cf2:	4b27      	ldr	r3, [pc, #156]	; (8005d90 <_vfiprintf_r+0x22c>)
 8005cf4:	bb1b      	cbnz	r3, 8005d3e <_vfiprintf_r+0x1da>
 8005cf6:	9b03      	ldr	r3, [sp, #12]
 8005cf8:	3307      	adds	r3, #7
 8005cfa:	f023 0307 	bic.w	r3, r3, #7
 8005cfe:	3308      	adds	r3, #8
 8005d00:	9303      	str	r3, [sp, #12]
 8005d02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d04:	443b      	add	r3, r7
 8005d06:	9309      	str	r3, [sp, #36]	; 0x24
 8005d08:	e768      	b.n	8005bdc <_vfiprintf_r+0x78>
 8005d0a:	460c      	mov	r4, r1
 8005d0c:	2001      	movs	r0, #1
 8005d0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d12:	e7a6      	b.n	8005c62 <_vfiprintf_r+0xfe>
 8005d14:	2300      	movs	r3, #0
 8005d16:	f04f 0c0a 	mov.w	ip, #10
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	3401      	adds	r4, #1
 8005d1e:	9305      	str	r3, [sp, #20]
 8005d20:	4620      	mov	r0, r4
 8005d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d26:	3a30      	subs	r2, #48	; 0x30
 8005d28:	2a09      	cmp	r2, #9
 8005d2a:	d903      	bls.n	8005d34 <_vfiprintf_r+0x1d0>
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d0c6      	beq.n	8005cbe <_vfiprintf_r+0x15a>
 8005d30:	9105      	str	r1, [sp, #20]
 8005d32:	e7c4      	b.n	8005cbe <_vfiprintf_r+0x15a>
 8005d34:	4604      	mov	r4, r0
 8005d36:	2301      	movs	r3, #1
 8005d38:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d3c:	e7f0      	b.n	8005d20 <_vfiprintf_r+0x1bc>
 8005d3e:	ab03      	add	r3, sp, #12
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	462a      	mov	r2, r5
 8005d44:	4630      	mov	r0, r6
 8005d46:	4b13      	ldr	r3, [pc, #76]	; (8005d94 <_vfiprintf_r+0x230>)
 8005d48:	a904      	add	r1, sp, #16
 8005d4a:	f7fd fbb3 	bl	80034b4 <_printf_float>
 8005d4e:	4607      	mov	r7, r0
 8005d50:	1c78      	adds	r0, r7, #1
 8005d52:	d1d6      	bne.n	8005d02 <_vfiprintf_r+0x19e>
 8005d54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d56:	07d9      	lsls	r1, r3, #31
 8005d58:	d405      	bmi.n	8005d66 <_vfiprintf_r+0x202>
 8005d5a:	89ab      	ldrh	r3, [r5, #12]
 8005d5c:	059a      	lsls	r2, r3, #22
 8005d5e:	d402      	bmi.n	8005d66 <_vfiprintf_r+0x202>
 8005d60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d62:	f7fe f90d 	bl	8003f80 <__retarget_lock_release_recursive>
 8005d66:	89ab      	ldrh	r3, [r5, #12]
 8005d68:	065b      	lsls	r3, r3, #25
 8005d6a:	f53f af1d 	bmi.w	8005ba8 <_vfiprintf_r+0x44>
 8005d6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005d70:	e71c      	b.n	8005bac <_vfiprintf_r+0x48>
 8005d72:	ab03      	add	r3, sp, #12
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	462a      	mov	r2, r5
 8005d78:	4630      	mov	r0, r6
 8005d7a:	4b06      	ldr	r3, [pc, #24]	; (8005d94 <_vfiprintf_r+0x230>)
 8005d7c:	a904      	add	r1, sp, #16
 8005d7e:	f7fd fe39 	bl	80039f4 <_printf_i>
 8005d82:	e7e4      	b.n	8005d4e <_vfiprintf_r+0x1ea>
 8005d84:	0800630c 	.word	0x0800630c
 8005d88:	08006312 	.word	0x08006312
 8005d8c:	08006316 	.word	0x08006316
 8005d90:	080034b5 	.word	0x080034b5
 8005d94:	08005b41 	.word	0x08005b41

08005d98 <__swbuf_r>:
 8005d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d9a:	460e      	mov	r6, r1
 8005d9c:	4614      	mov	r4, r2
 8005d9e:	4605      	mov	r5, r0
 8005da0:	b118      	cbz	r0, 8005daa <__swbuf_r+0x12>
 8005da2:	6a03      	ldr	r3, [r0, #32]
 8005da4:	b90b      	cbnz	r3, 8005daa <__swbuf_r+0x12>
 8005da6:	f7fd ffd3 	bl	8003d50 <__sinit>
 8005daa:	69a3      	ldr	r3, [r4, #24]
 8005dac:	60a3      	str	r3, [r4, #8]
 8005dae:	89a3      	ldrh	r3, [r4, #12]
 8005db0:	071a      	lsls	r2, r3, #28
 8005db2:	d525      	bpl.n	8005e00 <__swbuf_r+0x68>
 8005db4:	6923      	ldr	r3, [r4, #16]
 8005db6:	b31b      	cbz	r3, 8005e00 <__swbuf_r+0x68>
 8005db8:	6823      	ldr	r3, [r4, #0]
 8005dba:	6922      	ldr	r2, [r4, #16]
 8005dbc:	b2f6      	uxtb	r6, r6
 8005dbe:	1a98      	subs	r0, r3, r2
 8005dc0:	6963      	ldr	r3, [r4, #20]
 8005dc2:	4637      	mov	r7, r6
 8005dc4:	4283      	cmp	r3, r0
 8005dc6:	dc04      	bgt.n	8005dd2 <__swbuf_r+0x3a>
 8005dc8:	4621      	mov	r1, r4
 8005dca:	4628      	mov	r0, r5
 8005dcc:	f7ff fda2 	bl	8005914 <_fflush_r>
 8005dd0:	b9e0      	cbnz	r0, 8005e0c <__swbuf_r+0x74>
 8005dd2:	68a3      	ldr	r3, [r4, #8]
 8005dd4:	3b01      	subs	r3, #1
 8005dd6:	60a3      	str	r3, [r4, #8]
 8005dd8:	6823      	ldr	r3, [r4, #0]
 8005dda:	1c5a      	adds	r2, r3, #1
 8005ddc:	6022      	str	r2, [r4, #0]
 8005dde:	701e      	strb	r6, [r3, #0]
 8005de0:	6962      	ldr	r2, [r4, #20]
 8005de2:	1c43      	adds	r3, r0, #1
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d004      	beq.n	8005df2 <__swbuf_r+0x5a>
 8005de8:	89a3      	ldrh	r3, [r4, #12]
 8005dea:	07db      	lsls	r3, r3, #31
 8005dec:	d506      	bpl.n	8005dfc <__swbuf_r+0x64>
 8005dee:	2e0a      	cmp	r6, #10
 8005df0:	d104      	bne.n	8005dfc <__swbuf_r+0x64>
 8005df2:	4621      	mov	r1, r4
 8005df4:	4628      	mov	r0, r5
 8005df6:	f7ff fd8d 	bl	8005914 <_fflush_r>
 8005dfa:	b938      	cbnz	r0, 8005e0c <__swbuf_r+0x74>
 8005dfc:	4638      	mov	r0, r7
 8005dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e00:	4621      	mov	r1, r4
 8005e02:	4628      	mov	r0, r5
 8005e04:	f000 f806 	bl	8005e14 <__swsetup_r>
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	d0d5      	beq.n	8005db8 <__swbuf_r+0x20>
 8005e0c:	f04f 37ff 	mov.w	r7, #4294967295
 8005e10:	e7f4      	b.n	8005dfc <__swbuf_r+0x64>
	...

08005e14 <__swsetup_r>:
 8005e14:	b538      	push	{r3, r4, r5, lr}
 8005e16:	4b2a      	ldr	r3, [pc, #168]	; (8005ec0 <__swsetup_r+0xac>)
 8005e18:	4605      	mov	r5, r0
 8005e1a:	6818      	ldr	r0, [r3, #0]
 8005e1c:	460c      	mov	r4, r1
 8005e1e:	b118      	cbz	r0, 8005e28 <__swsetup_r+0x14>
 8005e20:	6a03      	ldr	r3, [r0, #32]
 8005e22:	b90b      	cbnz	r3, 8005e28 <__swsetup_r+0x14>
 8005e24:	f7fd ff94 	bl	8003d50 <__sinit>
 8005e28:	89a3      	ldrh	r3, [r4, #12]
 8005e2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e2e:	0718      	lsls	r0, r3, #28
 8005e30:	d422      	bmi.n	8005e78 <__swsetup_r+0x64>
 8005e32:	06d9      	lsls	r1, r3, #27
 8005e34:	d407      	bmi.n	8005e46 <__swsetup_r+0x32>
 8005e36:	2309      	movs	r3, #9
 8005e38:	602b      	str	r3, [r5, #0]
 8005e3a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e42:	81a3      	strh	r3, [r4, #12]
 8005e44:	e034      	b.n	8005eb0 <__swsetup_r+0x9c>
 8005e46:	0758      	lsls	r0, r3, #29
 8005e48:	d512      	bpl.n	8005e70 <__swsetup_r+0x5c>
 8005e4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e4c:	b141      	cbz	r1, 8005e60 <__swsetup_r+0x4c>
 8005e4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e52:	4299      	cmp	r1, r3
 8005e54:	d002      	beq.n	8005e5c <__swsetup_r+0x48>
 8005e56:	4628      	mov	r0, r5
 8005e58:	f7fe ff0e 	bl	8004c78 <_free_r>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	6363      	str	r3, [r4, #52]	; 0x34
 8005e60:	89a3      	ldrh	r3, [r4, #12]
 8005e62:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005e66:	81a3      	strh	r3, [r4, #12]
 8005e68:	2300      	movs	r3, #0
 8005e6a:	6063      	str	r3, [r4, #4]
 8005e6c:	6923      	ldr	r3, [r4, #16]
 8005e6e:	6023      	str	r3, [r4, #0]
 8005e70:	89a3      	ldrh	r3, [r4, #12]
 8005e72:	f043 0308 	orr.w	r3, r3, #8
 8005e76:	81a3      	strh	r3, [r4, #12]
 8005e78:	6923      	ldr	r3, [r4, #16]
 8005e7a:	b94b      	cbnz	r3, 8005e90 <__swsetup_r+0x7c>
 8005e7c:	89a3      	ldrh	r3, [r4, #12]
 8005e7e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005e82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e86:	d003      	beq.n	8005e90 <__swsetup_r+0x7c>
 8005e88:	4621      	mov	r1, r4
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	f000 f883 	bl	8005f96 <__smakebuf_r>
 8005e90:	89a0      	ldrh	r0, [r4, #12]
 8005e92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e96:	f010 0301 	ands.w	r3, r0, #1
 8005e9a:	d00a      	beq.n	8005eb2 <__swsetup_r+0x9e>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	60a3      	str	r3, [r4, #8]
 8005ea0:	6963      	ldr	r3, [r4, #20]
 8005ea2:	425b      	negs	r3, r3
 8005ea4:	61a3      	str	r3, [r4, #24]
 8005ea6:	6923      	ldr	r3, [r4, #16]
 8005ea8:	b943      	cbnz	r3, 8005ebc <__swsetup_r+0xa8>
 8005eaa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005eae:	d1c4      	bne.n	8005e3a <__swsetup_r+0x26>
 8005eb0:	bd38      	pop	{r3, r4, r5, pc}
 8005eb2:	0781      	lsls	r1, r0, #30
 8005eb4:	bf58      	it	pl
 8005eb6:	6963      	ldrpl	r3, [r4, #20]
 8005eb8:	60a3      	str	r3, [r4, #8]
 8005eba:	e7f4      	b.n	8005ea6 <__swsetup_r+0x92>
 8005ebc:	2000      	movs	r0, #0
 8005ebe:	e7f7      	b.n	8005eb0 <__swsetup_r+0x9c>
 8005ec0:	20000070 	.word	0x20000070

08005ec4 <_raise_r>:
 8005ec4:	291f      	cmp	r1, #31
 8005ec6:	b538      	push	{r3, r4, r5, lr}
 8005ec8:	4604      	mov	r4, r0
 8005eca:	460d      	mov	r5, r1
 8005ecc:	d904      	bls.n	8005ed8 <_raise_r+0x14>
 8005ece:	2316      	movs	r3, #22
 8005ed0:	6003      	str	r3, [r0, #0]
 8005ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ed6:	bd38      	pop	{r3, r4, r5, pc}
 8005ed8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005eda:	b112      	cbz	r2, 8005ee2 <_raise_r+0x1e>
 8005edc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ee0:	b94b      	cbnz	r3, 8005ef6 <_raise_r+0x32>
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	f000 f830 	bl	8005f48 <_getpid_r>
 8005ee8:	462a      	mov	r2, r5
 8005eea:	4601      	mov	r1, r0
 8005eec:	4620      	mov	r0, r4
 8005eee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ef2:	f000 b817 	b.w	8005f24 <_kill_r>
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d00a      	beq.n	8005f10 <_raise_r+0x4c>
 8005efa:	1c59      	adds	r1, r3, #1
 8005efc:	d103      	bne.n	8005f06 <_raise_r+0x42>
 8005efe:	2316      	movs	r3, #22
 8005f00:	6003      	str	r3, [r0, #0]
 8005f02:	2001      	movs	r0, #1
 8005f04:	e7e7      	b.n	8005ed6 <_raise_r+0x12>
 8005f06:	2400      	movs	r4, #0
 8005f08:	4628      	mov	r0, r5
 8005f0a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005f0e:	4798      	blx	r3
 8005f10:	2000      	movs	r0, #0
 8005f12:	e7e0      	b.n	8005ed6 <_raise_r+0x12>

08005f14 <raise>:
 8005f14:	4b02      	ldr	r3, [pc, #8]	; (8005f20 <raise+0xc>)
 8005f16:	4601      	mov	r1, r0
 8005f18:	6818      	ldr	r0, [r3, #0]
 8005f1a:	f7ff bfd3 	b.w	8005ec4 <_raise_r>
 8005f1e:	bf00      	nop
 8005f20:	20000070 	.word	0x20000070

08005f24 <_kill_r>:
 8005f24:	b538      	push	{r3, r4, r5, lr}
 8005f26:	2300      	movs	r3, #0
 8005f28:	4d06      	ldr	r5, [pc, #24]	; (8005f44 <_kill_r+0x20>)
 8005f2a:	4604      	mov	r4, r0
 8005f2c:	4608      	mov	r0, r1
 8005f2e:	4611      	mov	r1, r2
 8005f30:	602b      	str	r3, [r5, #0]
 8005f32:	f7fb fad7 	bl	80014e4 <_kill>
 8005f36:	1c43      	adds	r3, r0, #1
 8005f38:	d102      	bne.n	8005f40 <_kill_r+0x1c>
 8005f3a:	682b      	ldr	r3, [r5, #0]
 8005f3c:	b103      	cbz	r3, 8005f40 <_kill_r+0x1c>
 8005f3e:	6023      	str	r3, [r4, #0]
 8005f40:	bd38      	pop	{r3, r4, r5, pc}
 8005f42:	bf00      	nop
 8005f44:	20000428 	.word	0x20000428

08005f48 <_getpid_r>:
 8005f48:	f7fb bac5 	b.w	80014d6 <_getpid>

08005f4c <__swhatbuf_r>:
 8005f4c:	b570      	push	{r4, r5, r6, lr}
 8005f4e:	460c      	mov	r4, r1
 8005f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f54:	4615      	mov	r5, r2
 8005f56:	2900      	cmp	r1, #0
 8005f58:	461e      	mov	r6, r3
 8005f5a:	b096      	sub	sp, #88	; 0x58
 8005f5c:	da0c      	bge.n	8005f78 <__swhatbuf_r+0x2c>
 8005f5e:	89a3      	ldrh	r3, [r4, #12]
 8005f60:	2100      	movs	r1, #0
 8005f62:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005f66:	bf0c      	ite	eq
 8005f68:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005f6c:	2340      	movne	r3, #64	; 0x40
 8005f6e:	2000      	movs	r0, #0
 8005f70:	6031      	str	r1, [r6, #0]
 8005f72:	602b      	str	r3, [r5, #0]
 8005f74:	b016      	add	sp, #88	; 0x58
 8005f76:	bd70      	pop	{r4, r5, r6, pc}
 8005f78:	466a      	mov	r2, sp
 8005f7a:	f000 f849 	bl	8006010 <_fstat_r>
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	dbed      	blt.n	8005f5e <__swhatbuf_r+0x12>
 8005f82:	9901      	ldr	r1, [sp, #4]
 8005f84:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005f88:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005f8c:	4259      	negs	r1, r3
 8005f8e:	4159      	adcs	r1, r3
 8005f90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f94:	e7eb      	b.n	8005f6e <__swhatbuf_r+0x22>

08005f96 <__smakebuf_r>:
 8005f96:	898b      	ldrh	r3, [r1, #12]
 8005f98:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f9a:	079d      	lsls	r5, r3, #30
 8005f9c:	4606      	mov	r6, r0
 8005f9e:	460c      	mov	r4, r1
 8005fa0:	d507      	bpl.n	8005fb2 <__smakebuf_r+0x1c>
 8005fa2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005fa6:	6023      	str	r3, [r4, #0]
 8005fa8:	6123      	str	r3, [r4, #16]
 8005faa:	2301      	movs	r3, #1
 8005fac:	6163      	str	r3, [r4, #20]
 8005fae:	b002      	add	sp, #8
 8005fb0:	bd70      	pop	{r4, r5, r6, pc}
 8005fb2:	466a      	mov	r2, sp
 8005fb4:	ab01      	add	r3, sp, #4
 8005fb6:	f7ff ffc9 	bl	8005f4c <__swhatbuf_r>
 8005fba:	9900      	ldr	r1, [sp, #0]
 8005fbc:	4605      	mov	r5, r0
 8005fbe:	4630      	mov	r0, r6
 8005fc0:	f7fe feca 	bl	8004d58 <_malloc_r>
 8005fc4:	b948      	cbnz	r0, 8005fda <__smakebuf_r+0x44>
 8005fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fca:	059a      	lsls	r2, r3, #22
 8005fcc:	d4ef      	bmi.n	8005fae <__smakebuf_r+0x18>
 8005fce:	f023 0303 	bic.w	r3, r3, #3
 8005fd2:	f043 0302 	orr.w	r3, r3, #2
 8005fd6:	81a3      	strh	r3, [r4, #12]
 8005fd8:	e7e3      	b.n	8005fa2 <__smakebuf_r+0xc>
 8005fda:	89a3      	ldrh	r3, [r4, #12]
 8005fdc:	6020      	str	r0, [r4, #0]
 8005fde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fe2:	81a3      	strh	r3, [r4, #12]
 8005fe4:	9b00      	ldr	r3, [sp, #0]
 8005fe6:	6120      	str	r0, [r4, #16]
 8005fe8:	6163      	str	r3, [r4, #20]
 8005fea:	9b01      	ldr	r3, [sp, #4]
 8005fec:	b15b      	cbz	r3, 8006006 <__smakebuf_r+0x70>
 8005fee:	4630      	mov	r0, r6
 8005ff0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ff4:	f000 f81e 	bl	8006034 <_isatty_r>
 8005ff8:	b128      	cbz	r0, 8006006 <__smakebuf_r+0x70>
 8005ffa:	89a3      	ldrh	r3, [r4, #12]
 8005ffc:	f023 0303 	bic.w	r3, r3, #3
 8006000:	f043 0301 	orr.w	r3, r3, #1
 8006004:	81a3      	strh	r3, [r4, #12]
 8006006:	89a3      	ldrh	r3, [r4, #12]
 8006008:	431d      	orrs	r5, r3
 800600a:	81a5      	strh	r5, [r4, #12]
 800600c:	e7cf      	b.n	8005fae <__smakebuf_r+0x18>
	...

08006010 <_fstat_r>:
 8006010:	b538      	push	{r3, r4, r5, lr}
 8006012:	2300      	movs	r3, #0
 8006014:	4d06      	ldr	r5, [pc, #24]	; (8006030 <_fstat_r+0x20>)
 8006016:	4604      	mov	r4, r0
 8006018:	4608      	mov	r0, r1
 800601a:	4611      	mov	r1, r2
 800601c:	602b      	str	r3, [r5, #0]
 800601e:	f7fb fabf 	bl	80015a0 <_fstat>
 8006022:	1c43      	adds	r3, r0, #1
 8006024:	d102      	bne.n	800602c <_fstat_r+0x1c>
 8006026:	682b      	ldr	r3, [r5, #0]
 8006028:	b103      	cbz	r3, 800602c <_fstat_r+0x1c>
 800602a:	6023      	str	r3, [r4, #0]
 800602c:	bd38      	pop	{r3, r4, r5, pc}
 800602e:	bf00      	nop
 8006030:	20000428 	.word	0x20000428

08006034 <_isatty_r>:
 8006034:	b538      	push	{r3, r4, r5, lr}
 8006036:	2300      	movs	r3, #0
 8006038:	4d05      	ldr	r5, [pc, #20]	; (8006050 <_isatty_r+0x1c>)
 800603a:	4604      	mov	r4, r0
 800603c:	4608      	mov	r0, r1
 800603e:	602b      	str	r3, [r5, #0]
 8006040:	f7fb fabd 	bl	80015be <_isatty>
 8006044:	1c43      	adds	r3, r0, #1
 8006046:	d102      	bne.n	800604e <_isatty_r+0x1a>
 8006048:	682b      	ldr	r3, [r5, #0]
 800604a:	b103      	cbz	r3, 800604e <_isatty_r+0x1a>
 800604c:	6023      	str	r3, [r4, #0]
 800604e:	bd38      	pop	{r3, r4, r5, pc}
 8006050:	20000428 	.word	0x20000428

08006054 <_init>:
 8006054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006056:	bf00      	nop
 8006058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800605a:	bc08      	pop	{r3}
 800605c:	469e      	mov	lr, r3
 800605e:	4770      	bx	lr

08006060 <_fini>:
 8006060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006062:	bf00      	nop
 8006064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006066:	bc08      	pop	{r3}
 8006068:	469e      	mov	lr, r3
 800606a:	4770      	bx	lr
