Analysis & Synthesis report for PCIeHello
Fri Mar 02 01:31:22 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state
 16. State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg
 17. State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state
 18. State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle
 19. State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate
 20. State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm
 21. State Machine - |pcie_core_mem|OrAtom:oratom|current_state
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Registers Added for RAM Pass-Through Logic
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0
 31. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram
 32. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram
 33. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated
 34. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram
 35. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram
 36. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram
 37. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram
 38. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated
 39. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram
 40. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated
 41. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated
 42. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt
 43. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync
 44. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:writefail_sync
 45. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:readfail_sync
 46. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset
 47. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux
 50. Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux
 51. Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_001
 52. Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_002
 53. Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_003
 54. Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_004
 55. Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_005
 56. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for RamSrc:ramsrc|altsyncram:ram_rtl_0|altsyncram_1bm1:auto_generated
 59. Source assignments for RamDes:ramdes|altsyncram:ram_rtl_0|altsyncram_49h1:auto_generated
 60. Parameter Settings for User Entity Instance: OrAtom:oratom
 61. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip
 62. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip
 63. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
 64. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge
 65. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx
 66. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl
 67. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo
 68. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo
 69. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp
 70. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram
 71. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx
 72. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl
 73. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo
 74. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans
 75. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans
 76. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp
 77. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo
 78. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo
 79. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo
 80. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff
 81. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl
 82. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo
 83. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg
 84. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb
 85. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb
 87. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt
 89. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0
 90. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch1
 91. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal
 92. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component
 93. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|altpll:pll0
 94. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal
 95. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal
 96. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller
 97. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 98. Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 99. Parameter Settings for User Entity Instance: RamDes:ramdes
100. Parameter Settings for User Entity Instance: RamSrc:ramsrc
101. Parameter Settings for User Entity Instance: RegMask:regmask
102. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator
103. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator
104. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator
105. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator
106. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:regmask_s1_translator
107. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator
108. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_txs_translator
109. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent
110. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent
111. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent
114. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent
117. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent
120. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent
123. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent
126. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router|pcie_core_mem_mm_interconnect_0_router_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_001|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_002|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_003|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_004|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_005:router_005|pcie_core_mem_mm_interconnect_0_router_005_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_006:router_006|pcie_core_mem_mm_interconnect_0_router_006_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter
136. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter
137. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
138. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
139. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
140. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
141. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
142. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
143. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
144. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
145. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
146. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
147. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
148. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
149. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
150. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
151. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
152. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
153. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter
154. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
155. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
156. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
157. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
158. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
159. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
160. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
161. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
162. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
163. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
164. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
165. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
166. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
167. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
168. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
169. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
170. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter
171. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
172. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
173. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
174. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
175. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
176. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
177. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
178. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
179. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
180. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
181. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
182. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
183. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
184. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
185. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
186. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter
188. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
189. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
190. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
191. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
192. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
193. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
194. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
195. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
196. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
197. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
198. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
199. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
200. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
201. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
202. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
203. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
204. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter
205. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
206. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
207. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
208. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
209. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
210. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
211. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
212. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
213. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
214. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
215. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
216. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
217. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
218. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
219. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
220. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
221. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter
224. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
225. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter
226. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
227. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter
228. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
229. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter
230. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter
232. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
233. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter
234. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter
235. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter
236. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter
237. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter
238. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
239. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
240. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
241. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
242. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
243. Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
244. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
245. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
246. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
247. Parameter Settings for Inferred Entity Instance: RamSrc:ramsrc|altsyncram:ram_rtl_0
248. Parameter Settings for Inferred Entity Instance: RamDes:ramdes|altsyncram:ram_rtl_0
249. scfifo Parameter Settings by Entity Instance
250. altsyncram Parameter Settings by Entity Instance
251. altpll Parameter Settings by Entity Instance
252. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
253. Port Connectivity Checks: "altera_reset_controller:rst_controller"
254. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter"
255. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter"
256. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter"
257. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter"
258. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter"
259. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
260. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter"
261. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter"
262. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter"
263. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter"
264. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
265. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter"
266. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
267. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
268. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
269. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
270. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
271. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
272. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
273. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
274. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
275. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
276. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
277. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
278. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_006:router_006|pcie_core_mem_mm_interconnect_0_router_006_default_decode:the_default_decode"
279. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_005:router_005|pcie_core_mem_mm_interconnect_0_router_005_default_decode:the_default_decode"
280. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_001|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode"
281. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router|pcie_core_mem_mm_interconnect_0_router_default_decode:the_default_decode"
282. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo"
283. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent"
284. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo"
285. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent"
286. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo"
287. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent"
288. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo"
289. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent"
290. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo"
291. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent"
292. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo"
293. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent"
294. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent"
295. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_txs_translator"
296. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator"
297. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:regmask_s1_translator"
298. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator"
299. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator"
300. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator"
301. Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator"
302. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
303. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller"
304. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"
305. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset"
306. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"
307. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal"
308. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"
309. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:readfail_sync"
310. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:writefail_sync"
311. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync"
312. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"
313. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb"
314. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb"
315. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon"
316. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"
317. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"
318. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"
319. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx"
320. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"
321. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"
322. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"
323. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx"
324. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"
325. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"
326. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0"
327. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"
328. Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip"
329. Post-Synthesis Netlist Statistics for Top Partition
330. Elapsed Time Per Partition
331. Analysis & Synthesis Messages
332. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 02 01:31:21 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; PCIeHello                                   ;
; Top-level Entity Name              ; pcie_core_mem                               ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 6,396                                       ;
;     Total combinational functions  ; 4,936                                       ;
;     Dedicated logic registers      ; 3,597                                       ;
; Total registers                    ; 3597                                        ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 120,192                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 1                                           ;
; Total GXB Receiver Channel PMA     ; 1                                           ;
; Total GXB Transmitter Channel PCS  ; 1                                           ;
; Total GXB Transmitter Channel PMA  ; 1                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C8    ;                    ;
; Top-level entity name                                                      ; pcie_core_mem      ; PCIeHello          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                                                         ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                             ; Library       ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; OrAtom.v                                                                                                                                 ; yes             ; User Verilog HDL File              ; D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v                                                                                                ;               ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/pcie_core_mem.v                                                                     ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/pcie_core_mem.v                                                                     ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/actuator.v                                                               ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/actuator.v                                                               ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/oratom.v                                                                 ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/oratom.v                                                                 ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/ramdes.v                                                                 ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/ramdes.v                                                                 ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/ramsrc.v                                                                 ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/ramsrc.v                                                                 ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/regmask.v                                                                ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/regmask.v                                                                ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v                                                  ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv                                       ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv                                              ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv                                           ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv                                      ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv                                      ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv                                            ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv                                       ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv                                             ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv                                        ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv                                         ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv                                           ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v                                   ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v                                   ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v                                                ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v                                                ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v                                              ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v                                              ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v                                               ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v                                               ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v                                           ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v                                           ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v                                                 ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v                                                 ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v                                                      ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v                                                      ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v                                                    ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v                                                    ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v                                         ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v                                         ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v                                          ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v                                          ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v                                                   ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v                                            ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v                                            ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v                                      ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v                                      ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v                                             ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v                                             ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v                                          ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v                                          ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v                                            ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v                                            ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v                                         ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v                                         ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v                                                    ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v                                                    ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v                                              ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v                                              ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v                                               ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v                                               ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v                                                    ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v                                                    ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v                                              ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v                                              ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v                                           ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v                                           ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v                                          ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v                                          ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v                                             ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v                                             ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v                              ; yes             ; Auto-Found Wizard-Generated File   ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v                              ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv                                              ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v                                        ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v                      ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v                  ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; Auto-Found Verilog HDL File        ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v                  ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv                             ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv                               ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv                                ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv                            ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv                            ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv                            ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv                             ; pcie_core_mem ;
; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; d:/intelfpga_lite/17.1/pciehello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv                               ; pcie_core_mem ;
; scfifo.tdf                                                                                                                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                        ;               ;
; a_regfifo.inc                                                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                     ;               ;
; a_dpfifo.inc                                                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                      ;               ;
; a_i2fifo.inc                                                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                      ;               ;
; a_fffifo.inc                                                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                      ;               ;
; a_f2fifo.inc                                                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                      ;               ;
; aglobal171.inc                                                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                    ;               ;
; db/scfifo_9j31.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf                                                                                      ;               ;
; db/a_dpfifo_gp31.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf                                                                                    ;               ;
; db/altsyncram_heh1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf                                                                                  ;               ;
; db/cmpr_b09.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/cmpr_b09.tdf                                                                                         ;               ;
; db/cntr_orb.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_orb.tdf                                                                                         ;               ;
; db/cntr_5s7.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_5s7.tdf                                                                                         ;               ;
; db/cntr_prb.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_prb.tdf                                                                                         ;               ;
; db/scfifo_fj31.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf                                                                                      ;               ;
; db/a_dpfifo_mp31.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf                                                                                    ;               ;
; db/altsyncram_leh1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf                                                                                  ;               ;
; altsyncram.tdf                                                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;               ;
; stratix_ram_block.inc                                                                                                                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;               ;
; lpm_mux.inc                                                                                                                              ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;               ;
; lpm_decode.inc                                                                                                                           ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;               ;
; a_rdenreg.inc                                                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;               ;
; altrom.inc                                                                                                                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;               ;
; altram.inc                                                                                                                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                        ;               ;
; altdpram.inc                                                                                                                             ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;               ;
; db/altsyncram_5tl1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_5tl1.tdf                                                                                  ;               ;
; db/scfifo_s031.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_s031.tdf                                                                                      ;               ;
; db/a_dpfifo_3731.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_3731.tdf                                                                                    ;               ;
; db/altsyncram_vdh1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_vdh1.tdf                                                                                  ;               ;
; db/scfifo_8241.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf                                                                                      ;               ;
; db/a_dpfifo_f841.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf                                                                                    ;               ;
; db/altsyncram_1fh1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf                                                                                  ;               ;
; db/scfifo_3131.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_3131.tdf                                                                                      ;               ;
; db/a_dpfifo_a731.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf                                                                                    ;               ;
; db/altsyncram_reh1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_reh1.tdf                                                                                  ;               ;
; db/cmpr_d09.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/cmpr_d09.tdf                                                                                         ;               ;
; db/cntr_qrb.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_qrb.tdf                                                                                         ;               ;
; db/cntr_7s7.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_7s7.tdf                                                                                         ;               ;
; db/cntr_rrb.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_rrb.tdf                                                                                         ;               ;
; db/scfifo_d241.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf                                                                                      ;               ;
; db/a_dpfifo_k841.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf                                                                                    ;               ;
; db/altsyncram_bfh1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf                                                                                  ;               ;
; db/altsyncram_ish1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_ish1.tdf                                                                                  ;               ;
; db/scfifo_gj31.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_gj31.tdf                                                                                      ;               ;
; db/a_dpfifo_np31.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_np31.tdf                                                                                    ;               ;
; db/altsyncram_meh1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_meh1.tdf                                                                                  ;               ;
; db/altsyncram_1sc1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf                                                                                  ;               ;
; altpll.tdf                                                                                                                               ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                                                        ;               ;
; stratix_pll.inc                                                                                                                          ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                   ;               ;
; stratixii_pll.inc                                                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                 ;               ;
; cycloneii_pll.inc                                                                                                                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                 ;               ;
; db/altpll_nn81.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf                                                                                      ;               ;
; db/altsyncram_1bm1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1bm1.tdf                                                                                  ;               ;
; db/altsyncram_49h1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction        ; D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_49h1.tdf                                                                                  ;               ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+--------------------------+---------------------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                                       ;
+--------------------------+---------------------------------------------------------------------------------------------+
; I/O pins                 ; 4                                                                                           ;
; Total memory bits        ; 120192                                                                                      ;
;                          ;                                                                                             ;
; DSP block 9-bit elements ; 0                                                                                           ;
;                          ;                                                                                             ;
; Total PLLs               ; 1                                                                                           ;
;     -- PLLs              ; 1                                                                                           ;
;                          ;                                                                                             ;
; Maximum fan-out node     ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|dprioout ;
; Maximum fan-out          ; 4317                                                                                        ;
; Total fan-out            ; 39849                                                                                       ;
; Average fan-out          ; 4.33                                                                                        ;
+--------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                     ; Entity Name                                              ; Library Name  ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
; |pcie_core_mem                                                                                                                         ; 4936 (1)            ; 3597 (0)                  ; 120192      ; 0            ; 0       ; 0         ; 0         ; 4    ; 0            ; |pcie_core_mem                                                                                                                                                                                                                                                                                                          ; pcie_core_mem                                            ; pcie_core_mem ;
;    |Actuator:actuator|                                                                                                                 ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|Actuator:actuator                                                                                                                                                                                                                                                                                        ; Actuator                                                 ; pcie_core_mem ;
;    |OrAtom:oratom|                                                                                                                     ; 51 (51)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|OrAtom:oratom                                                                                                                                                                                                                                                                                            ; OrAtom                                                   ; pcie_core_mem ;
;    |RamDes:ramdes|                                                                                                                     ; 43 (43)             ; 11 (11)                   ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|RamDes:ramdes                                                                                                                                                                                                                                                                                            ; RamDes                                                   ; pcie_core_mem ;
;       |altsyncram:ram_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|RamDes:ramdes|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                       ; altsyncram                                               ; work          ;
;          |altsyncram_49h1:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|RamDes:ramdes|altsyncram:ram_rtl_0|altsyncram_49h1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_49h1                                          ; work          ;
;    |RamSrc:ramsrc|                                                                                                                     ; 17 (17)             ; 53 (53)                   ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|RamSrc:ramsrc                                                                                                                                                                                                                                                                                            ; RamSrc                                                   ; pcie_core_mem ;
;       |altsyncram:ram_rtl_0|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|RamSrc:ramsrc|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                       ; altsyncram                                               ; work          ;
;          |altsyncram_1bm1:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|RamSrc:ramsrc|altsyncram:ram_rtl_0|altsyncram_1bm1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_1bm1                                          ; work          ;
;    |RegMask:regmask|                                                                                                                   ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|RegMask:regmask                                                                                                                                                                                                                                                                                          ; RegMask                                                  ; pcie_core_mem ;
;    |altera_reset_controller:rst_controller|                                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                   ; altera_reset_controller                                  ; pcie_core_mem ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                        ; altera_reset_synchronizer                                ; pcie_core_mem ;
;    |pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|                                                                                           ; 2635 (0)            ; 2054 (0)                  ; 54656       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip                                                                                                                                                                                                                                                                  ; pcie_core_mem_PCIe_hard_ip                               ; pcie_core_mem ;
;       |altera_pcie_hard_ip_reset_controller:reset_controller_internal|                                                                 ; 94 (24)             ; 73 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal                                                                                                                                                                                                   ; altera_pcie_hard_ip_reset_controller                     ; pcie_core_mem ;
;          |altpcie_rs_serdes:altgx_reset|                                                                                               ; 70 (70)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset                                                                                                                                                                     ; altpcie_rs_serdes                                        ; pcie_core_mem ;
;       |altera_reset_controller:rst_controller|                                                                                         ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller                                                                                                                                                                                                                           ; altera_reset_controller                                  ; pcie_core_mem ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                ; altera_reset_synchronizer                                ; pcie_core_mem ;
;       |altpcie_hip_pipen1b_qsys:pcie_internal_hip|                                                                                     ; 2540 (0)            ; 1978 (0)                  ; 54656       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip                                                                                                                                                                                                                       ; altpcie_hip_pipen1b_qsys                                 ; pcie_core_mem ;
;          |alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|                                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0                                                                                                                                                 ; alt4gxb_reset_controller                                 ; pcie_core_mem ;
;          |altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|                                                                                ; 38 (38)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst                                                                                                                                                                          ; altpcie_tl_cfg_pipe                                      ; pcie_core_mem ;
;          |altpcie_txcred_patch:txcred_patch0|                                                                                          ; 38 (38)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0                                                                                                                                                                                    ; altpcie_txcred_patch                                     ; pcie_core_mem ;
;          |altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|                                                                   ; 2464 (208)          ; 1923 (207)                ; 54656       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge                                                                                                                                                             ; altpciexpav_stif_app                                     ; pcie_core_mem ;
;             |altpciexpav_stif_control_register:cntrl_reg|                                                                              ; 526 (0)             ; 550 (0)                   ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg                                                                                                                 ; altpciexpav_stif_control_register                        ; pcie_core_mem ;
;                |altpciexpav_stif_cfg_status:i_cfg_stat|                                                                                ; 296 (296)           ; 440 (440)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat                                                                          ; altpciexpav_stif_cfg_status                              ; pcie_core_mem ;
;                |altpciexpav_stif_cr_avalon:i_avalon|                                                                                   ; 164 (164)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon                                                                             ; altpciexpav_stif_cr_avalon                               ; pcie_core_mem ;
;                |altpciexpav_stif_cr_interrupt:i_interrupt|                                                                             ; 48 (48)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt                                                                       ; altpciexpav_stif_cr_interrupt                            ; pcie_core_mem ;
;                |altpciexpav_stif_cr_mailbox:i_a2p_mb|                                                                                  ; 9 (9)               ; 2 (2)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb                                                                            ; altpciexpav_stif_cr_mailbox                              ; pcie_core_mem ;
;                   |altsyncram:altsyncram_component|                                                                                    ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component                                            ; altsyncram                                               ; work          ;
;                      |altsyncram_1sc1:auto_generated|                                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated             ; altsyncram_1sc1                                          ; work          ;
;                |altpciexpav_stif_cr_mailbox:i_p2a_mb|                                                                                  ; 9 (9)               ; 2 (2)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb                                                                            ; altpciexpav_stif_cr_mailbox                              ; pcie_core_mem ;
;                   |altsyncram:altsyncram_component|                                                                                    ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component                                            ; altsyncram                                               ; work          ;
;                      |altsyncram_1sc1:auto_generated|                                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated             ; altsyncram_1sc1                                          ; work          ;
;             |altpciexpav_stif_rx:rx|                                                                                                   ; 405 (0)             ; 448 (64)                  ; 35424       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx                                                                                                                                      ; altpciexpav_stif_rx                                      ; pcie_core_mem ;
;                |altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|                                                                               ; 310 (277)           ; 333 (313)                 ; 1264        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl                                                                                              ; altpciexpav_stif_rx_cntrl                                ; pcie_core_mem ;
;                   |scfifo:rx_input_fifo|                                                                                               ; 33 (0)              ; 20 (0)                    ; 1264        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo                                                                         ; scfifo                                                   ; work          ;
;                      |scfifo_9j31:auto_generated|                                                                                      ; 33 (0)              ; 20 (0)                    ; 1264        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated                                              ; scfifo_9j31                                              ; work          ;
;                         |a_dpfifo_gp31:dpfifo|                                                                                         ; 33 (22)             ; 20 (9)                    ; 1264        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo                         ; a_dpfifo_gp31                                            ; work          ;
;                            |altsyncram_heh1:FIFOram|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1264        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram ; altsyncram_heh1                                          ; work          ;
;                            |cntr_5s7:usedw_counter|                                                                                    ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter  ; cntr_5s7                                                 ; work          ;
;                            |cntr_orb:rd_ptr_msb|                                                                                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb     ; cntr_orb                                                 ; work          ;
;                            |cntr_prb:wr_ptr|                                                                                           ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr         ; cntr_prb                                                 ; work          ;
;                |altpciexpav_stif_rx_resp:rxavl_resp|                                                                                   ; 68 (68)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp                                                                                                  ; altpciexpav_stif_rx_resp                                 ; pcie_core_mem ;
;                |altsyncram:cpl_ram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 33280       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram                                                                                                                   ; altsyncram                                               ; work          ;
;                   |altsyncram_5tl1:auto_generated|                                                                                     ; 0 (0)               ; 0 (0)                     ; 33280       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated                                                                                    ; altsyncram_5tl1                                          ; work          ;
;                |scfifo:pndgtxrd_fifo|                                                                                                  ; 27 (0)              ; 20 (0)                    ; 880         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo                                                                                                                 ; scfifo                                                   ; work          ;
;                   |scfifo_fj31:auto_generated|                                                                                         ; 27 (0)              ; 20 (0)                    ; 880         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated                                                                                      ; scfifo_fj31                                              ; work          ;
;                      |a_dpfifo_mp31:dpfifo|                                                                                            ; 27 (16)             ; 20 (9)                    ; 880         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo                                                                 ; a_dpfifo_mp31                                            ; work          ;
;                         |altsyncram_leh1:FIFOram|                                                                                      ; 0 (0)               ; 0 (0)                     ; 880         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram                                         ; altsyncram_leh1                                          ; work          ;
;                         |cntr_5s7:usedw_counter|                                                                                       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_5s7:usedw_counter                                          ; cntr_5s7                                                 ; work          ;
;                         |cntr_orb:rd_ptr_msb|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_orb:rd_ptr_msb                                             ; cntr_orb                                                 ; work          ;
;                         |cntr_prb:wr_ptr|                                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr                                                 ; cntr_prb                                                 ; work          ;
;             |altpciexpav_stif_tx:tx|                                                                                                   ; 1325 (71)           ; 718 (65)                  ; 18720       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx                                                                                                                                      ; altpciexpav_stif_tx                                      ; pcie_core_mem ;
;                |altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|                                                                         ; 0 (0)               ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans                                                                                        ; altpciexpav_stif_a2p_addrtrans                           ; pcie_core_mem ;
;                |altpciexpav_stif_tx_cntrl:tx_cntrl|                                                                                    ; 585 (558)           ; 292 (272)                 ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl                                                                                                   ; altpciexpav_stif_tx_cntrl                                ; pcie_core_mem ;
;                   |scfifo:tx_output_fifo|                                                                                              ; 27 (0)              ; 20 (0)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo                                                                             ; scfifo                                                   ; work          ;
;                      |scfifo_gj31:auto_generated|                                                                                      ; 27 (0)              ; 20 (0)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated                                                  ; scfifo_gj31                                              ; work          ;
;                         |a_dpfifo_np31:dpfifo|                                                                                         ; 27 (16)             ; 20 (9)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo                             ; a_dpfifo_np31                                            ; work          ;
;                            |altsyncram_meh1:FIFOram|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram     ; altsyncram_meh1                                          ; work          ;
;                            |cntr_5s7:usedw_counter|                                                                                    ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_5s7:usedw_counter      ; cntr_5s7                                                 ; work          ;
;                            |cntr_orb:rd_ptr_msb|                                                                                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_orb:rd_ptr_msb         ; cntr_orb                                                 ; work          ;
;                            |cntr_prb:wr_ptr|                                                                                           ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr             ; cntr_prb                                                 ; work          ;
;                |altpciexpav_stif_txavl_cntrl:txavl|                                                                                    ; 318 (291)           ; 167 (147)                 ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl                                                                                                   ; altpciexpav_stif_txavl_cntrl                             ; pcie_core_mem ;
;                   |scfifo:pendingrd_fifo|                                                                                              ; 27 (0)              ; 20 (0)                    ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo                                                                             ; scfifo                                                   ; work          ;
;                      |scfifo_s031:auto_generated|                                                                                      ; 27 (0)              ; 20 (0)                    ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated                                                  ; scfifo_s031                                              ; work          ;
;                         |a_dpfifo_3731:dpfifo|                                                                                         ; 27 (16)             ; 20 (9)                    ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo                             ; a_dpfifo_3731                                            ; work          ;
;                            |altsyncram_vdh1:FIFOram|                                                                                   ; 0 (0)               ; 0 (0)                     ; 160         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram     ; altsyncram_vdh1                                          ; work          ;
;                            |cntr_5s7:usedw_counter|                                                                                    ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_5s7:usedw_counter      ; cntr_5s7                                                 ; work          ;
;                            |cntr_orb:rd_ptr_msb|                                                                                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_orb:rd_ptr_msb         ; cntr_orb                                                 ; work          ;
;                            |cntr_prb:wr_ptr|                                                                                           ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr             ; cntr_prb                                                 ; work          ;
;                |altpciexpav_stif_txresp_cntrl:txresp|                                                                                  ; 246 (246)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp                                                                                                 ; altpciexpav_stif_txresp_cntrl                            ; pcie_core_mem ;
;                |altsyncram:tx_cpl_buff|                                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff                                                                                                               ; altsyncram                                               ; work          ;
;                   |altsyncram_ish1:auto_generated|                                                                                     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated                                                                                ; altsyncram_ish1                                          ; work          ;
;                |scfifo:rd_bypass_fifo|                                                                                                 ; 37 (0)              ; 28 (0)                    ; 4160        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo                                                                                                                ; scfifo                                                   ; work          ;
;                   |scfifo_d241:auto_generated|                                                                                         ; 37 (0)              ; 28 (0)                    ; 4160        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated                                                                                     ; scfifo_d241                                              ; work          ;
;                      |a_dpfifo_k841:dpfifo|                                                                                            ; 37 (20)             ; 28 (11)                   ; 4160        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo                                                                ; a_dpfifo_k841                                            ; work          ;
;                         |altsyncram_bfh1:FIFOram|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4160        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram                                        ; altsyncram_bfh1                                          ; work          ;
;                         |cntr_7s7:usedw_counter|                                                                                       ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_7s7:usedw_counter                                         ; cntr_7s7                                                 ; work          ;
;                         |cntr_qrb:rd_ptr_msb|                                                                                          ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_qrb:rd_ptr_msb                                            ; cntr_qrb                                                 ; work          ;
;                         |cntr_rrb:wr_ptr|                                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr                                                ; cntr_rrb                                                 ; work          ;
;                |scfifo:txcmd_fifo|                                                                                                     ; 28 (0)              ; 20 (0)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo                                                                                                                    ; scfifo                                                   ; work          ;
;                   |scfifo_8241:auto_generated|                                                                                         ; 28 (0)              ; 20 (0)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated                                                                                         ; scfifo_8241                                              ; work          ;
;                      |a_dpfifo_f841:dpfifo|                                                                                            ; 28 (17)             ; 20 (9)                    ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo                                                                    ; a_dpfifo_f841                                            ; work          ;
;                         |altsyncram_1fh1:FIFOram|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1056        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram                                            ; altsyncram_1fh1                                          ; work          ;
;                         |cntr_5s7:usedw_counter|                                                                                       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_5s7:usedw_counter                                             ; cntr_5s7                                                 ; work          ;
;                         |cntr_orb:rd_ptr_msb|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_orb:rd_ptr_msb                                                ; cntr_orb                                                 ; work          ;
;                         |cntr_prb:wr_ptr|                                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr                                                    ; cntr_prb                                                 ; work          ;
;                |scfifo:wrdat_fifo|                                                                                                     ; 40 (0)              ; 28 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo                                                                                                                    ; scfifo                                                   ; work          ;
;                   |scfifo_3131:auto_generated|                                                                                         ; 40 (0)              ; 28 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated                                                                                         ; scfifo_3131                                              ; work          ;
;                      |a_dpfifo_a731:dpfifo|                                                                                            ; 40 (23)             ; 28 (11)                   ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo                                                                    ; a_dpfifo_a731                                            ; work          ;
;                         |altsyncram_reh1:FIFOram|                                                                                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram                                            ; altsyncram_reh1                                          ; work          ;
;                         |cntr_7s7:usedw_counter|                                                                                       ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_7s7:usedw_counter                                             ; cntr_7s7                                                 ; work          ;
;                         |cntr_qrb:rd_ptr_msb|                                                                                          ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_qrb:rd_ptr_msb                                                ; cntr_qrb                                                 ; work          ;
;                         |cntr_rrb:wr_ptr|                                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr                                                    ; cntr_rrb                                                 ; work          ;
;       |pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal                                                                                                                                                                                                         ; pcie_core_mem_PCIe_hard_ip_altgx_internal                ; pcie_core_mem ;
;          |pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component                                                                             ; pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8 ; pcie_core_mem ;
;             |altpll:pll0|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|altpll:pll0                                                                 ; altpll                                                   ; work          ;
;                |altpll_nn81:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|altpll:pll0|altpll_nn81:auto_generated                                      ; altpll_nn81                                              ; work          ;
;    |pcie_core_mem_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 2176 (0)            ; 1388 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                        ; pcie_core_mem_mm_interconnect_0                          ; pcie_core_mem ;
;       |altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|                                                                               ; 26 (26)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                    ; pcie_core_mem ;
;       |altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|                                                                          ; 25 (25)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                    ; pcie_core_mem ;
;       |altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|                                                                          ; 93 (93)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                    ; pcie_core_mem ;
;       |altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|                                                                                 ; 25 (25)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                    ; pcie_core_mem ;
;       |altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|                                                                                 ; 25 (25)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                    ; pcie_core_mem ;
;       |altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|                                                                                ; 25 (25)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; pcie_core_mem ;
;       |altera_merlin_burst_adapter:actuator_s1_burst_adapter|                                                                          ; 112 (0)             ; 50 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter                                                                                                                                                                                                  ; altera_merlin_burst_adapter                              ; pcie_core_mem ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                             ; 112 (112)           ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                  ; altera_merlin_burst_adapter_13_1                         ; pcie_core_mem ;
;       |altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|                                                                     ; 151 (0)             ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter                                                                                                                                                                                             ; altera_merlin_burst_adapter                              ; pcie_core_mem ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                             ; 151 (151)           ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                             ; altera_merlin_burst_adapter_13_1                         ; pcie_core_mem ;
;       |altera_merlin_burst_adapter:ramdes_s1_burst_adapter|                                                                            ; 143 (0)             ; 92 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter                                                                                                                                                                                                    ; altera_merlin_burst_adapter                              ; pcie_core_mem ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                             ; 143 (143)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                    ; altera_merlin_burst_adapter_13_1                         ; pcie_core_mem ;
;       |altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|                                                                            ; 143 (0)             ; 92 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter                                                                                                                                                                                                    ; altera_merlin_burst_adapter                              ; pcie_core_mem ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                             ; 143 (143)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                    ; altera_merlin_burst_adapter_13_1                         ; pcie_core_mem ;
;       |altera_merlin_burst_adapter:regmask_s1_burst_adapter|                                                                           ; 97 (0)              ; 74 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter                                                                                                                                                                                                   ; altera_merlin_burst_adapter                              ; pcie_core_mem ;
;          |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                             ; 97 (97)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                   ; altera_merlin_burst_adapter_13_1                         ; pcie_core_mem ;
;       |altera_merlin_master_agent:pcie_hard_ip_bar0_agent|                                                                             ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent                                                                                                                                                                                                     ; altera_merlin_master_agent                               ; pcie_core_mem ;
;       |altera_merlin_master_translator:pcie_hard_ip_bar0_translator|                                                                   ; 68 (68)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator                                                                                                                                                                                           ; altera_merlin_master_translator                          ; pcie_core_mem ;
;       |altera_merlin_slave_agent:actuator_s1_agent|                                                                                    ; 52 (5)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent                                                                                                                                                                                                            ; altera_merlin_slave_agent                                ; pcie_core_mem ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                               ; 47 (47)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                              ; altera_merlin_burst_uncompressor                         ; pcie_core_mem ;
;       |altera_merlin_slave_agent:pcie_hard_ip_cra_agent|                                                                               ; 44 (6)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent                                                                                                                                                                                                       ; altera_merlin_slave_agent                                ; pcie_core_mem ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                               ; 38 (38)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                         ; altera_merlin_burst_uncompressor                         ; pcie_core_mem ;
;       |altera_merlin_slave_agent:pcie_hard_ip_txs_agent|                                                                               ; 32 (5)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent                                                                                                                                                                                                       ; altera_merlin_slave_agent                                ; pcie_core_mem ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                               ; 27 (27)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                         ; altera_merlin_burst_uncompressor                         ; pcie_core_mem ;
;       |altera_merlin_slave_agent:ramdes_s1_agent|                                                                                      ; 44 (6)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent                                                                                                                                                                                                              ; altera_merlin_slave_agent                                ; pcie_core_mem ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                               ; 38 (38)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                ; altera_merlin_burst_uncompressor                         ; pcie_core_mem ;
;       |altera_merlin_slave_agent:ramsrc_s1_agent|                                                                                      ; 45 (7)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent                                                                                                                                                                                                              ; altera_merlin_slave_agent                                ; pcie_core_mem ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                               ; 38 (38)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                ; altera_merlin_burst_uncompressor                         ; pcie_core_mem ;
;       |altera_merlin_slave_agent:regmask_s1_agent|                                                                                     ; 45 (7)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent                                                                                                                                                                                                             ; altera_merlin_slave_agent                                ; pcie_core_mem ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                               ; 38 (38)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                               ; altera_merlin_burst_uncompressor                         ; pcie_core_mem ;
;       |altera_merlin_slave_translator:actuator_s1_translator|                                                                          ; 4 (4)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                           ; pcie_core_mem ;
;       |altera_merlin_slave_translator:pcie_hard_ip_cra_translator|                                                                     ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator                                                                                                                                                                                             ; altera_merlin_slave_translator                           ; pcie_core_mem ;
;       |altera_merlin_slave_translator:ramdes_s1_translator|                                                                            ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator                                                                                                                                                                                                    ; altera_merlin_slave_translator                           ; pcie_core_mem ;
;       |altera_merlin_slave_translator:ramsrc_s1_translator|                                                                            ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator                                                                                                                                                                                                    ; altera_merlin_slave_translator                           ; pcie_core_mem ;
;       |altera_merlin_slave_translator:regmask_s1_translator|                                                                           ; 5 (5)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:regmask_s1_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; pcie_core_mem ;
;       |altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter|                                                                        ; 24 (24)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter                                                                                                                                                                                                ; altera_merlin_traffic_limiter                            ; pcie_core_mem ;
;       |altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|                                                                      ; 100 (100)           ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter                                                                                                                                                                                              ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|                                                                      ; 66 (66)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter                                                                                                                                                                                              ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|                                                                 ; 85 (85)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|                                                                 ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter                                                                                                                                                                                         ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|                                                                        ; 86 (86)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter                                                                                                                                                                                                ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|                                                                        ; 36 (36)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter                                                                                                                                                                                                ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|                                                                        ; 82 (82)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter                                                                                                                                                                                                ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|                                                                        ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter                                                                                                                                                                                                ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|                                                                       ; 85 (85)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter                                                                                                                                                                                               ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|                                                                       ; 35 (35)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter                                                                                                                                                                                               ; altera_merlin_width_adapter                              ; pcie_core_mem ;
;       |pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                    ; pcie_core_mem_mm_interconnect_0_cmd_demux                ; pcie_core_mem ;
;       |pcie_core_mem_mm_interconnect_0_router:router|                                                                                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router                                                                                                                                                                                                          ; pcie_core_mem_mm_interconnect_0_router                   ; pcie_core_mem ;
;       |pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 259 (259)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                        ; pcie_core_mem_mm_interconnect_0_rsp_mux                  ; pcie_core_mem ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RamDes:ramdes|altsyncram:ram_rtl_0|altsyncram_49h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; RamSrc:ramsrc|altsyncram:ram_rtl_0|altsyncram_1bm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                        ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 8            ; 32           ; --           ; --           ; 256   ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ALTSYNCRAM             ; AUTO ; Single Port      ; 8            ; 32           ; --           ; --           ; 256   ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 82           ; 16           ; 82           ; 1312  ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 512          ; 66           ; 512          ; 66           ; 33792 ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16           ; 57           ; 16           ; 57           ; 912   ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 16           ; 66           ; 16           ; 66           ; 1056  ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 16           ; 10           ; 16           ; 10           ; 160   ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 128          ; 64           ; 128          ; 64           ; 8192  ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 64           ; 99           ; 64           ; 99           ; 6336  ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 16           ; 99           ; 16           ; 99           ; 1584  ; None ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                    ; IP Include File                                     ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; N/A    ; Qsys                            ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem                                                                                                                                                                                                                     ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_irq_mapper               ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_irq_mapper:irq_mapper                                                                                                                                                                                 ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                   ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent                                                                                                                       ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo                                                                                                                  ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter                                                                                                         ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter                                                                                                         ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                       ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                       ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                   ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent                                                                                                                ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator                                                                                                      ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent                                                                                                                  ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter                                                                                                        ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter                                                                                                    ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter                                                                                                    ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator                                                                                                        ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent                                                                                                                  ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_txs_translator                                                                                                        ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent                                                                                                                         ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo                                                                                                                    ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent                                                                                                                         ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo                                                                                                                    ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent                                                                                                                        ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo                                                                                                                   ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter                                                                                                              ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter                                                                                                          ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter                                                                                                          ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:regmask_s1_translator                                                                                                              ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router                                                                                                                     ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_001                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_002                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_003                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_004                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_005:router_005                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_006:router_006                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                               ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                           ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                   ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_pcie_hard_ip             ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip                                                                                                                                                                             ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller                                                                                                                                      ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A          ; |pcie_core_mem|altera_reset_controller:rst_controller                                                                                                                                                                              ; D:/intelFPGA_lite/17.1/PCIeHello/pcie_core_mem.qsys ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                        ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                        ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                        ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                       ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                       ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                       ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state ;
+---------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                                        ; serdes_rst_state~5 ; serdes_rst_state~4                                                                                                ;
+---------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------+
; serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT ; 0                  ; 0                                                                                                                 ;
; serdes_rst_state.IDLE_ST_CNT                ; 0                  ; 1                                                                                                                 ;
; serdes_rst_state.STABLE_TX_PLL_ST_CNT       ; 1                  ; 0                                                                                                                 ;
; serdes_rst_state.WAIT_STATE_ST_CNT          ; 1                  ; 1                                                                                                                 ;
+---------------------------------------------+--------------------+-------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg ;
+---------------------------------+---------------------------+-------------------------------+--------------------------------+---------------------------------+--------------------------------+----------------------------------------------------------------------------+
; Name                            ; avalon_state_reg.CRA_PIPE ; avalon_state_reg.CRA_READ_ACK ; avalon_state_reg.CRA_READ_WAIT ; avalon_state_reg.CRA_READ_FIRST ; avalon_state_reg.CRA_WRITE_ACK ; avalon_state_reg.CRA_IDLE                                                  ;
+---------------------------------+---------------------------+-------------------------------+--------------------------------+---------------------------------+--------------------------------+----------------------------------------------------------------------------+
; avalon_state_reg.CRA_IDLE       ; 0                         ; 0                             ; 0                              ; 0                               ; 0                              ; 0                                                                          ;
; avalon_state_reg.CRA_WRITE_ACK  ; 0                         ; 0                             ; 0                              ; 0                               ; 1                              ; 1                                                                          ;
; avalon_state_reg.CRA_READ_FIRST ; 0                         ; 0                             ; 0                              ; 1                               ; 0                              ; 1                                                                          ;
; avalon_state_reg.CRA_READ_WAIT  ; 0                         ; 0                             ; 1                              ; 0                               ; 0                              ; 1                                                                          ;
; avalon_state_reg.CRA_READ_ACK   ; 0                         ; 1                             ; 0                              ; 0                               ; 0                              ; 1                                                                          ;
; avalon_state_reg.CRA_PIPE       ; 1                         ; 0                             ; 0                              ; 0                               ; 0                              ; 1                                                                          ;
+---------------------------------+---------------------------+-------------------------------+--------------------------------+---------------------------------+--------------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state ;
+--------------------------------+-----------------------+----------------------+------------------------+--------------------------------+--------------------------------+-----------------------------------------------------------------------+
; Name                           ; txrp_state.TXRP_RESET ; txrp_state.TXRP_WAIT ; txrp_state.TXRP_STREAM ; txrp_state.TXRP_FIFO_PREFETCH1 ; txrp_state.TXRP_FIFO_PREFETCH0 ; txrp_state.TXRP_IDLE                                                  ;
+--------------------------------+-----------------------+----------------------+------------------------+--------------------------------+--------------------------------+-----------------------------------------------------------------------+
; txrp_state.TXRP_IDLE           ; 0                     ; 0                    ; 0                      ; 0                              ; 0                              ; 0                                                                     ;
; txrp_state.TXRP_FIFO_PREFETCH0 ; 0                     ; 0                    ; 0                      ; 0                              ; 1                              ; 1                                                                     ;
; txrp_state.TXRP_FIFO_PREFETCH1 ; 0                     ; 0                    ; 0                      ; 1                              ; 0                              ; 1                                                                     ;
; txrp_state.TXRP_STREAM         ; 0                     ; 0                    ; 1                      ; 0                              ; 0                              ; 1                                                                     ;
; txrp_state.TXRP_WAIT           ; 0                     ; 1                    ; 0                      ; 0                              ; 0                              ; 1                                                                     ;
; txrp_state.TXRP_RESET          ; 1                     ; 0                    ; 0                      ; 0                              ; 0                              ; 1                                                                     ;
+--------------------------------+-----------------------+----------------------+------------------------+--------------------------------+--------------------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle ;
+-----------------------+---------------------+----------------------+-----------------------+--------------------------------------------------------------------------------------------+
; Name                  ; mdio_cycle.MDIO_END ; mdio_cycle.MDIO_READ ; mdio_cycle.MDIO_WRITE ; mdio_cycle.MDIO_ADDR                                                                       ;
+-----------------------+---------------------+----------------------+-----------------------+--------------------------------------------------------------------------------------------+
; mdio_cycle.MDIO_ADDR  ; 0                   ; 0                    ; 0                     ; 0                                                                                          ;
; mdio_cycle.MDIO_WRITE ; 0                   ; 0                    ; 1                     ; 1                                                                                          ;
; mdio_cycle.MDIO_READ  ; 0                   ; 1                    ; 0                     ; 1                                                                                          ;
; mdio_cycle.MDIO_END   ; 1                   ; 0                    ; 0                     ; 1                                                                                          ;
+-----------------------+---------------------+----------------------+-----------------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate                                                       ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; Name                    ; cstate.CLEAR_WAITREQ_ST ; cstate.MDIO_FRAME_ST ; cstate.MDIO_PRE_ST ; cstate.MDIO_CLR_ST ; cstate.ERR_ST ; cstate.CTRL_RD_ST ; cstate.CTRL_WR_ST ; cstate.MDIO_START_ST ; cstate.CHECK_ADDR_ST ; cstate.IDLE_ST ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; cstate.IDLE_ST          ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 0              ;
; cstate.CHECK_ADDR_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 1                    ; 1              ;
; cstate.MDIO_START_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                    ; 0                    ; 1              ;
; cstate.CTRL_WR_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                    ; 0                    ; 1              ;
; cstate.CTRL_RD_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.ERR_ST           ; 0                       ; 0                    ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_CLR_ST      ; 0                       ; 0                    ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_PRE_ST      ; 0                       ; 0                    ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_FRAME_ST    ; 0                       ; 1                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.CLEAR_WAITREQ_ST ; 1                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm ;
+---------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                            ; rst_ctrl_sm~5 ; rst_ctrl_sm~4                                                                                                                                     ;
+---------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; rst_ctrl_sm.strobe_txpll_locked ; 0             ; 0                                                                                                                                                 ;
; rst_ctrl_sm.idle                ; 0             ; 1                                                                                                                                                 ;
; rst_ctrl_sm.stable_tx_pll       ; 1             ; 1                                                                                                                                                 ;
; rst_ctrl_sm.wait_state          ; 1             ; 0                                                                                                                                                 ;
+---------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pcie_core_mem|OrAtom:oratom|current_state                                                                         ;
+-----------------------+--------------------+-----------------------+---------------------+--------------------+--------------------+
; Name                  ; current_state.DONE ; current_state.IS_DONE ; current_state.WRITE ; current_state.PREP ; current_state.IDLE ;
+-----------------------+--------------------+-----------------------+---------------------+--------------------+--------------------+
; current_state.IDLE    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                  ;
; current_state.PREP    ; 0                  ; 0                     ; 0                   ; 1                  ; 1                  ;
; current_state.WRITE   ; 0                  ; 0                     ; 1                   ; 0                  ; 1                  ;
; current_state.IS_DONE ; 0                  ; 1                     ; 0                   ; 0                  ; 1                  ;
; current_state.DONE    ; 1                  ; 0                     ; 0                   ; 0                  ; 1                  ;
+-----------------------+--------------------+-----------------------+---------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; yes                                                              ; yes                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                                         ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_use_reg                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_use_reg                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_use_reg                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_use_reg                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_use_reg                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..10]                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60,67..69,85]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87,94..96,112]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87,94..96,112]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87,94..96,112]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87,94..96,112]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_txs_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ltssm_detect                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_sync_r[1..7]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[0]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[2]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[2]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[3]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[3]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[3]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[4]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[4]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[5]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[5]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[5]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[6]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[6]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[7]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[7]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[7]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[7]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[6]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[6]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[6]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[5]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[5]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[5]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[4]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[4]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[4]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[3]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[3]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[3]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[2]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[2]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[1]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[1]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[1]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_sync_r[0]                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[0..7]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb1[0..7]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|reconfig_togxb_busy_reg[0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_reg[0..2]                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRstn_q1                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRstn_q2                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciMstrWritePndg_q1             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciMstrWritePndg_q2             ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciComp_MstrEnb_q2              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciComp_MstrEnb_q1              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptImpl_sig[24..31]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptImpl_sig[0..23]          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptImpl_sig[24..31]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptImpl_sig[16..23]         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptImpl_sig[0..15]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Pci_lirqn_q2                    ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Pci_lirqn_q1                    ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciIntan_q2                     ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciIntan_q1                     ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|mailbox1_reg[0..31]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|mailbox1_reg[0..31]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmd_reg[0..4,7]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|dw_len_reg[9]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_tlp_reg[0..65]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[32]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[32]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[32]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[33]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[33]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[33]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[34]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[34]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[34]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[35]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[35]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[35]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[36]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[36]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[36]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[37]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[37]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[37]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[38]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[38]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[38]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[39]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[39]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[39]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[40]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[40]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[40]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[41]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[41]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[41]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[42]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[42]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[42]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[43]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[43]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[43]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[44]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[44]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[44]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[45]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[45]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[45]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[46]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[46]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[46]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[47]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[47]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[47]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[48]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[48]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[48]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[49]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[49]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[49]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[50]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[50]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[50]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[51]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[51]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[51]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[52]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[52]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[52]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[53]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[53]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[53]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[54]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[54]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[54]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[55]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[55]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[55]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[56]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[56]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[56]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[57]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[57]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[57]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[58]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[58]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[58]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[59]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[59]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[59]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[60]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[60]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[60]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[61]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[61]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[61]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[62]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[62]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[62]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[63]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[63]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[63]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[98]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[8..10]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|max_bytes_sent_reg[0..6,9,10]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[15..63]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|pci_address_space[0,1]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[15..63]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrSpace_o[0]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[0..2]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[0..2]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rxm_irq_reg                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[72]                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[3,8,12]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[10]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[81]                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[0..6]                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                                                                                                        ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0..31]                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dpriodisable                                                                                                         ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioload                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][132]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][132]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][132]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][132]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][132]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][132]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][132]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][132]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][131]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][131]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][131]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][131]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][131]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][131]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][131]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][131]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][130]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][130]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][130]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][130]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][130]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][130]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][130]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][130]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][96]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][95]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][94]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|reconfig_togxb_busy_reg[1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[6]                    ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[67]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1..9]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..9]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..9]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..9]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[65]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_address_field[0..2]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..9]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_address_field[2]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..9]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_address_field[2]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..9]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_address_field[2]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..9]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_address_field[2]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[0..9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][132]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][131]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][130]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][96]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][95]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][94]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|sd_state[0]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxanalogreset_r                                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_idl_cnt[0..19]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|sd_state[1]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|fixedclk_div[0]                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[64,65,96,97]                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[24..31]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[0..15,24..31] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|laddf_bytes_mask_reg[3]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[1]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[1]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_r                                                                                                                                                  ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[0]                                                                                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:regmask_s1_translator|waitrequest_reset_override                                                                                                                                  ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator|waitrequest_reset_override                                                                                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator|waitrequest_reset_override                                                                                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator|waitrequest_reset_override                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator|waitrequest_reset_override                                                                                                                                   ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator|waitrequest_reset_override                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator|waitrequest_reset_override                                                                                                                                   ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator|waitrequest_reset_override                                                                                              ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator|waitrequest_reset_override                                                                                                                                 ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent|hold_waitrequest                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|rstn_r                                                                                                                                       ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_r                                                                                                                ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[0]                                                                                        ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|pll_locked_r[0]                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                   ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                               ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                               ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                         ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[110]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[111]                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83]                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84]                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                         ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                               ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[0]                                                                                                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[1]                                                                                                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byteen_reg[4,5]                                                                                                                                         ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byteen_reg[6]                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[0]                                                                                                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[1]                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|byteen_reg[4..6]                                                                                                                                         ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|byteen_reg[7]                                                                                                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byteen_reg[5]                                                                                                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byteen_reg[6]                                                                                                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[0]                                                                                                                                    ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[1]                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|byteen_reg[4..6]                                                                                                                                  ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|byteen_reg[7]                                                                                                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                         ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                    ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                    ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][85]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][84]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][111]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][112]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][111]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][110]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][87]                                                                                                                                                 ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][112]                                                                                                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][86]                                                                                                                                                 ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][111]                                                                                                             ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|crst0                                                                                                                                                       ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                    ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[0]                                                                                                                     ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_r                                                                                                                ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|rstn_rr                                                                                                                                      ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                               ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[1]                                                                                                                     ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                               ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rr                                                                                                                                                 ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                               ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|crst                                                                                                                                                        ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|g_reset_controller.rc_areset_rrr                                                                                                                                                ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|pll_locked_r[0]                                                                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[7]                                   ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[7]    ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[6]                                   ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[6]    ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[5]                                   ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[5]    ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[4]                                   ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[4]    ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[3]                                   ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[3]    ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[2]                                   ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[2]    ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[1]                                                                                                     ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|pll_locked_r[1]                                                                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[2]                                                                                        ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|pll_locked_r[2]                                                        ;
; OrAtom:oratom|we                                                                                                                                                                                                                                                   ; Merged with OrAtom:oratom|oe                                                                                                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byteen_reg[6]                                                                                                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byteen_reg[7]                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[0]                                                                                                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[1]                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byteen_reg[6]                                                                                                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byteen_reg[7]                                                                                                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][112]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][111]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][112]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][59]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][111]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][111]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][110]                                                                                                                                                ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][111]                                                                                                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byteen_reg[4]                                                                                                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byteen_reg[7]                                                                                                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                 ;
; OrAtom:oratom|wr_addr[9]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[9]                                                                                                                                                                                                        ;
; OrAtom:oratom|wr_addr[8]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[8]                                                                                                                                                                                                        ;
; OrAtom:oratom|wr_addr[7]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[7]                                                                                                                                                                                                        ;
; OrAtom:oratom|wr_addr[6]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[6]                                                                                                                                                                                                        ;
; OrAtom:oratom|wr_addr[5]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[5]                                                                                                                                                                                                        ;
; OrAtom:oratom|wr_addr[4]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[4]                                                                                                                                                                                                        ;
; OrAtom:oratom|wr_addr[3]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[3]                                                                                                                                                                                                        ;
; OrAtom:oratom|wr_addr[2]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[2]                                                                                                                                                                                                        ;
; OrAtom:oratom|wr_addr[1]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[1]                                                                                                                                                                                                        ;
; OrAtom:oratom|wr_addr[0]                                                                                                                                                                                                                                           ; Merged with OrAtom:oratom|rd_addr[0]                                                                                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][87]                                                                                                                                                 ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][112]                                                                                                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][111]                                                                                                                                                ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][110]                                                                                                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][86]                                                                                                                                                 ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][110]                                                                                                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][112]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][110]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][110]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][112]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][110]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                        ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][110]                                                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][112]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][110]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][110]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][60]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][58]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][83]                                                                                                                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                           ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                            ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                      ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]            ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[0]                                            ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[0]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[1]                                            ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[1]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[2]                                            ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[2]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[3]                                            ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[3]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[4]                                            ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[4]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[5]                                            ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[5]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lower_adr_reg[6]                                            ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[6]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[0]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[7]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[1]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[8]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[2]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[9]      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[3]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[10]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[4]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[11]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lbe_reg[0]                                                  ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_attr_reg[0]          ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[5]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[12]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|lbe_reg[1]                                                  ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_attr_reg[1]          ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[6]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[13]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_tag_reg[7]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[14]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[0]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[15]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[1]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[16]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[2]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[17]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[3]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[18]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[4]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[19]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[5]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[20]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[6]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[21]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[7]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[22]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[8]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[23]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[9]                                           ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[24]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[10]                                          ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[25]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[11]                                          ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[26]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[12]                                          ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[27]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[13]                                          ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[28]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[14]                                          ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[29]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_req_id_reg[15]                                          ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[30]     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fbe_reg[0]                                                  ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[0]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fbe_reg[1]                                                  ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[1]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fbe_reg[2]                                                  ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[2]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fbe_reg[3]                                                  ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[3]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[0]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[4]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[1]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[5]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[2]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[6]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[3]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[7]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[4]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[8]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[5]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[9]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[6]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[10] ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|req_tag_reg[7]                                              ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[11] ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|byteen_reg[7]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[1]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byteen_reg[7]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|byteen_reg[7]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byteen_reg[7]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|byteen_reg[7]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_stat_reg                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1..9]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..9]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..9]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..9]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..9]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][85]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator|burstcount_register_lint[0..2]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[0,1]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[0,1]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][85]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[10]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][111]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][110]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][75]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][74]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[0,1]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][111]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][110]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][75]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][74]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][111]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][110]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][111]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][110]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][111]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][110]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][111]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][110]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][111]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][110]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][111]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][110]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][112]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][111]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][110]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_required_reg[0,1]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                                                 ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                     ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                             ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                       ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]            ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[0]                                      ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[0]  ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[13]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][149]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][149]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][149]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][149]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][149]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][149]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][149]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][149]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][149]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[0]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[0]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_FIFO_PREFETCH0                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state~4                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state~5                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state~6                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_ADDR                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_WRITE                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_READ                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_END                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7                                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_FIFO_PREFETCH1                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_RESET                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|pll_locked_r[2]                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ws_tmr_eq_0                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_sync_r                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ld_ws_tmr_short                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[0..19]                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ld_ws_tmr                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[0..2]                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm~4                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm~5                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; OrAtom:oratom|done                                                                                                                                                                                                                                                 ; Merged with OrAtom:oratom|current_state.DONE                                                                                                                                                                                                ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_IDLE                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[2]                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[2]                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[2]                                                                                                                                    ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|byte_cnt_reg[2]                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[2]                                                                                                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                      ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[0]                                                                                                                                         ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[1]                                     ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[1]   ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[2]                                     ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[2]   ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[3]                                     ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[3]   ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[4]                                     ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[4]   ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[5]                                     ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[5]   ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[6]                                     ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[6]   ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[7]                                      ; Merged with pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[7]  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12..31]                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12..31]                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[16..31]                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[31]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[30]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[29]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[28]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[27]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[26]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[25]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[24]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[23]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[22]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[21]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[20]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[19]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[18]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[17]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[16]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[15]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[14]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[13]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[12]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[31]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[30]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[29]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[28]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[27]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[26]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[25]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[24]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[23]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[22]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[21]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[20]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[19]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[18]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[17]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[16]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[15]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[14]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[13]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[12]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[6]                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[80..95,112..127]                            ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][67]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][66]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][65]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][63]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][62]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][61]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][60]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][59]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][57]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][56]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][54]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][53]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][52]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][51]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][50]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][49]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][48]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][47]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][46]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][45]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][44]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][43]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][42]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][41]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][40]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][39]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][12]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][13]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][14]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][15]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][16]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][17]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][19]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..31]                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..31]                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][67]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][66]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][65]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][64]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][63]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][62]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][61]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][60]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][59]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][58]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][57]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][56]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][55]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][54]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][53]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][52]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][51]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][50]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][49]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][48]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][47]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][46]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][45]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][44]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][43]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][42]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][41]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][40]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][39]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][12]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][13]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][14]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][15]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][16]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][17]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[30]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[29]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[28]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[27]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[26]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[25]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[24]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[23]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[22]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[21]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[20]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[19]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[18]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[17]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[16]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[15]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[14]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[13]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[12]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[11]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[10]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[9]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[8]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[7]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[6]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[5]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[4]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[3]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[30]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[29]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[28]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[19]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[18]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[17]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[16]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[15]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[14]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[13]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[12]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[11]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[10]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[9]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[8]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[7]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[6]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[5]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[4]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[3]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[7,8]                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[80]                              ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[31]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[30]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[29]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[28]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[27]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[26]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[25]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[24]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[23]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[22]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[21]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[20]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[19]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[18]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[17]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[16]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[15]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[14]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[8]                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                              ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent|hold_waitrequest                                                                                                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                   ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                          ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                         ; Merged with pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                      ;
; Total Number of Removed Registers = 2328                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[31]                                                                                         ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin,                                                                                                    ;
;                                                                                                                                                                                                                                                         ; due to stuck port clear        ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|laddf_bytes_mask_reg[3],                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[0],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[0],                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[1],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|first_bytes_sent_reg[1],                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],                                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85],                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85],                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85],                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][85],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][85],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][85],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][85],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator|burstcount_register_lint[2],                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator|burstcount_register_lint[1],                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator|burstcount_register_lint[0],                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[1],                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[0],                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[1],                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[0],                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[10],                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byte_cnt_reg[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|byte_cnt_reg[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byte_cnt_reg[1],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|byte_cnt_reg[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][111],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][110],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][75],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][75],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][75],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][74],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][75],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][74],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[1],                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[0],                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][111],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][110],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][111],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][110],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][111],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][110],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][111],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][110],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][111],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][110],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][111],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][110],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][111],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][110],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][111],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][110],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_required_reg[1],                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_required_reg[0],                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[13],                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][149],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][149],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][149],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][149],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][149],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][149],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][149],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][149],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][149],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[0]                              ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                          ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[16],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[17],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[18],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[19],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[20],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[21],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[22],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[23],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[24],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[25],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[26],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[27],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[28],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[28],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[27],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[26],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[25],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[24],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[23],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[22],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[21],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[20],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[19],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[18],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[17],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[16],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[15],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[14],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[13],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[12],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[6],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[80],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[112],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[81],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[113],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[82],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[114],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[83],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[115],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[84],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[116],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[85],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[117],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[86],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[118],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[87],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[119],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[88],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[120],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[89],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[121],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[90],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[122],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[91],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[123],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[92],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[124],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[80]                     ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_use_reg                                                                                                                                   ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_byte_cnt_field[9],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][112],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][85],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][75],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[3]                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_use_reg                                                                                                                                    ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                 ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_byte_cnt_field[9],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_channel[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][112],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][85],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][75],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_use_reg                                                                                                                                    ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                 ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_byte_cnt_field[9],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][112],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][85],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][75],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][74],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_use_reg                                                                                                                             ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                          ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[9],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][112],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][85],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][75],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][74],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][39],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][39]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                          ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[28],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[27],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[26],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[25],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[24],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[23],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[22],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[21],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[20],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[19],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[18],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[17],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[16],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[15],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[14],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[13],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[12]                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_use_reg                                                                                                                                  ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_address_field[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_byte_cnt_field[9],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                     ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][60],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[5],                                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[4],                                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[3]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                             ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[31], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[30], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[29], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[28], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[27], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[26], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[25], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[24], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[31], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[30], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[29], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[28], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[27], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[26], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[25], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[24], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[31],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[30],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[29],                                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                         ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ws_tmr_eq_0                                                                                    ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ld_ws_tmr_short,                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[19],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[18],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[17],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[16],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[15],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[14],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[13],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[12],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[11],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[10],                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[9],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[8],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[7],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[6],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[5],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[4],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[3],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[2],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[1],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[0],                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|ld_ws_tmr,                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm~4,                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm~5                                                                                    ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                  ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                       ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[29],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[30],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[31],                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[93],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[125],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[94],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[126],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[95],                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[127],                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[31],                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[30],                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[29],                                                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                              ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_sync_r[1]                                                                                            ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[7],                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[7],                                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[7],                                                                                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[6],                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[6],                                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[6],                                                                                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[5],                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[5],                                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[5],                                                                                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[4],                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[4],                                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[4],                                                                                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[3],                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[3],                                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[3],                                                                                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[2],                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[2],                                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[2],                                                                                                  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[1],                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[1],                                                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[1]                                                                                                   ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[6]                                                                                          ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[29],                                                                                          ;
;                                                                                                                                                                                                                                                         ; due to stuck port clear        ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[28],                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[15],                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[14],                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[13],                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[12],                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[11],                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[10],                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[9],                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[8],                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[7],                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[6],                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[5],                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[4],                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[3],                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[2],                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[1],                                                                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0]                                                                                            ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator|av_chipselect_pre                                                                                                                          ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[15], ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[14], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[13], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[12], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[11], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[10], ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[9],  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[8],  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[7],  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[6],  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[5],  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[4],  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[3],  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[2],  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[1],  ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[0]   ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                   ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[31],                                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[30],                                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[29],                                                                                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                    ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[31],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[30],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|address_reg[29],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                    ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[31],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[30],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|address_reg[29],                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][131]                                                                                                                                     ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][131],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][131],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][131],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][131],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][131],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][131],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][131],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][131]                                                                                                                                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][130]                                                                                                                                     ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][130],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][130],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][130],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][130],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][130],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][130],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][130],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][130]                                                                                                                                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[0][132]                                                                                                                                     ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[1][132],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[2][132],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[3][132],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[4][132],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[5][132],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[6][132],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[7][132],                                                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem[8][132]                                                                                                                                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                         ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                              ;
;                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                ;
;                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                ;
;                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                 ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                    ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[7]                                                                                               ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[7],                                                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[7],                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[7],                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|sd_state[0],                                                                                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_idl_cnt[19],                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_idl_cnt[17],                                                                                                   ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|sd_state[1]                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[25]                                                                                                                                ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                                                                                                  ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST,                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST,                                                                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST,                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][60],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[24]                                                                                                                                ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[0]                                                                                               ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[0],                                                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[0],                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[0],                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb1[0]                                                                                                       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[1]                                                                                               ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[1],                                                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[1],                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[1],                                                                                                      ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb1[1]                                                                                                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[23]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[22]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[21]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[20]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][55],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[19]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][54],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[18]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][53],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[17]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][52],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[16]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][51],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[15]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[14]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[12]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[11]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[10]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[9]                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[8]                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[7]                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[6]                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[5]                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                           ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[4]                                                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][15]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][15],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[6]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][16]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][16],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[7]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][17]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][17],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[8]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[9]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][19]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][19],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[10]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[11]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[12]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[13]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[14]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[15]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[16]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[17]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[18]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[19]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[20]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[21]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[22]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[23]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[24]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[25]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[27]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[28]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][50]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][50],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[14]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][64]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][64],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[28]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][63]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][63],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[27]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][61]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][61],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[25]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][60]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][60],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[24]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][59]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][59],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[23]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][58]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][58],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[22]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][57]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][57],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[21]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][56]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][56],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[20]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][55]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][55],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[19]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][54]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][54],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[18]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][53]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][53],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[17]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][52]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][52],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[16]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][51]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][51],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                        ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[15]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[13]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[28]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[27]                                                                                                                                ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[63]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[63],                          ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[67],                                                               ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[65]                                                                ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_r[0]                                                                                                 ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rr[0],                                                                                                 ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_rrr[0],                                                                                                ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_locked_sync_r[0]                                                                                              ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[2]                                                                                               ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[2],                                                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[2],                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[2]                                                                                                       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[3]                                                                                               ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[3],                                                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[3],                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[3]                                                                                                       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[4]                                                                                               ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[4],                                                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[4],                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[4]                                                                                                       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[5]                                                                                               ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[5],                                                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[5],                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[5]                                                                                                       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_r[6]                                                                                               ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rr[6],                                                                                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_signaldetect_rrr[6],                                                                                              ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_sd_strb0[6]                                                                                                       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                              ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][67],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                               ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_sync_r                                                                           ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[2],                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[1],                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[0]                                                                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][67]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][67],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][62],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|address_reg[26]                                                                                                                                ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][66]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][66],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][62]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][62],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|address_reg[26]                                                                                                                          ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][66],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|address_reg[26]                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                          ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][65],                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][65]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                    ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][65],                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                         ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                              ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                         ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                              ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[41]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[41],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[41]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[42]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[42],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[42]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[43]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[43],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[43]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[44]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[44],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[44]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[45]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[45],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[45]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[46]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[46],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[46]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[47]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[47],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[47]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[48]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[48],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[48]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST                                                                                      ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST,                                                                                         ;
;                                                                                                                                                                                                                                                         ; due to stuck port clear        ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST                                                                                          ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[51]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[51],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[51]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[52]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[52],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[52]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[53]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[53],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[53]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[54]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[54],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[54]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[55]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[55],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[55]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[56]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[56],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[56]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[57]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[57],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[57]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[58]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[58],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[58]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[59]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[59],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[59]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[60]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[60],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[60]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[61]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[61],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[61]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[62]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[62],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[62]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_reg[0]         ; Stuck at VCC                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_reg[1],          ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cvp_done_stat_reg         ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                                                                                             ; Stuck at VCC                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle,                                                                                                 ;
;                                                                                                                                                                                                                                                         ; due to stuck port preset       ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                                                                                            ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST,                                                                                       ;
;                                                                                                                                                                                                                                                         ; due to stuck port clear        ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST                                                                                     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[32]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[32],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[32]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[33]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[33],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[33]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[49]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[49],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[49]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[34]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[34],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[34]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[50]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[50],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[50]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[35]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[35],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[35]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[36]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[36],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[36]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[37]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[37],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[37]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[38]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[38],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[38]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[39]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[39],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[39]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[40]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[40],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[40]                                                                                                 ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[63]                                                              ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[63],                                                                                            ;
;                                                                                                                                                                                                                                                         ;                                ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[63]                                                                                                 ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]                                                 ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]                                                 ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                             ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]                                                  ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]                                                  ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                              ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[112]                                           ; Stuck at GND                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][112]                                                                                                                                       ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|reconfig_togxb_busy_reg[0] ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|fixedclk_div[0]              ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRstn_q2           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[6]           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciComp_MstrEnb_q2   ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciComp_MstrEnb_q1     ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Pci_lirqn_q2         ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Pci_lirqn_q1           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciIntan_q2          ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciIntan_q1            ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[62]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[62]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[61]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[61]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[60]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[60]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[59]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[59]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[58]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[58]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[57]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[57]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[56]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[56]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[55]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[55]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[54]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[54]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[53]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[53]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[52]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[52]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[51]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[51]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][49]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][49]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][48]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][48]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][47]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][47]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][46]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][46]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][45]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][45]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][44]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][44]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][43]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][43]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][42]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][42]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][41]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][41]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][40]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][40]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                               ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[50]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[50]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                               ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[49]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[49]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[48]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[48]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[47]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[47]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[46]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[46]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[45]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[45]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[44]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[44]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[43]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[43]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[42]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[42]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[41]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[41]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[40]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[40]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[39]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[39]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[38]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[38]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[37]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[37]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[36]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[36]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[35]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[35]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[34]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[34]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[33]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[33]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[32]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[32]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                               ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[31]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[31]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[30]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[30]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[29]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[29]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[28]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[28]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[27]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[27]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[26]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[26]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[25]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[25]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[24]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[24]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[23]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[23]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[22]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[22]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[21]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[21]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[20]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[20]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[19]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[19]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[18]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[18]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[17]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[17]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[16]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[16]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|RawAddr[15]                           ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddr_o[15]                           ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|pci_address_space[0]                  ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrSpace_o[0]                       ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[12]                                ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[9]                                   ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                           ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                             ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                              ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                              ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                            ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                              ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                             ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                               ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][96]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][96]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][95]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][95]                                                                                                                                        ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[0][94]                                                                                                                                      ; Lost Fanouts                   ; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem[1][94]                                                                                                                                        ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_RESET                            ; Stuck at GND                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_IDLE                               ;
;                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                           ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[8]                                  ; Lost Fanouts                   ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[7]                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3597  ;
; Number of registers using Synchronous Clear  ; 184   ;
; Number of registers using Synchronous Load   ; 292   ;
; Number of registers using Asynchronous Clear ; 3336  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2431  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[8]             ; 4       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                        ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                        ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                               ; 48      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                  ; 60      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Cra_lirqn ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[3]               ; 3       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                 ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                               ; 22      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                      ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                      ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                      ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                      ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                      ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                      ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                      ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                      ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                      ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                      ; 2       ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent|hold_waitrequest                                                                                                                        ; 34      ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                           ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                         ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                             ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[1]             ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[0]             ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[2]             ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[3]             ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[4]             ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|previous_bar_read[5]             ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                    ; 1429    ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[8]               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[9]               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[0]               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[1]               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[2]               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[3]               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[4]               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[5]               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[6]               ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|pendingrd_fifo_q_reg[7]               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                     ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                     ; 1       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[7]                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[6]                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[5]                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[4]                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[3]                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[2]                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[1]                     ; 2       ;
; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|last_avlbe_reg[0]                     ; 2       ;
; Total number of inverted registers = 62                                                                                                                                                                                                      ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                   ;
+------------------------------------+-------------------------+
; Register Name                      ; RAM Name                ;
+------------------------------------+-------------------------+
; RamSrc:ramsrc|ram_rtl_0_bypass[0]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[1]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[2]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[3]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[4]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[5]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[6]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[7]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[8]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[9]  ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[10] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[11] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[12] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[13] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[14] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[15] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[16] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[17] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[18] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[19] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[20] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[21] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[22] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[23] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[24] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[25] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[26] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[27] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[28] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[29] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[30] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[31] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[32] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[33] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[34] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[35] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[36] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[37] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[38] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[39] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[40] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[41] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[42] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[43] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[44] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[45] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[46] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[47] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[48] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[49] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[50] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[51] ; RamSrc:ramsrc|ram_rtl_0 ;
; RamSrc:ramsrc|ram_rtl_0_bypass[52] ; RamSrc:ramsrc|ram_rtl_0 ;
+------------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------+------+
; Register Name                                                                                                                ; Megafunction            ; Type ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------+------+
; RamSrc:ramsrc|rd_addr_reg[0..9]                                                                                              ; RamSrc:ramsrc|ram_rtl_0 ; RAM  ;
; RamSrc:ramsrc|address_reg[0..9]                                                                                              ; RamSrc:ramsrc|ram_rtl_0 ; RAM  ;
; pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator|av_readdata_pre[0..31] ; RamDes:ramdes|ram_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_core_mem|OrAtom:oratom|rd_addr[8]                                                                                                                                                                                                                      ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|data_reg[14]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|byte_cnt_reg[2]                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter|byte_cnt_reg[4]                                                                                                              ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|data_reg[21]                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter|byte_cnt_reg[9]                                                                                                                     ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|data_reg[21]                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter|byte_cnt_reg[6]                                                                                                                     ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|data_reg[27]                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter|byte_cnt_reg[6]                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|data_reg[49]                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                   ;
; 3:1                ; 61 bits   ; 122 LEs       ; 61 LEs               ; 61 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|data_reg[6]                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter|count[0]                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator|wait_latency_counter[1]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_sop_out_reg                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:regmask_s1_translator|wait_latency_counter[1]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator|wait_latency_counter[0]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator|wait_latency_counter[0]                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_cnt[2]                                                                 ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[15]                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[11]                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[2]                         ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[13]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo|mem_used[3]                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|adapter_fifo_write_cntr[3]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|payload_byte_cntr[3]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|burst_counter[7]                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|wraddr_cntr[14]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|lower_addr_reg[1]                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[10]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[87]                                                    ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[4]                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[5]                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                           ;
; 4:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator|address_register[5]                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rd_be_reg[7]                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_required_reg[2]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[8]             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[2]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|lower_addr_reg[3]                    ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[2]                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[8]                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[1]                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[96]                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[94]                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                         ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[1]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[1]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[1]                        ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[28]            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[25]            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[50]            ;
; 7:1                ; 13 bits   ; 52 LEs        ; 39 LEs               ; 13 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[56]            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[20]            ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[1]             ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[9]             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[32]            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[12]            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[44]            ;
; 9:1                ; 9 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[40]            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|waitstate_timer[11]                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]                                    ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|RxmByteEnable_0_o[2]              ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[29]                                    ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]                                      ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]                                     ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|dw_len[0]                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |pcie_core_mem|RamSrc:ramsrc|rd_addr_reg                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo|mem                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo|mem                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo|mem                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo|mem                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo|mem                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router|src_channel[0]                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|Mux2                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|Selector11                             ;
; 16:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|Mux11      ;
; 32:1               ; 4 bits    ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Selector14                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|Selector3        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_nxt_state                      ;
; 29:1               ; 8 bits    ; 152 LEs       ; 152 LEs              ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector0     ;
; 29:1               ; 4 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector9     ;
; 29:1               ; 4 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector12    ;
; 29:1               ; 3 bits    ; 57 LEs        ; 57 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector16    ;
; 29:1               ; 4 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector23    ;
; 29:1               ; 3 bits    ; 57 LEs        ; 54 LEs               ; 3 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector26    ;
; 29:1               ; 2 bits    ; 38 LEs        ; 36 LEs               ; 2 LEs                  ; No         ; |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Selector29    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 ;
+--------------------------+--------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment               ; Value        ; From ; To                                                                                                                             ;
+--------------------------+--------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; rst_ctrl_sm                                                                                                                    ;
+--------------------------+--------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; Pci_lirqn_q2                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; Pci_lirqn_q1                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output1_reg                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output2_reg                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack1_reg                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack2_reg                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:writefail_sync ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output1_reg                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output2_reg                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack1_reg                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack2_reg                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:readfail_sync ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output1_reg                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; output2_reg                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack1_reg                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ack2_reg                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset ;
+--------------------------+--------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment               ; Value        ; From ; To                                                                                                         ;
+--------------------------+--------------+------+------------------------------------------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; serdes_rst_state                                                                                           ;
+--------------------------+--------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for RamSrc:ramsrc|altsyncram:ram_rtl_0|altsyncram_1bm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for RamDes:ramdes|altsyncram:ram_rtl_0|altsyncram_49h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OrAtom:oratom ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; W              ; 10    ; Signed Integer                    ;
; B              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip     ;
+-------------------------------------+----------------------------------+-----------------+
; Parameter Name                      ; Value                            ; Type            ;
+-------------------------------------+----------------------------------+-----------------+
; p_pcie_hip_type                     ; 2                                ; String          ;
; lane_mask                           ; 11111110                         ; Unsigned Binary ;
; max_link_width                      ; 1                                ; Signed Integer  ;
; millisecond_cycle_count             ; 125000                           ; String          ;
; enable_gen2_core                    ; false                            ; String          ;
; gen2_lane_rate_mode                 ; false                            ; String          ;
; no_soft_reset                       ; false                            ; String          ;
; core_clk_divider                    ; 2                                ; Signed Integer  ;
; enable_ch0_pclk_out                 ; true                             ; String          ;
; core_clk_source                     ; pclk                             ; String          ;
; CB_P2A_AVALON_ADDR_B0               ; 0                                ; Signed Integer  ;
; bar0_size_mask                      ; 16                               ; Signed Integer  ;
; bar0_io_space                       ; false                            ; String          ;
; bar0_64bit_mem_space                ; false                            ; String          ;
; bar0_prefetchable                   ; false                            ; String          ;
; CB_P2A_AVALON_ADDR_B1               ; 0                                ; Signed Integer  ;
; bar1_size_mask                      ; 0                                ; Signed Integer  ;
; bar1_io_space                       ; false                            ; String          ;
; bar1_64bit_mem_space                ; false                            ; String          ;
; bar1_prefetchable                   ; false                            ; String          ;
; CB_P2A_AVALON_ADDR_B2               ; 0                                ; Signed Integer  ;
; bar2_size_mask                      ; 0                                ; Signed Integer  ;
; bar2_io_space                       ; false                            ; String          ;
; bar2_64bit_mem_space                ; false                            ; String          ;
; bar2_prefetchable                   ; false                            ; String          ;
; CB_P2A_AVALON_ADDR_B3               ; 0                                ; Signed Integer  ;
; bar3_size_mask                      ; 0                                ; Signed Integer  ;
; bar3_io_space                       ; false                            ; String          ;
; bar3_64bit_mem_space                ; false                            ; String          ;
; bar3_prefetchable                   ; false                            ; String          ;
; CB_P2A_AVALON_ADDR_B4               ; 0                                ; Signed Integer  ;
; bar4_size_mask                      ; 0                                ; Signed Integer  ;
; bar4_io_space                       ; false                            ; String          ;
; bar4_64bit_mem_space                ; false                            ; String          ;
; bar4_prefetchable                   ; false                            ; String          ;
; CB_P2A_AVALON_ADDR_B5               ; 0                                ; Signed Integer  ;
; bar5_size_mask                      ; 0                                ; Signed Integer  ;
; bar5_io_space                       ; false                            ; String          ;
; bar5_64bit_mem_space                ; false                            ; String          ;
; bar5_prefetchable                   ; false                            ; String          ;
; vendor_id                           ; 4466                             ; Signed Integer  ;
; device_id                           ; 4                                ; Signed Integer  ;
; revision_id                         ; 1                                ; Signed Integer  ;
; class_code                          ; 0                                ; Signed Integer  ;
; subsystem_vendor_id                 ; 4466                             ; Signed Integer  ;
; subsystem_device_id                 ; 4                                ; Signed Integer  ;
; port_link_number                    ; 1                                ; Signed Integer  ;
; msi_function_count                  ; 0                                ; Signed Integer  ;
; enable_msi_64bit_addressing         ; true                             ; String          ;
; enable_function_msix_support        ; false                            ; String          ;
; eie_before_nfts_count               ; 4                                ; Signed Integer  ;
; enable_completion_timeout_disable   ; false                            ; String          ;
; completion_timeout                  ; NONE                             ; String          ;
; enable_adapter_half_rate_mode       ; false                            ; String          ;
; msix_pba_bir                        ; 0                                ; Signed Integer  ;
; msix_pba_offset                     ; 0                                ; Signed Integer  ;
; msix_table_bir                      ; 0                                ; Signed Integer  ;
; msix_table_offset                   ; 0                                ; Signed Integer  ;
; msix_table_size                     ; 0                                ; Signed Integer  ;
; use_crc_forwarding                  ; false                            ; String          ;
; surprise_down_error_support         ; false                            ; String          ;
; dll_active_report_support           ; false                            ; String          ;
; bar_io_window_size                  ; 32BIT                            ; String          ;
; bar_prefetchable                    ; 32                               ; Signed Integer  ;
; hot_plug_support                    ; 0000000                          ; Unsigned Binary ;
; no_command_completed                ; true                             ; String          ;
; slot_power_limit                    ; 0                                ; Signed Integer  ;
; slot_power_scale                    ; 0                                ; Signed Integer  ;
; slot_number                         ; 0                                ; Signed Integer  ;
; enable_slot_register                ; false                            ; String          ;
; advanced_errors                     ; false                            ; String          ;
; enable_ecrc_check                   ; false                            ; String          ;
; enable_ecrc_gen                     ; false                            ; String          ;
; max_payload_size                    ; 0                                ; Signed Integer  ;
; retry_buffer_last_active_address    ; 255                              ; Signed Integer  ;
; credit_buffer_allocation_aux        ; ABSOLUTE                         ; String          ;
; vc0_rx_flow_ctrl_posted_header      ; 28                               ; Signed Integer  ;
; vc0_rx_flow_ctrl_posted_data        ; 198                              ; Signed Integer  ;
; vc0_rx_flow_ctrl_nonposted_header   ; 30                               ; Signed Integer  ;
; vc0_rx_flow_ctrl_nonposted_data     ; 0                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_compl_header       ; 48                               ; Signed Integer  ;
; vc0_rx_flow_ctrl_compl_data         ; 256                              ; Signed Integer  ;
; RX_BUF                              ; 9                                ; Signed Integer  ;
; RH_NUM                              ; 7                                ; Signed Integer  ;
; G_TAG_NUM0                          ; 32                               ; Signed Integer  ;
; endpoint_l0_latency                 ; 0                                ; Signed Integer  ;
; endpoint_l1_latency                 ; 0                                ; Signed Integer  ;
; enable_l1_aspm                      ; false                            ; String          ;
; l01_entry_latency                   ; 31                               ; Signed Integer  ;
; diffclock_nfts_count                ; 255                              ; Signed Integer  ;
; sameclock_nfts_count                ; 255                              ; Signed Integer  ;
; l1_exit_latency_sameclock           ; 7                                ; Signed Integer  ;
; l1_exit_latency_diffclock           ; 7                                ; Signed Integer  ;
; l0_exit_latency_sameclock           ; 7                                ; Signed Integer  ;
; l0_exit_latency_diffclock           ; 7                                ; Signed Integer  ;
; gen2_diffclock_nfts_count           ; 255                              ; Signed Integer  ;
; gen2_sameclock_nfts_count           ; 255                              ; Signed Integer  ;
; CG_COMMON_CLOCK_MODE                ; 1                                ; Signed Integer  ;
; CB_PCIE_MODE                        ; 0                                ; Signed Integer  ;
; AST_LITE                            ; 0                                ; Signed Integer  ;
; CB_PCIE_RX_LITE                     ; 0                                ; Signed Integer  ;
; CG_RXM_IRQ_NUM                      ; 16                               ; Signed Integer  ;
; CG_AVALON_S_ADDR_WIDTH              ; 20                               ; Signed Integer  ;
; bypass_tl                           ; false                            ; String          ;
; CG_IMPL_CRA_AV_SLAVE_PORT           ; 1                                ; Signed Integer  ;
; CG_NO_CPL_REORDERING                ; 0                                ; Signed Integer  ;
; CG_ENABLE_A2P_INTERRUPT             ; 0                                ; Signed Integer  ;
; p_user_msi_enable                   ; 0                                ; Signed Integer  ;
; CG_IRQ_BIT_ENA                      ; 65535                            ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED            ; 1                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES         ; 1                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS      ; 15                               ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW   ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH ; 00000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; RXM_DATA_WIDTH                      ; 64                               ; Signed Integer  ;
; RXM_BEN_WIDTH                       ; 8                                ; Signed Integer  ;
; TL_SELECTION                        ; 1                                ; Signed Integer  ;
; pcie_mode                           ; SHARED_MODE                      ; String          ;
; single_rx_detect                    ; 1                                ; Signed Integer  ;
; enable_coreclk_out_half_rate        ; false                            ; String          ;
; low_priority_vc                     ; 0                                ; Signed Integer  ;
; link_width                          ; 1                                ; Signed Integer  ;
; cyclone4                            ; 1                                ; Signed Integer  ;
+-------------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; pcie_qsys                           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW   ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW  ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CB_P2A_AVALON_ADDR_B0               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B5               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B6               ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; CG_NO_CPL_REORDERING                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_gen2_core                    ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; use_crc_forwarding                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_function_msi_support         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; flow_control_timeout_count          ; 200                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; CG_IMPL_CRA_AV_SLAVE_PORT           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_ENABLE_A2P_INTERRUPT             ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_clk_enable                      ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; RH_NUM                              ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B3               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; INTENDED_DEVICE_FAMILY              ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; RX_BUF                              ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; l0_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_hip_x1_loopback              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ecrc_gen                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_posted_data        ; 360                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; l01_entry_latency                   ; 31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; msix_pba_bir                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_posted_header      ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ei_delay_powerdown_count            ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; TL_SELECTION                        ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_coreclk_out_half_rate        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; maximum_current                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; p_pcie_use_pcie_reconfig            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; class_code                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bridge_port_vga_enable              ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; ssvid                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_adapter_half_rate_mode       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar1_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; subsystem_vendor_id                 ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; sameclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; msix_table_offset                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l0_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; eie_before_nfts_count               ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B4               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; retry_buffer_memory_settings        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_size_mask                      ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; surprise_down_error_support         ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; credit_buffer_allocation_aux        ; BALANCED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String          ;
; enable_rx0buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar3_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_reordering                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; bar4_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_COMMON_CLOCK_MODE                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; extend_tag_field                    ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_divider                    ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; G_TAG_NUM0                          ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_x8_clk_stealing     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; flow_control_update_count           ; 30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pme_state_enable                    ; 00000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unsigned Binary ;
; port_link_number                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_posted_header      ; 28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; ssid                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; endpoint_l1_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr0_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_diffclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; retry_buffer_last_active_address    ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B1               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar_io_window_size                  ; 32BIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS      ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; rx_ptr1_posted_dpram_min            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; gen2_sameclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; max_payload_size                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_diffclock_nfts_count           ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; vc_arbitration                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_snoop_packet                ; 00000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; vc0_rx_flow_ctrl_posted_data        ; 198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; AST_LITE                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_PCIE_RX_LITE                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_data         ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; expansion_base_address_register     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msi_function_count                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_compl_data         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; single_rx_detect                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B2               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_number                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx_buffer_checking           ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; deemphasis_enable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; device_number                       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; msix_pba_offset                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; gen2_lane_rate_mode                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; subsystem_device_id                 ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bypass_cdc                          ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; tx_cdc_full_value                   ; 12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar_prefetchable                    ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; enable_retrybuf_ecc                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; fc_init_timer                       ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; base_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; register_pipe_signals               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; core_clk_source                     ; pclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; no_command_completed                ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; msix_table_size                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_msi_64bit_addressing         ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; port_address                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_rx1buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar0_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_header   ; 54                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar2_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_limit                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; enable_function_msix_support        ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; millisecond_cycle_count             ; 125000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String          ;
; enable_msi_masking                  ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; endpoint_l0_latency                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar4_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; lpm_type                            ; stratixiv_hssi_pcie_hip                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String          ;
; diffclock_nfts_count                ; 255                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; indicator                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_l1_aspm                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc1_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_rx_flow_ctrl_compl_header       ; 112                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer  ;
; low_priority_vc                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; l1_exit_latency_sameclock           ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc0_rx_flow_ctrl_nonposted_header   ; 30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; lane_mask                           ; 11111110                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; bar2_io_space                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_ch0_pclk_out                 ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; CB_A2P_ADDR_MAP_FIXED_TABLE         ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; enable_ecrc_check                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_posted_dpram_max            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar1_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; p_pcie_hip_type                     ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String          ;
; bar2_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_nonposted_data     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_size_mask                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; disable_link_x2_support             ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bridge_port_ssid_support            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx0buf_x8_clk_stealing       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; dll_active_report_support           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CB_PCIE_MODE                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vendor_id                           ; 4466                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer  ;
; msix_table_bir                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; slot_power_scale                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_address                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; CG_AVALON_S_ADDR_WIDTH              ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; advanced_errors                     ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_rx1buf_ecc                   ; true                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; vc1_rx_buffer_memory_settings       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bypass_tl                           ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc_enable                           ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; completion_timeout                  ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String          ;
; hot_plug_support                    ; 0000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; disable_cdc_clk_ppm                 ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; no_soft_reset                       ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_slot_register                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; rx_ptr0_nonposted_dpram_max         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; vc0_rx_flow_ctrl_compl_header       ; 48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; revision_id                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; pcie_mode                           ; SHARED_MODE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String          ;
; max_link_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; rx_ptr1_nonposted_dpram_min         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; device_id                           ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar4_64bit_mem_space                ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; enable_completion_timeout_disable   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; skp_os_schedule_count               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; vc1_clk_enable                      ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_prefetchable                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; p_user_msi_enable                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; RXM_DATA_WIDTH                      ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; RXM_BEN_WIDTH                       ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; RXM_BCNT_WIDTH                      ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; TXS_BCNT_WIDTH                      ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_RXM_IRQ_NUM                      ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_IRQ_BIT_ENA                      ; 65535                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                  ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_address             ; 0     ; Signed Integer                                                                                                                                        ;
; port_address               ; 0     ; Signed Integer                                                                                                                                        ;
; base_address               ; 0     ; Signed Integer                                                                                                                                        ;
; implement_address_checking ; 1     ; Signed Integer                                                                                                                                        ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; INTENDED_DEVICE_FAMILY          ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; CG_AVALON_S_ADDR_WIDTH          ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_COMMON_CLOCK_MODE            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_IMPL_CRA_AV_SLAVE_PORT       ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_PERF_PROFILE             ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_PERF_PROFILE             ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_PCIE_MODE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED        ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE     ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS  ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B0           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B1           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B2           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B3           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B4           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B5           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_AVALON_ADDR_B6           ; 00000000000000000000000000000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unsigned Binary ;
; bar0_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar0_size_mask                  ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; bar1_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar1_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar1_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar1_size_mask                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar2_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar2_size_mask                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar3_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar3_size_mask                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar4_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar4_size_mask                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar5_64bit_mem_space            ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_io_space                   ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_prefetchable               ; false                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar5_size_mask                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; bar_io_window_size              ; 32BIT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String          ;
; bar_prefetchable                ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; expansion_base_address_register ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; EXTERNAL_A2P_TRANS              ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_ENABLE_A2P_INTERRUPT         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_ENABLE_ADVANCED_INTERRUPT    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_RXM_IRQ_NUM                  ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; NUM_PREFETCH_MASTERS            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_PCIE_RX_LITE                 ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_RXM_DATA_WIDTH               ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; port_type_hwtcl                 ; Native endpoint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String          ;
; AVALON_ADDR_WIDTH               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; BYPASSS_A2P_TRANSLATION         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; in_cvp_mode_hwtcl               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; direct_tlp_enable_hwtcl         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx ;
+----------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value           ; Type                                                                                                                                                                    ;
+----------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_COMMON_CLOCK_MODE ; 1               ; Signed Integer                                                                                                                                                          ;
; CB_A2P_PERF_PROFILE  ; 3               ; Signed Integer                                                                                                                                                          ;
; CB_P2A_PERF_PROFILE  ; 3               ; Signed Integer                                                                                                                                                          ;
; CB_PCIE_MODE         ; 0               ; Signed Integer                                                                                                                                                          ;
; CB_PCIE_RX_LITE      ; 0               ; Signed Integer                                                                                                                                                          ;
; CB_RXM_DATA_WIDTH    ; 64              ; Signed Integer                                                                                                                                                          ;
; port_type_hwtcl      ; Native endpoint ; String                                                                                                                                                                  ;
; AVALON_ADDR_WIDTH    ; 32              ; Signed Integer                                                                                                                                                          ;
+----------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl ;
+----------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value           ; Type                                                                                                                                                                                                            ;
+----------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_COMMON_CLOCK_MODE ; 1               ; Signed Integer                                                                                                                                                                                                  ;
; CB_A2P_PERF_PROFILE  ; 3               ; Signed Integer                                                                                                                                                                                                  ;
; CB_P2A_PERF_PROFILE  ; 3               ; Signed Integer                                                                                                                                                                                                  ;
; CB_PCIE_MODE         ; 0               ; Signed Integer                                                                                                                                                                                                  ;
; CB_PCIE_RX_LITE      ; 0               ; Signed Integer                                                                                                                                                                                                  ;
; CB_RXM_DATA_WIDTH    ; 64              ; Signed Integer                                                                                                                                                                                                  ;
; port_type_hwtcl      ; Native endpoint ; String                                                                                                                                                                                                          ;
; AVALON_ADDR_WIDTH    ; 32              ; Signed Integer                                                                                                                                                                                                  ;
+----------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                                ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                      ;
; lpm_width               ; 82            ; Signed Integer                                                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 12            ; Signed Integer                                                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                                                             ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_9j31   ; Untyped                                                                                                                                                                                                                             ;
+-------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                        ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                              ;
; lpm_width               ; 57            ; Signed Integer                                                                                                                                                                              ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                              ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                     ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_fj31   ; Untyped                                                                                                                                                                                     ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_COMMON_CLOCK_MODE ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                 ;
; WIDTH_A                            ; 66                   ; Signed Integer                                                                                                                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                 ;
; WIDTH_B                            ; 66                   ; Signed Integer                                                                                                                                                          ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                                                          ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_5tl1      ; Untyped                                                                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                 ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; INTENDED_DEVICE_FAMILY         ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; CG_AVALON_S_ADDR_WIDTH         ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_COMMON_CLOCK_MODE           ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_PCIE_MODE                   ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_PERF_PROFILE            ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_P2A_PERF_PROFILE            ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_IS_FIXED       ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE    ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; EXTERNAL_A2P_TRANS             ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CG_RXM_IRQ_NUM                 ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CB_PCIE_RX_LITE                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_RXM_DATA_WIDTH              ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; port_type_hwtcl                ; Native endpoint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String          ;
; deviceFamily                   ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; BYPASSS_A2P_TRANSLATION        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; AVALON_ADDR_WIDTH              ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; in_cvp_mode_hwtcl              ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                                                                                                    ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_AVALON_S_ADDR_WIDTH  ; 15              ; Signed Integer                                                                                                                                                                                          ;
; CB_PCIE_MODE            ; 0               ; Signed Integer                                                                                                                                                                                          ;
; CG_RXM_IRQ_NUM          ; 16              ; Signed Integer                                                                                                                                                                                          ;
; CB_PCIE_RX_LITE         ; 0               ; Signed Integer                                                                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY  ; Cyclone IV GX   ; String                                                                                                                                                                                                  ;
; port_type_hwtcl         ; Native endpoint ; String                                                                                                                                                                                                  ;
; BYPASSS_A2P_TRANSLATION ; 0               ; Signed Integer                                                                                                                                                                                          ;
; AVALON_ADDR_WIDTH       ; 32              ; Signed Integer                                                                                                                                                                                          ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                            ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                  ;
; lpm_width               ; 10            ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                                                         ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                                                         ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_s031   ; Untyped                                                                                                                                                                                                                         ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                 ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; CB_A2P_ADDR_MAP_IS_FIXED       ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_NUM_ENTRIES    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_AVALON_S_ADDR_WIDTH         ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_PCI_ADDR_WIDTH              ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_PCI_DATA_WIDTH              ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE    ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; INTENDED_DEVICE_FAMILY         ; Cyclone IV GX                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String          ;
; A2P_ADDR_TRANS_TR_OUTREG       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; A2P_ADDR_TRANS_RA_OUTREG       ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name                 ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type            ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; CB_A2P_ADDR_MAP_NUM_ENTRIES    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CB_A2P_ADDR_MAP_PASS_THRU_BITS ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_AVALON_S_ADDR_WIDTH         ; 15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CG_PCI_ADDR_WIDTH              ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; CB_A2P_ADDR_MAP_FIXED_TABLE    ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TXCPL_BUFF_ADDR_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                        ;
; CB_PCIE_RX_LITE       ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                     ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                           ;
; lpm_width               ; 99            ; Signed Integer                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                           ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                  ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_8241   ; Untyped                                                                                                                                                                                  ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                     ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                           ;
; lpm_width               ; 64            ; Signed Integer                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                  ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_3131   ; Untyped                                                                                                                                                                                  ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                         ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                               ;
; lpm_width               ; 99            ; Signed Integer                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                                                                               ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                      ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_d241   ; Untyped                                                                                                                                                                                      ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                     ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                                                                                                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; WIDTH_B                            ; 64                   ; Signed Integer                                                                                                                                                              ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                              ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ish1      ; Untyped                                                                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl ;
+----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                                                                                                      ;
+----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDRESS_32BIT        ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                                           ;
; CB_PCIE_MODE         ; 0                                ; Signed Integer                                                                                                                                                                            ;
; CG_COMMON_CLOCK_MODE ; 1                                ; Signed Integer                                                                                                                                                                            ;
; AST_WIDTH            ; 64                               ; Signed Integer                                                                                                                                                                            ;
; CB_PCIE_RX_LITE      ; 0                                ; Signed Integer                                                                                                                                                                            ;
; deviceFamily         ; Cyclone IV GX                    ; String                                                                                                                                                                                    ;
; in_cvp_mode_hwtcl    ; 0                                ; Signed Integer                                                                                                                                                                            ;
+----------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                                                                                            ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                                                                                                  ;
; lpm_width               ; 66            ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                                                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON            ; Untyped                                                                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                                                                                         ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                                                                                         ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_gj31   ; Untyped                                                                                                                                                                                                                         ;
+-------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                                                                                      ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTENDED_DEVICE_FAMILY  ; Cyclone IV GX   ; String                                                                                                                                                                                    ;
; CG_NUM_A2P_MAILBOX      ; 8               ; Signed Integer                                                                                                                                                                            ;
; CG_NUM_P2A_MAILBOX      ; 8               ; Signed Integer                                                                                                                                                                            ;
; CG_ENABLE_A2P_INTERRUPT ; 0               ; Signed Integer                                                                                                                                                                            ;
; CG_RXM_IRQ_NUM          ; 16              ; Signed Integer                                                                                                                                                                            ;
; port_type_hwtcl         ; Native endpoint ; String                                                                                                                                                                                    ;
; direct_tlp_enable_hwtcl ; 0               ; Signed Integer                                                                                                                                                                            ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                              ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                                                                                            ;
; CG_NUM_MAILBOX         ; 8             ; Signed Integer                                                                                                                                                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1sc1      ; Untyped                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                                                              ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTENDED_DEVICE_FAMILY ; Cyclone IV GX ; String                                                                                                                                                                                                                            ;
; CG_NUM_MAILBOX         ; 8             ; Signed Integer                                                                                                                                                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1sc1      ; Untyped                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                                                                                                                                ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CG_ENABLE_A2P_INTERRUPT ; 0               ; Signed Integer                                                                                                                                                                                                                      ;
; CG_RXM_IRQ_NUM          ; 16              ; Signed Integer                                                                                                                                                                                                                      ;
; port_type_hwtcl         ; Native endpoint ; String                                                                                                                                                                                                                              ;
+-------------------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; false ; String                                                                                                                     ;
; BYP_PATCH                     ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch1 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; enable_adapter_half_rate_mode ; false ; String                                                                                                                     ;
; BYP_PATCH                     ; 1     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                        ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                              ;
+-------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                                    ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|altpll:pll0 ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                                                                                              ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; no_compensation   ; Untyped                                                                                                                                                                                                                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                                                                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                                                                                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                                                                                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                                                                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                                                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 10000             ; Signed Integer                                                                                                                                                                                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                                                                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                                                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                                                                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                                                                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; CLK2_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                                                                                    ;
; CLK1_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                                                                                    ;
; CLK0_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                                                                                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; CLK2_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                                                                                    ;
; CLK1_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                                                                                                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                                                                                                                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                           ;
; CLK2_DUTY_CYCLE               ; 20                ; Signed Integer                                                                                                                                                                                                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                                                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                                                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                                                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                                                                                           ;
; DPA_MULTIPLY_BY               ; 25                ; Signed Integer                                                                                                                                                                                                                    ;
; DPA_DIVIDE_BY                 ; 2                 ; Signed Integer                                                                                                                                                                                                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; M                             ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; N                             ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; M2                            ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; N2                            ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; SS                            ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                           ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                                                                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                                                                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                                                                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                                                                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                                                                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                                                                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                                                                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                                                                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                                                                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX     ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                ; altpll_nn81       ; Untyped                                                                                                                                                                                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                                                                                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                                                                                                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                                                                                                                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                                                                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                                                                                                                                                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                                                                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                                                    ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; link_width     ; 1     ; Signed Integer                                                                                                             ;
; cyclone4       ; 1     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; max_link_width      ; 1     ; Signed Integer                                                                                        ;
; gen2_lane_rate_mode ; false ; String                                                                                                ;
; p_pcie_hip_type     ; 2     ; String                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; both  ; String                                                                                  ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                                          ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                                          ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamDes:ramdes ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; B              ; 32    ; Signed Integer                    ;
; W              ; 10    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RamSrc:ramsrc ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; B              ; 32    ; Signed Integer                    ;
; W              ; 10    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegMask:regmask ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; B              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                        ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W             ; 7     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                                                                        ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:regmask_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_txs_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 7     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 10    ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 129   ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 129   ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 127   ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 127   ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 126   ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 126   ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 143   ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 140   ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_H           ; 136   ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 136   ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 139   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 137   ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 132   ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 135   ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 133   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 10    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 114   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 114   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 114   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 99    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 103   ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 101   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 114   ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 114   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 114   ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 128   ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 132   ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 135   ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 133   ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 120   ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 120   ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 139   ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 137   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 10    ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 150   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 150   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 9     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 150   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router|pcie_core_mem_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_001|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_002|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_003|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_004|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_005:router_005|pcie_core_mem_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_006:router_006|pcie_core_mem_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 135   ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 133   ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 132   ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 130   ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 149   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 8     ; Signed Integer                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                     ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                        ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                        ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                        ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramsrc_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ramdes_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                  ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 84    ; Signed Integer                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                  ;
; ST_DATA_W                 ; 113   ; Signed Integer                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:regmask_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                   ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                   ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                   ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 10    ; Signed Integer                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                        ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 108   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 109   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 110   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 112   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                        ;
; IN_ST_DATA_W                  ; 113   ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                        ;
; OUT_ST_DATA_W                 ; 149   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 108   ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 109   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 110   ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 112   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 113   ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 149   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 108   ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 109   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 110   ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 112   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 113   ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 149   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                  ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 83    ; Signed Integer                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 84    ; Signed Integer                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 108   ; Signed Integer                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 109   ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 110   ; Signed Integer                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 112   ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                  ;
; IN_ST_DATA_W                  ; 113   ; Signed Integer                                                                                                  ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                  ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                  ;
; OUT_ST_DATA_W                 ; 149   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                   ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 56    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 57    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                   ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 119   ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 121   ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 123   ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 144   ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 145   ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 124   ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 125   ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 146   ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 148   ; Signed Integer                                                                                                   ;
; OUT_ST_DATA_W                 ; 149   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 10    ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                        ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                        ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 119   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 120   ; Signed Integer                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 120   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 121   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 123   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 144   ; Signed Integer                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 145   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 124   ; Signed Integer                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 125   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 146   ; Signed Integer                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 148   ; Signed Integer                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                        ;
; IN_ST_DATA_W                  ; 149   ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                        ;
; OUT_ST_DATA_W                 ; 113   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 119   ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 120   ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 120   ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 121   ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 123   ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 144   ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 145   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 124   ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 125   ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 146   ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 148   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 149   ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 113   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 119   ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 120   ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 120   ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 121   ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 123   ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 144   ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 145   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 124   ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 125   ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 146   ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 148   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 149   ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 113   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                  ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                  ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 119   ; Signed Integer                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 120   ; Signed Integer                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 120   ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 121   ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 123   ; Signed Integer                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 144   ; Signed Integer                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 145   ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 124   ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 125   ; Signed Integer                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 146   ; Signed Integer                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 148   ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                  ;
; IN_ST_DATA_W                  ; 149   ; Signed Integer                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 83    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 108   ; Signed Integer                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 109   ; Signed Integer                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 110   ; Signed Integer                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 112   ; Signed Integer                                                                                                  ;
; OUT_ST_DATA_W                 ; 113   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                   ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 119   ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 120   ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 120   ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 121   ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 123   ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 144   ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 145   ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 124   ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 125   ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 146   ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 148   ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                   ;
; IN_ST_DATA_W                  ; 149   ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                   ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RamSrc:ramsrc|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Untyped                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 32                   ; Untyped                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_1bm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RamDes:ramdes|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Untyped                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 32                   ; Untyped                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_49h1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 7                                                                                                                                                                                                                                ;
; Entity Instance            ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                     ;
;     -- lpm_width           ; 82                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 12                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                               ;
; Entity Instance            ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                     ;
;     -- lpm_width           ; 57                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                               ;
; Entity Instance            ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo     ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                     ;
;     -- lpm_width           ; 10                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                               ;
; Entity Instance            ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo                                            ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                     ;
;     -- lpm_width           ; 99                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                               ;
; Entity Instance            ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo                                            ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                     ;
;     -- lpm_width           ; 64                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                               ;
; Entity Instance            ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo                                        ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                     ;
;     -- lpm_width           ; 99                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                               ;
; Entity Instance            ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo     ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                     ;
;     -- lpm_width           ; 66                                                                                                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                               ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 66                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 66                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamSrc:ramsrc|altsyncram:ram_rtl_0                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; RamDes:ramdes|altsyncram:ram_rtl_0                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                                                                                                             ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                                                                                                                    ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                                                                                                                                        ;
; Entity Instance               ; pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|altpll:pll0 ;
;     -- OPERATION_MODE         ; no_compensation                                                                                                                                                                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                                                                                                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                                                                                        ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------+
; Port           ; Type   ; Severity ; Details                       ;
+----------------+--------+----------+-------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                  ;
+----------------+--------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                       ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                    ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                       ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:regmask_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramdes_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ramsrc_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                            ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                   ;
; d[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk       ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                               ;
; reset     ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                               ;
; in_valid  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                               ;
; in_sop    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                               ;
; in_eop    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                               ;
; out_ready ; Input ; Info     ; Explicitly unconnected                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; b[10..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                    ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; b[10..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; b[10..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; b[10]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; diff[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[9..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                        ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                        ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                 ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                  ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_006:router_006|pcie_core_mem_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_005:router_005|pcie_core_mem_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_001|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router|pcie_core_mem_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:regmask_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:regmask_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramdes_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramdes_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ramsrc_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ramsrc_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_txs_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:regmask_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramdes_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                          ;
+----------------+--------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal"                                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_powerdown_pcs       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rateswitch_pcs          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rateswitchbaseclock_pcs ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxdata1_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata2_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata3_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata4_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata5_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata6_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata7_ext             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle1_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle2_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle3_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle4_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle5_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle6_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle7_ext         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid1_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid2_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid3_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid4_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid5_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid6_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid7_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata1_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata2_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata3_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata4_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata5_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata6_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata7_hip             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdata1_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata2_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata3_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata4_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata5_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata6_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata7_ext             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxdatak1_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak2_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak3_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak4_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak5_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak6_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak7_ext            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus1_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus2_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus3_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus4_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus5_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus6_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus7_ext           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown1_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown2_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown3_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown4_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown5_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown6_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; powerdown7_hip          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity1_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity2_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity3_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity4_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity5_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity6_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity7_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxpolarity1_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity2_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity3_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity4_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity5_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity6_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity7_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl1_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl2_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl3_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl4_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl5_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl6_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl7_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txcompl1_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl2_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl3_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl4_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl5_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl6_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl7_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak1_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak2_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak3_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak4_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak5_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak6_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak7_hip            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdatak1_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak2_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak3_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak4_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak5_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak6_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak7_ext            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdetectrx1_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx2_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx3_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx4_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx5_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx6_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txdetectrx7_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle1_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle2_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle3_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle4_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle5_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle6_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle7_hip         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; txelecidle1_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle2_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle3_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle4_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle5_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle6_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle7_ext         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; rx_pll_locked[7..1]   ; Input ; Info     ; Stuck at VCC                                                                                                          ;
; rx_freqlocked[7..1]   ; Input ; Info     ; Stuck at VCC                                                                                                          ;
; rx_signaldetect[7..1] ; Input ; Info     ; Stuck at GND                                                                                                          ;
; use_c4gx_serdes       ; Input ; Info     ; Stuck at VCC                                                                                                          ;
; fifo_err              ; Input ; Info     ; Stuck at GND                                                                                                          ;
; detect_mask_rxdrst    ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal" ;
+--------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                    ;
+--------------------+-------+----------+--------------------------------------------------------------------------------------------+
; rc_inclk_eq_125mhz ; Input ; Info     ; Stuck at VCC                                                                               ;
; rx_pll_locked      ; Input ; Info     ; Stuck at GND                                                                               ;
; rx_signaldetect    ; Input ; Info     ; Stuck at GND                                                                               ;
+--------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal"                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx_patterndetect ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_syncstatus    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; pll_areset       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_clkout        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat" ;
+--------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                                                             ;
+--------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IcrAddress_i[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
+--------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:readfail_sync" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sig2_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; Ack_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                       ;
; SyncPending_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                     ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:writefail_sync" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sig2_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                           ;
; Ack_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                        ;
; SyncPending_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sig2_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; Ack_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                          ;
; SyncPending_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                        ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt" ;
+-------------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type  ; Severity ; Details                                                                                                                                                                                                     ;
+-------------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NpmIrq_i                      ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; PmIrq_i                       ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; cg_impl_nonp_av_master_port_i ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; cg_num_a2p_mailbox_i          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                          ;
; cg_num_a2p_mailbox_i[2..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; cg_num_a2p_mailbox_i[3]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
; cg_num_p2a_mailbox_i          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                          ;
; cg_num_p2a_mailbox_i[2..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; cg_num_p2a_mailbox_i[3]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
; cg_host_bridge_mode_i         ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; cg_pci_target_only_i          ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; cg_common_reset_i             ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
+-------------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb" ;
+------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                                                       ;
+------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cg_num_mailbox_i       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                            ;
; cg_num_mailbox_i[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; cg_num_mailbox_i[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
+------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb" ;
+------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                                                       ;
+------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cg_num_mailbox_i       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                            ;
; cg_num_mailbox_i[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
; cg_num_mailbox_i[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                  ;
+------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RpWriteReqVld_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
; RpReadReqVld_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                        ;
; RdBakReadData_i[31..30] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; RdBakReadData_i[28..25] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; RdBakReadData_i[19..18] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; RdBakReadData_i[16..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; RdBakReadData_i[13..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; RdBakReadData_i[7..5]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; RdBakReadData_i[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; RdBakReadData_i[29]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; RdBakReadData_i[24]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; RdBakReadData_i[23]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; RdBakReadData_i[22]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; RdBakReadData_i[21]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; RdBakReadData_i[20]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; RdBakReadData_i[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; RdBakReadData_i[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; RdBakReadData_i[8]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; RdBakReadData_i[4]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; RpTxBusy_i              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; CraBeginTransfer_i      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                               ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PciIntan_i              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; PciComp_Stat_Reg_i      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; MsiReq_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; MsiAck_i                ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; MsiTc_o                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; MsiNum_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; PciNonpDataDiscardErr_i ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; PciMstrWriteFail_i      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; PciMstrReadFail_i       ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; PciMstrWritePndg_i      ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; PciComp_MstrEnb_i       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; RxmIrqNum_i             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; cg_common_clock_mode_i  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; RxRpFifoWrData_i        ; Input  ; Warning  ; Input port expression (131 bits) is smaller than the input port (132 bits) it drives.  Extra input bit(s) "RxRpFifoWrData_i[131..131]" will be connected to GND.       ;
; CraBeginTransfer_i      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                     ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CmdFifoDat_i      ; Input ; Warning  ; Input port expression (99 bits) is wider than the input port (98 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.          ;
; RdBypassFifoDat_i ; Input ; Warning  ; Input port expression (99 bits) is wider than the input port (98 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.          ;
; RxCplDwFree_i     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CplRamWrAddr_o ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (9 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IntxReq_o ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; IntxAck_i ; Input  ; Info     ; Explicitly unconnected                                                                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CplBufData_i  ; Input  ; Warning  ; Input port expression (74 bits) is wider than the input port (66 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.              ;
; TxsReadData_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AvlAddr_o[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                           ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RxStErr_i        ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "RxStErr_i[3..1]" will be connected to GND.                                                 ;
; RxRdInProgress_i ; Input ; Info     ; Stuck at GND                                                                                                                                                                                      ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx" ;
+-------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                                                                                                            ;
+-------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; RxmWaitRequest_1_i      ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; RxmWaitRequest_2_i      ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; RxmWaitRequest_3_i      ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; RxmWaitRequest_4_i      ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; RxmWaitRequest_5_i      ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; cb_p2a_avalon_addr_b0_i ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; cb_p2a_avalon_addr_b1_i ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; cb_p2a_avalon_addr_b2_i ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; cb_p2a_avalon_addr_b3_i ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; cb_p2a_avalon_addr_b4_i ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; cb_p2a_avalon_addr_b5_i ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; cb_p2a_avalon_addr_b6_i ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; k_bar_i[31..16]         ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; k_bar_i[227..226]       ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; k_bar_i[224..32]        ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; k_bar_i[15..0]          ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
; k_bar_i[225]            ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+-------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"                                                              ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RxStParity_i                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RxStEmpty_i                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RxStErr_i                   ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; RxStErr_i[-1]               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RxStBarDec2_i               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxStParity_o                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; TxStEmpty_o                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; TxCredPDataLimit_i          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; TxCredNpDataLimit_i         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TxCredNpDataLimit_i[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredCplDataLimit_i        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TxCredCplDataLimit_i[11..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredHipCons_i             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TxCredHipCons_i[5..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredInfinit_i             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TxCredInfinit_i[5..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredPHdrLimit_i           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TxCredPHdrLimit_i[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredNpHdrLimit_i          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TxCredNpHdrLimit_i[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TxCredCplHdrLimit_i         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; ko_cpl_spc_header           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; ko_cpl_spc_header[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; ko_cpl_spc_data             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ko_cpl_spc_data[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; MsiIntfc_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; MsiControl_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; MsixIntfc_o                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; RxIntStatus_i               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pld_clk_inuse               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; tx_cons_cred_sel            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0" ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                       ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; avs_pcie_reconfig_rstn ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_err ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"                                                                                     ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rc_rx_analogreset               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rc_rx_digitalreset              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; app_msi_req                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; app_msi_num                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; app_msi_ack                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; eidle_infer_sel                 ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (3 bits) it drives; bit(s) "eidle_infer_sel[23..3]" have no fanouts         ;
; tx_deemph_0                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_margin_0                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; app_int_ack                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avs_pcie_reconfig_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avs_pcie_reconfig_readdatavalid ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; avs_pcie_reconfig_waitrequest   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; derr_cor_ext_rcv0               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; derr_cor_ext_rcv1               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; derr_cor_ext_rpl                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; derr_rpl                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; ev_128ns                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; ev_1us                          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; hip_extraclkout                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; int_status                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; lmi_ack                         ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; lmi_dout                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; npd_alloc_1cred_vc0             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; npd_alloc_1cred_vc1             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; npd_cred_vio_vc0                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; npd_cred_vio_vc1                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; nph_alloc_1cred_vc0             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; nph_alloc_1cred_vc1             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; nph_cred_vio_vc0                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; nph_cred_vio_vc1                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; pme_to_sr                       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown1_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown2_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown3_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown4_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown5_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown6_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; powerdown7_ext                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; r2c_err0                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; r2c_err1                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rc_gxb_powerdown                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rc_tx_digitalreset              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reset_status                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_empty0                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_empty1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_full0                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_fifo_full1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_bardec0                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_bardec1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_be0                       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_be0_p1                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_be1                       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_be1_p1                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_data0                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_data0_p1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_data1                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_data1_p1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_eop0                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_eop0_p1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_eop1                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_eop1_p1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_err0                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_err1                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_sop0                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_sop0_p1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_sop1                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_sop1_p1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_valid0                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_st_valid1                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity1_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity2_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity3_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity4_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity5_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity6_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rxpolarity7_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; serr_out                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; suc_spd_neg                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; swdn_wake                       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; swup_hotrst                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_add                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_ctl                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_ctl_wr                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_sts                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tl_cfg_sts_wr                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_ack_phypm               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_ack_requpfc             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_ack_sndupfc             ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_current_deemp           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_currentspeed            ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_dll_req                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_err_dll                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_errphy                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_link_autobdw_status     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_link_bdwmng_status      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rpbuf_emp               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rst_enter_comp_bit      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rst_tx_margin_field     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rx_typ_pm               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_rx_valpm                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_tx_ackpm                ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_up                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_dl_vc_status               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tlbp_link_up                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_cred0                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_cred1                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_empty0                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_empty1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_full0                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_full1                   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_rdptr0                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_rdptr1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_wrptr0                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_fifo_wrptr1                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_st_ready0                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; tx_st_ready1                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl1_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl2_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl3_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl4_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl5_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl6_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txcompl7_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata1_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata2_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata3_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata4_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata5_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata6_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdata7_ext                     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak1_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak2_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak3_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak4_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak5_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak6_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdatak7_ext                    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx1_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx2_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx3_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx4_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx5_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx6_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txdetectrx7_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle1_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle2_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle3_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle4_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle5_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle6_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; txelecidle7_ext                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; use_pcie_reconfig               ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; wake_oen                        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; aer_msi_num                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; app_int_sts                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; app_msi_tc                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_chipselect    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_clk           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_rstn          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; avs_pcie_reconfig_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; core_clk_in                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cpl_err                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cpl_pending                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; dbg_pipex1_rx                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; hpg_ctrler                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lmi_addr                        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lmi_din                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lmi_rden                        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; lmi_wren                        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; mode                            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pex_msi_num                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pm_auxpwr                       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pm_data                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pm_event                        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pme_to_cr                       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rc_inclk_eq_125mhz              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rc_pll_locked                   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; rc_rx_pll_locked_one            ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; rx_st_mask0                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rx_st_mask1                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rx_st_ready0                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rx_st_ready1                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; swdn_in                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; swup_in                         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tl_slotclk_cfg                  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; tlbp_dl_aspm_cr0                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_comclk_reg              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_ctrl_link2              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_data_upfc               ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_hdr_upfc                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_inh_dllp                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_maxpload_dcr            ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_req_phycfg              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_req_phypm               ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_req_upfc                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_req_wake                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_rx_ecrcchk              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_snd_upfc                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_tx_reqpm                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_tx_typpm                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_txcfg_extsy             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_typ_upfc                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_vc_ctrl                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_vcid_map                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tlbp_dl_vcid_upfc               ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_data0                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_data0_p1                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_data1                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_data1_p1                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_eop0                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_eop0_p1                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_eop1                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_eop1_p1                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_err0                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_err1                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_sop0                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_sop0_p1                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_sop1                      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_sop1_p1                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_valid0                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; tx_st_valid1                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus1_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata1_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak1_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle1_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus1_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid1_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus2_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata2_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak2_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle2_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus2_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid2_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus3_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata3_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak3_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle3_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus3_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid3_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus4_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata4_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak4_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle4_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus4_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid4_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus5_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata5_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak5_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle5_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus5_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid5_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus6_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata6_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak6_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle6_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus6_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid6_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; phystatus7_ext                  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdata7_ext                     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxdatak7_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxelecidle7_ext                 ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxstatus7_ext                   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; rxvalid7_ext                    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; RxmWrite_1_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_1_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_1_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_1_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_1_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_1_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_1_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_1_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_1_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmWrite_2_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_2_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_2_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_2_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_2_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_2_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_2_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_2_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_2_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmWrite_3_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_3_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_3_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_3_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_3_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_3_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_3_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_3_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_3_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmWrite_4_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_4_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_4_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_4_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_4_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_4_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_4_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_4_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_4_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmWrite_5_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_5_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_5_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_5_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_5_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_5_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_5_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_5_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_5_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmWrite_6_o                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmAddress_6_o                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWriteData_6_o                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmByteEnable_6_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmBurstCount_6_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmWaitRequest_6_i              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmRead_6_o                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; RxmReadData_6_i                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; RxmReadDataValid_6_i            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; lane_act                        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; test_out                        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_1                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_2                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_3                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_4                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_5                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_6                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_deemph_7                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_1                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_2                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_3                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_4                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_5                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_6                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_margin_7                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip"             ;
+------------------------------------+--------+----------+------------------------+
; Port                               ; Type   ; Severity ; Details                ;
+------------------------------------+--------+----------+------------------------+
; test_in_test_in                    ; Input  ; Info     ; Explicitly unconnected ;
; clocks_sim_clk250_export           ; Output ; Info     ; Explicitly unconnected ;
; clocks_sim_clk500_export           ; Output ; Info     ; Explicitly unconnected ;
; clocks_sim_clk125_export           ; Output ; Info     ; Explicitly unconnected ;
; reconfig_busy_busy_altgxb_reconfig ; Input  ; Info     ; Explicitly unconnected ;
; pipe_ext_pipe_mode                 ; Input  ; Info     ; Explicitly unconnected ;
; pipe_ext_phystatus_ext             ; Input  ; Info     ; Explicitly unconnected ;
; pipe_ext_rate_ext                  ; Output ; Info     ; Explicitly unconnected ;
; pipe_ext_powerdown_ext             ; Output ; Info     ; Explicitly unconnected ;
; pipe_ext_txdetectrx_ext            ; Output ; Info     ; Explicitly unconnected ;
; pipe_ext_rxelecidle0_ext           ; Input  ; Info     ; Explicitly unconnected ;
; pipe_ext_rxdata0_ext               ; Input  ; Info     ; Explicitly unconnected ;
; pipe_ext_rxstatus0_ext             ; Input  ; Info     ; Explicitly unconnected ;
; pipe_ext_rxvalid0_ext              ; Input  ; Info     ; Explicitly unconnected ;
; pipe_ext_rxdatak0_ext              ; Input  ; Info     ; Explicitly unconnected ;
; pipe_ext_txdata0_ext               ; Output ; Info     ; Explicitly unconnected ;
; pipe_ext_txdatak0_ext              ; Output ; Info     ; Explicitly unconnected ;
; pipe_ext_rxpolarity0_ext           ; Output ; Info     ; Explicitly unconnected ;
; pipe_ext_txcompl0_ext              ; Output ; Info     ; Explicitly unconnected ;
; pipe_ext_txelecidle0_ext           ; Output ; Info     ; Explicitly unconnected ;
; powerdown_pll_powerdown            ; Input  ; Info     ; Explicitly unconnected ;
; powerdown_gxb_powerdown            ; Input  ; Info     ; Explicitly unconnected ;
; cra_irq_irq                        ; Output ; Info     ; Explicitly unconnected ;
; reconfig_togxb_data                ; Input  ; Info     ; Explicitly unconnected ;
; reconfig_fromgxb_0_data            ; Output ; Info     ; Explicitly unconnected ;
+------------------------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+----------------------------------+------------------+
; Type                             ; Count            ;
+----------------------------------+------------------+
; boundary_port                    ; 4                ;
; cycloneiii_ff                    ; 3597             ;
;     CLR                          ; 911              ;
;     CLR SCLR                     ; 22               ;
;     CLR SCLR SLD                 ; 9                ;
;     CLR SLD                      ; 51               ;
;     ENA                          ; 78               ;
;     ENA CLR                      ; 2064             ;
;     ENA CLR SCLR                 ; 47               ;
;     ENA CLR SCLR SLD             ; 64               ;
;     ENA CLR SLD                  ; 168              ;
;     ENA SCLR                     ; 10               ;
;     SCLR                         ; 32               ;
;     plain                        ; 141              ;
; cycloneiii_lcell_comb            ; 4936             ;
;     arith                        ; 704              ;
;         2 data inputs            ; 514              ;
;         3 data inputs            ; 190              ;
;     normal                       ; 4232             ;
;         0 data inputs            ; 19               ;
;         1 data inputs            ; 119              ;
;         2 data inputs            ; 376              ;
;         3 data inputs            ; 1023             ;
;         4 data inputs            ; 2695             ;
; cycloneiii_ram_block             ; 662              ;
; cycloneiv_hssi_calibration_block ; 1                ;
; cycloneiv_hssi_cmu               ; 1                ;
; cycloneiv_hssi_rx_pcs            ; 1                ;
; cycloneiv_hssi_rx_pma            ; 1                ;
; cycloneiv_hssi_tx_pcs            ; 1                ;
; cycloneiv_hssi_tx_pma            ; 1                ;
; cycloneiv_pll                    ; 1                ;
; stratixiv_hssi_pcie_hip          ; 1                ;
;                                  ;                  ;
; Max LUT depth                    ; 14.00            ;
; Average LUT depth                ; 2.99             ;
+----------------------------------+------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Mar 02 01:29:21 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PCIeHello -c PCIeHello
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "pcie_core_mem.qsys"
Info (12250): 2018.03.02.01:29:53 Progress: Loading PCIeHello/pcie_core_mem.qsys
Info (12250): 2018.03.02.01:29:54 Progress: Reading input file
Info (12250): 2018.03.02.01:29:54 Progress: Adding Actuator [Actuator 1.0]
Info (12250): 2018.03.02.01:29:59 Progress: Parameterizing module Actuator
Info (12250): 2018.03.02.01:29:59 Progress: Adding OrAtom [OrAtom 1.0]
Info (12250): 2018.03.02.01:29:59 Progress: Parameterizing module OrAtom
Info (12250): 2018.03.02.01:29:59 Progress: Adding PCIe_hard_ip [altera_pcie_hard_ip 17.1]
Info (12250): 2018.03.02.01:30:06 Progress: Parameterizing module PCIe_hard_ip
Info (12250): 2018.03.02.01:30:06 Progress: Adding RamDes [RamDes 1.0]
Info (12250): 2018.03.02.01:30:06 Progress: Parameterizing module RamDes
Info (12250): 2018.03.02.01:30:06 Progress: Adding RamSrc [RamSrc 1.0]
Info (12250): 2018.03.02.01:30:06 Progress: Parameterizing module RamSrc
Info (12250): 2018.03.02.01:30:06 Progress: Adding RegMask [RegMask 1.0]
Info (12250): 2018.03.02.01:30:07 Progress: Parameterizing module RegMask
Info (12250): 2018.03.02.01:30:07 Progress: Building connections
Info (12250): 2018.03.02.01:30:07 Progress: Parameterizing connections
Info (12250): 2018.03.02.01:30:07 Progress: Validating
Info (12250): 2018.03.02.01:30:11 Progress: Done reading input file
Warning (12251): Pcie_core_mem.pcie_core_mem: Module dependency loop involving: "PCIe_hard_ip" (altera_pcie_hard_ip 17.1)
Info (12250): Pcie_core_mem.PCIe_hard_ip:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address
Warning (12251): Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1)
Warning (12251): Pcie_core_mem.PCIe_hard_ip.PCIe_hard_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 17.1), "avalon_clk" (altera_clock_bridge 17.1)
Info (12250): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip:  Txs Address width is 15
Info (12250): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: Application clock frequency is 125 Mhz 
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info (12250): Pcie_core_mem.PCIe_hard_ip.altgx_internal: Family: Cyclone IV GX
Info (12250): Pcie_core_mem.PCIe_hard_ip.altgx_internal: Lanes: 1
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Warning (12251): Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.test_in must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.clocks_sim must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_busy must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.pipe_ext must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.powerdown must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_togxb must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip: PCIe_hard_ip.reconfig_fromgxb_0 must be exported, or connected to a matching conduit.
Warning (12251): Pcie_core_mem.PCIe_hard_ip: Interrupt sender PCIe_hard_ip.cra_irq is not connected to an interrupt receiver
Info (12250): Pcie_core_mem: Generating pcie_core_mem "pcie_core_mem" for QUARTUS_SYNTH
Info (12250): Actuator: "pcie_core_mem" instantiated Actuator "Actuator"
Info (12250): OrAtom: "pcie_core_mem" instantiated OrAtom "OrAtom"
Info (12250): PCIe_hard_ip: "pcie_core_mem" instantiated altera_pcie_hard_ip "PCIe_hard_ip"
Info (12250): RamDes: "pcie_core_mem" instantiated RamDes "RamDes"
Info (12250): RamSrc: "pcie_core_mem" instantiated RamSrc "RamSrc"
Info (12250): RegMask: "pcie_core_mem" instantiated RegMask "RegMask"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "pcie_core_mem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "pcie_core_mem" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "pcie_core_mem" instantiated altera_reset_controller "rst_controller"
Info (12250): Pcie_internal_hip: "PCIe_hard_ip" instantiated altera_pcie_internal_hard_ip_qsys "pcie_internal_hip"
Info (12250): Altgx_internal: Family: Cyclone IV GX
Info (12250): Altgx_internal: Subprotocol: Gen 1-x1
Info (12250): Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE pcie_core_mem_PCIe_hard_ip_altgx_internal.v
Info (12250): Altgx_internal: "PCIe_hard_ip" instantiated altera_pcie_internal_altgx "altgx_internal"
Info (12250): Reset_controller_internal: "PCIe_hard_ip" instantiated altera_pcie_internal_reset_controller_qsys "reset_controller_internal"
Info (12250): Pipe_interface_internal: "PCIe_hard_ip" instantiated altera_pcie_internal_pipe_interface_qsys "pipe_interface_internal"
Info (12250): PCIe_hard_ip_bar0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "PCIe_hard_ip_bar0_translator"
Info (12250): PCIe_hard_ip_cra_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "PCIe_hard_ip_cra_translator"
Info (12250): PCIe_hard_ip_bar0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "PCIe_hard_ip_bar0_agent"
Info (12250): PCIe_hard_ip_cra_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "PCIe_hard_ip_cra_agent"
Info (12250): PCIe_hard_ip_cra_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "PCIe_hard_ip_cra_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): PCIe_hard_ip_bar0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "PCIe_hard_ip_bar0_limiter"
Info (12250): Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v
Info (12250): PCIe_hard_ip_cra_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "PCIe_hard_ip_cra_burst_adapter"
Info (12250): Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv
Info (12250): PCIe_hard_ip_cra_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "PCIe_hard_ip_cra_rsp_width_adapter"
Info (12250): Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info (12250): Pcie_core_mem: Done "pcie_core_mem" with 36 modules, 75 files
Info (12249): Finished elaborating Platform Designer system entity "pcie_core_mem.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file actuator.v
    Info (12023): Found entity 1: Actuator File: D:/intelFPGA_lite/17.1/PCIeHello/Actuator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regmask.v
    Info (12023): Found entity 1: RegMask File: D:/intelFPGA_lite/17.1/PCIeHello/RegMask.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ramsrc.v
    Info (12023): Found entity 1: RamSrc File: D:/intelFPGA_lite/17.1/PCIeHello/RamSrc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ramdes.v
    Info (12023): Found entity 1: RamDes File: D:/intelFPGA_lite/17.1/PCIeHello/RamDes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oratom.v
    Info (12023): Found entity 1: OrAtom File: D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/pcie_core_mem.v
    Info (12023): Found entity 1: pcie_core_mem File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/actuator.v
    Info (12023): Found entity 1: Actuator File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/actuator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/oratom.v
    Info (12023): Found entity 1: OrAtom File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/ramdes.v
    Info (12023): Found entity 1: RamDes File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/ramdes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/ramsrc.v
    Info (12023): Found entity 1: RamSrc File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/ramsrc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/regmask.v
    Info (12023): Found entity 1: RegMask File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/regmask.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv Line: 25
Warning (10885): Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute "ALTERA_ATTRIBUTE" with value ""SUPPRESS_DA_RULE_INTERNAL=R102"" has no object and is ignored File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 79
Warning (10885): Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute "ALTERA_ATTRIBUTE" with value ""SUPPRESS_DA_RULE_INTERNAL=R102"" has no object and is ignored File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v
    Info (12023): Found entity 1: altera_pcie_hard_ip_reset_controller File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v
    Info (12023): Found entity 1: altpcie_hip_pipen1b_qsys File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 22
    Info (12023): Found entity 2: alt4gxb_reset_controller File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 3493
    Info (12023): Found entity 3: altpcie_txcred_patch File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 3736
    Info (12023): Found entity 4: altpcie_tl_cfg_pipe File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 4140
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v
    Info (12023): Found entity 1: altpcie_pcie_reconfig_bridge File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v
    Info (12023): Found entity 1: altpcie_pipe_interface File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v
    Info (12023): Found entity 1: altpcie_pll_100_250 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pll_100_250.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v
    Info (12023): Found entity 1: altpcie_pll_125_250 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pll_125_250.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v
    Info (12023): Found entity 1: altpcie_rs_serdes File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v
    Info (12023): Found entity 1: altpciexpav_clksync File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_clksync.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v
    Info (12023): Found entity 1: altpciexpav_lite_app File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_lite_app.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_addrtrans File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_fixtrans File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v
    Info (12023): Found entity 1: altpciexpav_stif_a2p_vartrans File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_vartrans.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v
    Info (12023): Found entity 1: altpciexpav_stif_app File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v
    Info (12023): Found entity 1: altpciexpav_stif_cfg_status File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v
    Info (12023): Found entity 1: altpciexpav_stif_control_register File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_avalon File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_avalon.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_interrupt File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v
    Info (12023): Found entity 1: altpciexpav_stif_cr_mailbox File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v
    Info (12023): Found entity 1: altpciexpav_stif_p2a_addrtrans File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v
    Info (12023): Found entity 1: altpciexpav_stif_reg_fifo File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_reg_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v
    Info (12023): Found entity 1: altpciexpav_stif_rx File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_cntrl File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v
    Info (12023): Found entity 1: altpciexpav_stif_rx_resp File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_resp.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v
    Info (12023): Found entity 1: altpciexpav_stif_tx File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_tx_cntrl File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txavl_cntrl File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v
    Info (12023): Found entity 1: altpciexpav_stif_txresp_cntrl File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v
    Info (12023): Found entity 1: pcie_core_mem_PCIe_hard_ip File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v
    Info (12023): Found entity 1: pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v Line: 47
    Info (12023): Found entity 2: pcie_core_mem_PCIe_hard_ip_altgx_internal File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v Line: 994
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv
    Info (12023): Found entity 1: pcie_core_mem_irq_mapper File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_cmd_demux File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_cmd_mux File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_router_default_decode File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: pcie_core_mem_mm_interconnect_0_router File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_router_001_default_decode File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: pcie_core_mem_mm_interconnect_0_router_001 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_router_005_default_decode File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: pcie_core_mem_mm_interconnect_0_router_005 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_router_006_default_decode File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: pcie_core_mem_mm_interconnect_0_router_006 File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_rsp_demux File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: pcie_core_mem_mm_interconnect_0_rsp_mux File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv Line: 51
Warning (10236): Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for "pipe_mode_int" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 262
Warning (10236): Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for "txrp_tlp_ack" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v Line: 676
Warning (10222): Verilog HDL Parameter Declaration warning at OrAtom.v(30): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v Line: 30
Warning (10222): Verilog HDL Parameter Declaration warning at OrAtom.v(31): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at OrAtom.v(32): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at OrAtom.v(33): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v Line: 33
Warning (10222): Verilog HDL Parameter Declaration warning at OrAtom.v(34): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/OrAtom.v Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at oratom.v(30): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v Line: 30
Warning (10222): Verilog HDL Parameter Declaration warning at oratom.v(31): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at oratom.v(32): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at oratom.v(33): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v Line: 33
Warning (10222): Verilog HDL Parameter Declaration warning at oratom.v(34): Parameter Declaration in module "OrAtom" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v Line: 34
Info (12127): Elaborating entity "pcie_core_mem" for the top level hierarchy
Info (12128): Elaborating entity "Actuator" for hierarchy "Actuator:actuator" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 79
Info (12128): Elaborating entity "OrAtom" for hierarchy "OrAtom:oratom" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 95
Warning (10230): Verilog HDL assignment warning at oratom.v(49): truncated value with size 32 to match size of target (10) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v Line: 49
Warning (10230): Verilog HDL assignment warning at oratom.v(57): truncated value with size 32 to match size of target (10) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v Line: 57
Info (10264): Verilog HDL Case Statement information at oratom.v(96): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/oratom.v Line: 96
Info (12128): Elaborating entity "pcie_core_mem_PCIe_hard_ip" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 314
Info (12128): Elaborating entity "altpcie_hip_pipen1b_qsys" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v Line: 2152
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 801
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 803
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 817
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 818
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 819
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 820
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 821
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 822
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 823
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 824
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 825
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 826
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 827
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 828
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 829
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 830
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 831
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 832
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 838
Warning (10858): Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 840
Info (12128): Elaborating entity "alt4gxb_reset_controller" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 3021
Info (12128): Elaborating entity "altpcie_pcie_reconfig_bridge" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 3043
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v Line: 236
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v Line: 242
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v Line: 368
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v Line: 369
Warning (10230): Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pcie_reconfig_bridge.v Line: 381
Info (12128): Elaborating entity "altpciexpav_stif_app" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 3256
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v Line: 270
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v Line: 421
Info (12128): Elaborating entity "altpciexpav_stif_rx" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v Line: 575
Info (12128): Elaborating entity "altpciexpav_stif_rx_cntrl" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object "rx_eop_reg" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v Line: 289
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v Line: 618
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v Line: 1030
Info (12128): Elaborating entity "scfifo" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v Line: 363
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v Line: 363
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v Line: 363
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "12"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "82"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf
    Info (12023): Found entity 1: scfifo_9j31 File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9j31" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf
    Info (12023): Found entity 1: a_dpfifo_gp31 File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_gp31" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_9j31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf
    Info (12023): Found entity 1: altsyncram_heh1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_heh1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf
    Info (12023): Found entity 1: cmpr_b09 File: D:/intelFPGA_lite/17.1/PCIeHello/db/cmpr_b09.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b09" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cmpr_b09:almost_full_comparer" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf Line: 53
Info (12128): Elaborating entity "cmpr_b09" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cmpr_b09:two_comparison" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf
    Info (12023): Found entity 1: cntr_orb File: D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_orb.tdf Line: 25
Info (12128): Elaborating entity "cntr_orb" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf
    Info (12023): Found entity 1: cntr_5s7 File: D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_5s7.tdf Line: 25
Info (12128): Elaborating entity "cntr_5s7" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf
    Info (12023): Found entity 1: cntr_prb File: D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_prb.tdf Line: 25
Info (12128): Elaborating entity "cntr_prb" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_gp31.tdf Line: 57
Info (12128): Elaborating entity "altpciexpav_stif_p2a_addrtrans" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx_cntrl.v Line: 691
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 71
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_p2a_addrtrans.v Line: 93
Info (12128): Elaborating entity "scfifo" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 315
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 315
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 315
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "57"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf
    Info (12023): Found entity 1: scfifo_fj31 File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_fj31" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf
    Info (12023): Found entity 1: a_dpfifo_mp31 File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_mp31" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_fj31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf
    Info (12023): Found entity 1: altsyncram_leh1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_leh1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf Line: 45
Info (12128): Elaborating entity "cmpr_b09" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cmpr_b09:almost_full_comparer" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_mp31.tdf Line: 53
Info (12128): Elaborating entity "altpciexpav_stif_rx_resp" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 395
Info (12128): Elaborating entity "altsyncram" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 448
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 448
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 448
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "66"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "width_b" = "66"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf
    Info (12023): Found entity 1: altsyncram_5tl1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_5tl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tl1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altpciexpav_stif_tx" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v Line: 681
Info (12128): Elaborating entity "altpciexpav_stif_txavl_cntrl" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 270
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v Line: 460
Info (12128): Elaborating entity "scfifo" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v Line: 626
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v Line: 626
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txavl_cntrl.v Line: 626
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf
    Info (12023): Found entity 1: scfifo_s031 File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_s031.tdf Line: 24
Info (12128): Elaborating entity "scfifo_s031" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf
    Info (12023): Found entity 1: a_dpfifo_3731 File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_3731.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_3731" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_s031.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf
    Info (12023): Found entity 1: altsyncram_vdh1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_vdh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vdh1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_vdh1:FIFOram" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_3731.tdf Line: 44
Info (12128): Elaborating entity "altpciexpav_stif_a2p_addrtrans" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 306
Info (12128): Elaborating entity "altpciexpav_stif_a2p_fixtrans" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_addrtrans.v Line: 396
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 158
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_a2p_fixtrans.v Line: 174
Info (12128): Elaborating entity "altpciexpav_stif_txresp_cntrl" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 328
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_txresp_cntrl.v Line: 458
Info (12128): Elaborating entity "scfifo" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 345
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 345
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 345
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "99"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf
    Info (12023): Found entity 1: scfifo_8241 File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8241" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf
    Info (12023): Found entity 1: a_dpfifo_f841 File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_f841" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_8241.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf
    Info (12023): Found entity 1: altsyncram_1fh1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1fh1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_f841.tdf Line: 46
Info (12128): Elaborating entity "scfifo" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 395
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 395
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 395
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf
    Info (12023): Found entity 1: scfifo_3131 File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_3131.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3131" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf
    Info (12023): Found entity 1: a_dpfifo_a731 File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_a731" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_3131.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf
    Info (12023): Found entity 1: altsyncram_reh1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_reh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_reh1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf
    Info (12023): Found entity 1: cmpr_d09 File: D:/intelFPGA_lite/17.1/PCIeHello/db/cmpr_d09.tdf Line: 22
Info (12128): Elaborating entity "cmpr_d09" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cmpr_d09:almost_full_comparer" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf Line: 52
Info (12128): Elaborating entity "cmpr_d09" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cmpr_d09:two_comparison" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf
    Info (12023): Found entity 1: cntr_qrb File: D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_qrb.tdf Line: 25
Info (12128): Elaborating entity "cntr_qrb" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_qrb:rd_ptr_msb" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf
    Info (12023): Found entity 1: cntr_7s7 File: D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_7s7.tdf Line: 25
Info (12128): Elaborating entity "cntr_7s7" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_7s7:usedw_counter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf
    Info (12023): Found entity 1: cntr_rrb File: D:/intelFPGA_lite/17.1/PCIeHello/db/cntr_rrb.tdf Line: 25
Info (12128): Elaborating entity "cntr_rrb" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_a731.tdf Line: 56
Info (12128): Elaborating entity "scfifo" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 436
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 436
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 436
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "99"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf
    Info (12023): Found entity 1: scfifo_d241 File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf Line: 24
Info (12128): Elaborating entity "scfifo_d241" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf
    Info (12023): Found entity 1: a_dpfifo_k841 File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_k841" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_d241.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf
    Info (12023): Found entity 1: altsyncram_bfh1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bfh1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_k841.tdf Line: 46
Info (12128): Elaborating entity "altsyncram" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 505
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 505
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 505
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf
    Info (12023): Found entity 1: altsyncram_ish1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_ish1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ish1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altpciexpav_stif_tx_cntrl" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 608
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object "addr_hi" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 268
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object "nph_cred_sub" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 285
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object "txrp_eop" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 295
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object "is_rp_wr" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 298
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object "rp_tlp_sop" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 301
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object "rp_tlp_eop" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 302
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 442
Info (10264): Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 853
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 1043
Info (12128): Elaborating entity "scfifo" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 407
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 407
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx_cntrl.v Line: 407
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "66"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf
    Info (12023): Found entity 1: scfifo_gj31 File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_gj31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_gj31" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf
    Info (12023): Found entity 1: a_dpfifo_np31 File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_np31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_np31" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/scfifo_gj31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf
    Info (12023): Found entity 1: altsyncram_meh1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_meh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_meh1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram" File: D:/intelFPGA_lite/17.1/PCIeHello/db/a_dpfifo_np31.tdf Line: 45
Info (12128): Elaborating entity "altpciexpav_stif_control_register" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_app.v Line: 765
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object "rp_tx_fifo_full" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v Line: 167
Info (12128): Elaborating entity "altpciexpav_stif_cr_avalon" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v Line: 219
Info (12128): Elaborating entity "altpciexpav_stif_cr_mailbox" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v Line: 243
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v Line: 243
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_mailbox.v Line: 243
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_b" = "CLEAR0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf Line: 788
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf Line: 791
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf Line: 794
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf
    Info (12023): Found entity 1: altsyncram_1sc1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1sc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1sc1" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altpciexpav_stif_cr_interrupt" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v Line: 308
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object "avl_irq_reg" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object "PciComp_Stat_Reg_q2" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v Line: 196
Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v Line: 220
Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v Line: 221
Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v Line: 223
Warning (10858): Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v Line: 224
Info (12128): Elaborating entity "altpciexpav_clksync" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cr_interrupt.v Line: 274
Info (12128): Elaborating entity "altpciexpav_stif_cfg_status" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_control_register.v Line: 327
Warning (10230): Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_cfg_status.v Line: 181
Info (12128): Elaborating entity "altpcie_txcred_patch" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 3407
Info (12128): Elaborating entity "altpcie_txcred_patch" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch1" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 3428
Info (12128): Elaborating entity "altpcie_tl_cfg_pipe" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_hip_pipen1b_qsys.v Line: 3447
Info (12128): Elaborating entity "pcie_core_mem_PCIe_hard_ip_altgx_internal" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v Line: 2186
Info (12128): Elaborating entity "pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v Line: 1128
Warning (10034): Output port "rx_patterndetect[0]" at pcie_core_mem_pcie_hard_ip_altgx_internal.v(105) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v Line: 105
Warning (10034): Output port "rx_syncstatus[0]" at pcie_core_mem_pcie_hard_ip_altgx_internal.v(106) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v Line: 106
Info (12128): Elaborating entity "altpll" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|altpll:pll0" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v Line: 331
Info (12130): Elaborated megafunction instantiation "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|altpll:pll0" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v Line: 331
Info (12133): Instantiated megafunction "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|altpll:pll0" with the following parameter: File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip_altgx_internal.v Line: 331
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "20"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "dpa_divide_by" = "2"
    Info (12134): Parameter "dpa_multiply_by" = "25"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "operation_mode" = "no_compensation"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf
    Info (12023): Found entity 1: altpll_nn81 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altpll_nn81.tdf Line: 25
Info (12128): Elaborating entity "altpll_nn81" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|pcie_core_mem_PCIe_hard_ip_altgx_internal:altgx_internal|pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8:pcie_core_mem_PCIe_hard_ip_altgx_internal_alt_c3gxb_rth8_component|altpll:pll0|altpll_nn81:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "altera_pcie_hard_ip_reset_controller" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v Line: 2217
Warning (10036): Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object "pipe_mode_int" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 262
Warning (10036): Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object "test_sim" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 90
Warning (10230): Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 153
Warning (10030): Net "clk250_out" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 67
Warning (10030): Net "clk500_out" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0' File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 68
Warning (10034): Output port "clk125_export" at altera_pcie_hard_ip_reset_controller.v(72) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 72
Info (12128): Elaborating entity "altpcie_rs_serdes" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_pcie_hard_ip_reset_controller.v Line: 240
Info (12128): Elaborating entity "altpcie_pipe_interface" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_pipe_interface:pipe_interface_internal" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v Line: 2283
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 284
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 285
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 286
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 287
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 288
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 289
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 290
Warning (10230): Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 459
Warning (10034): Output port "txdata1_ext" at altpcie_pipe_interface.v(78) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 78
Warning (10034): Output port "txdata2_ext" at altpcie_pipe_interface.v(79) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 79
Warning (10034): Output port "txdata3_ext" at altpcie_pipe_interface.v(80) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 80
Warning (10034): Output port "txdata4_ext" at altpcie_pipe_interface.v(81) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 81
Warning (10034): Output port "txdata5_ext" at altpcie_pipe_interface.v(82) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 82
Warning (10034): Output port "txdata6_ext" at altpcie_pipe_interface.v(83) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 83
Warning (10034): Output port "txdata7_ext" at altpcie_pipe_interface.v(84) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 84
Warning (10034): Output port "rxpolarity1_ext" at altpcie_pipe_interface.v(131) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 131
Warning (10034): Output port "rxpolarity2_ext" at altpcie_pipe_interface.v(132) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 132
Warning (10034): Output port "rxpolarity3_ext" at altpcie_pipe_interface.v(133) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 133
Warning (10034): Output port "rxpolarity4_ext" at altpcie_pipe_interface.v(134) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 134
Warning (10034): Output port "rxpolarity5_ext" at altpcie_pipe_interface.v(135) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 135
Warning (10034): Output port "rxpolarity6_ext" at altpcie_pipe_interface.v(136) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 136
Warning (10034): Output port "rxpolarity7_ext" at altpcie_pipe_interface.v(137) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 137
Warning (10034): Output port "txcompl1_ext" at altpcie_pipe_interface.v(151) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 151
Warning (10034): Output port "txcompl2_ext" at altpcie_pipe_interface.v(152) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 152
Warning (10034): Output port "txcompl3_ext" at altpcie_pipe_interface.v(153) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 153
Warning (10034): Output port "txcompl4_ext" at altpcie_pipe_interface.v(154) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 154
Warning (10034): Output port "txcompl5_ext" at altpcie_pipe_interface.v(155) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 155
Warning (10034): Output port "txcompl6_ext" at altpcie_pipe_interface.v(156) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 156
Warning (10034): Output port "txcompl7_ext" at altpcie_pipe_interface.v(157) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 157
Warning (10034): Output port "txdatak1_ext" at altpcie_pipe_interface.v(171) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 171
Warning (10034): Output port "txdatak2_ext" at altpcie_pipe_interface.v(172) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 172
Warning (10034): Output port "txdatak3_ext" at altpcie_pipe_interface.v(173) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 173
Warning (10034): Output port "txdatak4_ext" at altpcie_pipe_interface.v(174) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 174
Warning (10034): Output port "txdatak5_ext" at altpcie_pipe_interface.v(175) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 175
Warning (10034): Output port "txdatak6_ext" at altpcie_pipe_interface.v(176) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 176
Warning (10034): Output port "txdatak7_ext" at altpcie_pipe_interface.v(177) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 177
Warning (10034): Output port "txelecidle1_ext" at altpcie_pipe_interface.v(203) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 203
Warning (10034): Output port "txelecidle2_ext" at altpcie_pipe_interface.v(204) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 204
Warning (10034): Output port "txelecidle3_ext" at altpcie_pipe_interface.v(205) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 205
Warning (10034): Output port "txelecidle4_ext" at altpcie_pipe_interface.v(206) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 206
Warning (10034): Output port "txelecidle5_ext" at altpcie_pipe_interface.v(207) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 207
Warning (10034): Output port "txelecidle6_ext" at altpcie_pipe_interface.v(208) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 208
Warning (10034): Output port "txelecidle7_ext" at altpcie_pipe_interface.v(209) has no driver File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_pipe_interface.v Line: 209
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_pcie_hard_ip.v Line: 2346
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "RamDes" for hierarchy "RamDes:ramdes" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 329
Info (12128): Elaborating entity "RamSrc" for hierarchy "RamSrc:ramsrc" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 344
Warning (10230): Verilog HDL assignment warning at ramsrc.v(31): truncated value with size 32 to match size of target (10) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/ramsrc.v Line: 31
Info (12128): Elaborating entity "RegMask" for hierarchy "RegMask:regmask" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 356
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 404
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_hard_ip_bar0_translator" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 588
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_cra_translator" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 652
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ramsrc_s1_translator" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 716
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:regmask_s1_translator" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 844
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:actuator_s1_translator" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 908
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pcie_hard_ip_txs_translator" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 972
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_hard_ip_bar0_agent" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1053
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1137
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_cra_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_cra_agent_rsp_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1178
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1637
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:actuator_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:actuator_s1_agent_rsp_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1678
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1762
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pcie_hard_ip_txs_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_hard_ip_txs_agent_rsp_fifo" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1803
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_router" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1819
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_router_default_decode" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router:router|pcie_core_mem_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router.sv Line: 184
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_router_001" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_001" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1835
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_router_001_default_decode" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_001:router_001|pcie_core_mem_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_router_005" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_005:router_005" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1899
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_router_005_default_decode" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_005:router_005|pcie_core_mem_mm_interconnect_0_router_005_default_decode:the_default_decode" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_router_006" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_006:router_006" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1915
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_router_006_default_decode" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_router_006:router_006|pcie_core_mem_mm_interconnect_0_router_006_default_decode:the_default_decode" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcie_hard_ip_bar0_limiter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 1965
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 2015
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_hard_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 2215
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 790
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:actuator_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Warning (10230): Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv Line: 155
Warning (10230): Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 34 to match size of target (32) File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_address_alignment.sv Line: 259
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_cmd_demux" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 2262
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_cmd_mux" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 2279
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_rsp_demux" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 2381
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_rsp_mux" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 2513
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_rsp_width_adapter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 2579
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_rsp_width_adapter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 2843
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_hard_ip_cra_cmd_width_adapter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 2909
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:actuator_s1_cmd_width_adapter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 3173
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_avalon_st_adapter" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 3202
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 3318
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0.v Line: 3347
Info (12128): Elaborating entity "pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "pcie_core_mem_mm_interconnect_0:mm_interconnect_0|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/pcie_core_mem_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "pcie_core_mem_irq_mapper" for hierarchy "pcie_core_mem_irq_mapper:irq_mapper" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 410
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/pcie_core_mem.v Line: 473
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altera_reset_controller.v Line: 208
Warning (12020): Port "address_a" on the entity instantiation of "tx_cpl_buff" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 505
Warning (12020): Port "address_b" on the entity instantiation of "tx_cpl_buff" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 505
Warning (12030): Port "usedw" on the entity instantiation of "rd_bypass_fifo" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 436
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cplbuff_wraddr[8]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 187
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cplbuff_wraddr[7]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 187
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|rd_bpfifo_usedw[6]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_tx.v Line: 205
Warning (12030): Port "q_b" on the entity instantiation of "cpl_ram" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic. File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 448
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[73]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[72]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[71]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[70]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[69]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[68]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[67]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 164
    Warning (12110): Net "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out[66]" is missing source, defaulting to GND File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpciexpav_stif_rx.v Line: 164
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[32]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1063
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[33]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1095
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[34]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1127
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[35]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1159
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[36]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1191
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[37]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1223
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[38]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1255
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[39]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1287
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[40]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1319
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[41]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1351
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[42]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1383
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[43]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1415
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[44]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1447
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[45]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1479
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[46]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1511
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[47]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1543
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[48]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1575
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[49]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1607
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[50]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1639
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[51]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1671
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[52]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1703
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[53]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1735
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[54]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1767
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[55]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1799
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[56]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1831
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[57]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1863
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[58]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1895
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[59]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1927
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[60]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1959
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[61]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 1991
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[62]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 2023
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[63]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 2055
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[68]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 2215
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|q_b[98]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_bfh1.tdf Line: 3175
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[32]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1063
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[33]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1095
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[34]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1127
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[35]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1159
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[36]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1191
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[37]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1223
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[38]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1255
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[39]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1287
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[40]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1319
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[41]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1351
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[42]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1383
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[43]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1415
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[44]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1447
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[45]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1479
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[46]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1511
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[47]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1543
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[48]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1575
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[49]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1607
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[50]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1639
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[51]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1671
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[52]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1703
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[53]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1735
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[54]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1767
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[55]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1799
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[56]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1831
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[57]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1863
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[58]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1895
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[59]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1927
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[60]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1959
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[61]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 1991
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[62]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 2023
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[63]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 2055
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|q_b[98]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1fh1.tdf Line: 3175
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|q_b[64]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_5tl1.tdf Line: 2021
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|q_b[8]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf Line: 295
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|q_b[9]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_leh1.tdf Line: 327
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[72]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf Line: 2343
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[81]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf Line: 2631
Warning (276020): Inferred RAM node "RamSrc:ramsrc|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (284006): Flipped 1 bits in user-encoded state machine |pcie_core_mem|pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rst_ctrl_sm
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pcie_core_mem_PCIe_hard_ip:pcie_hard_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|q_b[80]" File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_heh1.tdf Line: 2599
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RamSrc:ramsrc|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RamDes:ramdes|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "RamSrc:ramsrc|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RamSrc:ramsrc|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1bm1.tdf
    Info (12023): Found entity 1: altsyncram_1bm1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_1bm1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "RamDes:ramdes|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RamDes:ramdes|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_49h1.tdf
    Info (12023): Found entity 1: altsyncram_49h1 File: D:/intelFPGA_lite/17.1/PCIeHello/db/altsyncram_49h1.tdf Line: 27
Warning (12241): 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/intelFPGA_lite/17.1/PCIeHello/db/ip/pcie_core_mem/submodules/altpcie_rs_serdes.v Line: 87
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1179 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7413 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 6739 logic cells
    Info (21064): Implemented 662 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 261 warnings
    Info: Peak virtual memory: 863 megabytes
    Info: Processing ended: Fri Mar 02 01:31:22 2018
    Info: Elapsed time: 00:02:01
    Info: Total CPU time (on all processors): 00:03:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/intelFPGA_lite/17.1/PCIeHello/output_files/PCIeHello.map.smsg.


