# Implementation of Single Cycle CPU with RISC-V 32I ISA.
The .png file explains the entire architecture.
The following different instructions have been added .
