

This repository contains the **gate-level design implementations** All components are designed using **strict gate-level modeling** in Verilog/SystemVerilog.

---

## ğŸ“‚ Contents

### 1ï¸âƒ£ Full Adder
- ğŸ”¹ Gate-level implementation of a 1-bit full adder.
- ğŸ“„ Module: `full_adder.v`
- âœ… Includes internal testbench for verification.

### 2ï¸âƒ£ 4-bit BCD Adder
- ğŸ”¹ Implements a 4-bit BCD adder using full adders and logic for decimal correction.
- ğŸ“„ Module: `bcd_adder_4bit.v`
- âœ… Testbench provided to validate addition and BCD correction.

### 3ï¸âƒ£ 7-Segment Display
- ğŸ”¹ Converts 4-bit binary input to 7-segment display output.
- ğŸ“„ Module: `seven_segment_display.v`
- ğŸ–¥ï¸ Can be used to display single BCD digits.

### 4ï¸âƒ£ 16-bit BCD Adder with 7-Segment Display
- ğŸ”¹ Combines four 4-bit BCD adders to create a 16-bit BCD adder.
- ğŸ”¹ Connects outputs to 7-segment display modules to show decimal results.
- ğŸ“„ Module: `bcd_adder_16bit_display.v`
- ğŸ§ª Testbench: `tb_bcd_adder_16bit_display.v`

### 5ï¸âƒ£ 8x8-bit Multiplier
- ğŸ”¹ Strict gate-level 8x8 multiplier (binary output only, no 7-segment display).
- ğŸ“„ Module: `multiplier8x8.v`
- ğŸ§ª Testbench: `tb_multiplier8x8.v`
- âœ… Fully tested for multiple input combinations.

---

## â–¶ï¸ How to Run Simulation

1. Compile all Verilog/SystemVerilog files using your simulator (e.g., Xcelium, ModelSim, Vivado).
2. Run the respective testbench:
   ```bash
   xrun tb_multiplier8x8.sv
   xrun tb_bcd_adder_16bit_display.sv
