

================================================================
== Vivado HLS Report for 'stream_out_data'
================================================================
* Date:           Tue May 10 21:15:01 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.471 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        1|     1948| 4.000 ns | 7.792 us |    1|  1948|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1946|     1946|         4|          1|          1|  1944|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.93>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([324 x i128]* %row_buffer_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%startRowBufferIdx_V_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %startRowBufferIdx_V)" [./src/conv2d_DSPopt.hpp:50]   --->   Operation 9 'read' 'startRowBufferIdx_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outRowIdx_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %outRowIdx_V)" [./src/conv2d_DSPopt.hpp:50]   --->   Operation 10 'read' 'outRowIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)" [./src/conv2d_DSPopt.hpp:50]   --->   Operation 11 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader618.preheader" [./src/conv2d_DSPopt.hpp:59]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1354 = sext i10 %outRowIdx_V_read to i11" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 13 'sext' 'sext_ln1354' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.93ns)   --->   "%ret_V_5 = add i11 %sext_ln1354, -1" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 14 'add' 'ret_V_5' <Predicate = (!skip_flag_read)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "br label %.preheader617" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 15 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %.preheader618.preheader ], [ %add_ln65, %hls_label_27 ]" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_V = phi i8 [ 0, %.preheader618.preheader ], [ %infoldIdx_V_5, %hls_label_27 ]"   --->   Operation 17 'phi' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%t_V = phi i8 [ 0, %.preheader618.preheader ], [ %select_ln96, %hls_label_27 ]" [./src/conv2d_DSPopt.hpp:96]   --->   Operation 18 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cycle_0 = phi i8 [ 0, %.preheader618.preheader ], [ %cycle, %hls_label_27 ]"   --->   Operation 19 'phi' 'cycle_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp eq i11 %indvar_flatten, -104" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 20 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.94ns)   --->   "%add_ln65 = add i11 %indvar_flatten, 1" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 21 'add' 'add_ln65' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.loopexit.loopexit, label %hls_label_27" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp eq i8 %cycle_0, -13" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 23 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.44ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i8 0, i8 %cycle_0" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 24 'select' 'select_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%wr_V = trunc i8 %ret_V to i2" [./src/conv2d_DSPopt.hpp:70]   --->   Operation 25 'trunc' 'wr_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%rowBufferIdx_V = add i2 %wr_V, %startRowBufferIdx_V_s" [./src/conv2d_DSPopt.hpp:77]   --->   Operation 26 'add' 'rowBufferIdx_V' <Predicate = (!icmp_ln65)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %t_V to i9" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 27 'zext' 'zext_ln544' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i2 %rowBufferIdx_V to i9" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 28 'zext' 'zext_ln321' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.63ns) (grouped into DSP with root node add_ln321)   --->   "%mul_ln321 = mul i9 81, %zext_ln321" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 29 'mul' 'mul_ln321' <Predicate = (!icmp_ln65)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln321 = add i9 %mul_ln321, %zext_ln544" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 30 'add' 'add_ln321' <Predicate = (!icmp_ln65)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1353 = zext i2 %wr_V to i11" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 31 'zext' 'zext_ln1353' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.94ns)   --->   "%ret_V_6 = add i11 %zext_ln1353, %ret_V_5" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 32 'add' 'ret_V_6' <Predicate = (!icmp_ln65)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V_6, i32 10)" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 33 'bitselect' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln891 = icmp sgt i11 %ret_V_6, 79" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 34 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.33ns)   --->   "%or_ln83 = or i1 %tmp_10, %icmp_ln891" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 35 'or' 'or_ln83' <Predicate = (!icmp_ln65)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%icmp_ln96 = icmp eq i8 %select_ln66, -14" [./src/conv2d_DSPopt.hpp:96]   --->   Operation 36 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i8 %ret_V, 2" [./src/conv2d_DSPopt.hpp:98]   --->   Operation 37 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.90ns)   --->   "%w_V = add i8 1, %t_V" [./src/conv2d_DSPopt.hpp:99]   --->   Operation 38 'add' 'w_V' <Predicate = (!icmp_ln65)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln96)   --->   "%select_ln98 = select i1 %icmp_ln879, i8 %w_V, i8 %t_V" [./src/conv2d_DSPopt.hpp:98]   --->   Operation 39 'select' 'select_ln98' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln96 = select i1 %icmp_ln96, i8 0, i8 %select_ln98" [./src/conv2d_DSPopt.hpp:96]   --->   Operation 40 'select' 'select_ln96' <Predicate = (!icmp_ln65)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.90ns)   --->   "%infoldIdx_V = add i8 1, %ret_V" [./src/conv2d_DSPopt.hpp:105]   --->   Operation 41 'add' 'infoldIdx_V' <Predicate = (!icmp_ln65)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.44ns)   --->   "%infoldIdx_V_5 = select i1 %icmp_ln879, i8 0, i8 %infoldIdx_V" [./src/conv2d_DSPopt.hpp:102]   --->   Operation 42 'select' 'infoldIdx_V_5' <Predicate = (!icmp_ln65)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.90ns)   --->   "%cycle = add i8 1, %select_ln66" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 43 'add' 'cycle' <Predicate = (!icmp_ln65)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i9 %add_ln321 to i64" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 44 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%row_buffer_V_addr = getelementptr [324 x i128]* %row_buffer_V, i64 0, i64 %zext_ln321_1" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 45 'getelementptr' 'row_buffer_V_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.35ns)   --->   "%row_buffer_V_load = load i128* %row_buffer_V_addr, align 16" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 46 'load' 'row_buffer_V_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 324> <RAM>

State 4 <SV = 3> <Delay = 1.85>
ST_4 : Operation 47 [1/2] (1.35ns)   --->   "%row_buffer_V_load = load i128* %row_buffer_V_addr, align 16" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 47 'load' 'row_buffer_V_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 324> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i128 %row_buffer_V_load to i64" [./src/conv2d_DSPopt.hpp:89]   --->   Operation 48 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln65 & !or_ln83)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %row_buffer_V_load, i32 64, i32 127)" [./src/conv2d_DSPopt.hpp:91]   --->   Operation 49 'partselect' 'p_Result_5' <Predicate = (!icmp_ln65 & !or_ln83)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.49ns)   --->   "%v1_V = select i1 %or_ln83, i64 0, i64 %p_Result_5" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 50 'select' 'v1_V' <Predicate = (!icmp_ln65)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.49ns)   --->   "%v2_V = select i1 %or_ln83, i64 0, i64 %trunc_ln647" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 51 'select' 'v2_V' <Predicate = (!icmp_ln65)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1944, i64 1944, i64 1944)"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50016)" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 53 'specregionbegin' 'tmp' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:72]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @_ssdm_op_BitConcatenate.i128.i64.i64(i64 %v1_V, i64 %v2_V)" [./src/conv2d_DSPopt.hpp:94]   --->   Operation 55 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %p_Result_s)" [./src/conv2d_DSPopt.hpp:94]   --->   Operation 56 'write' <Predicate = (!icmp_ln65)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50016, i32 %tmp)" [./src/conv2d_DSPopt.hpp:107]   --->   Operation 57 'specregionend' 'empty_79' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader617" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 58 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 59 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:109]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0.934ns
The critical path consists of the following:
	wire read on port 'outRowIdx_V' (./src/conv2d_DSPopt.hpp:50) [9]  (0 ns)
	'add' operation ('ret.V', ./src/conv2d_DSPopt.hpp:83) [14]  (0.934 ns)

 <State 2>: 3.47ns
The critical path consists of the following:
	'phi' operation ('infoldIdx.V') with incoming values : ('infoldIdx.V', ./src/conv2d_DSPopt.hpp:102) [18]  (0 ns)
	'add' operation ('rowBufferIdx.V', ./src/conv2d_DSPopt.hpp:77) [31]  (0.625 ns)
	'mul' operation of DSP[35] ('mul_ln321', ./src/conv2d_DSPopt.hpp:80) [34]  (0.638 ns)
	'add' operation of DSP[35] ('add_ln321', ./src/conv2d_DSPopt.hpp:80) [35]  (2.21 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('row_buffer_V_addr', ./src/conv2d_DSPopt.hpp:80) [37]  (0 ns)
	'load' operation ('row_buffer_V_load', ./src/conv2d_DSPopt.hpp:80) on array 'row_buffer_V' [38]  (1.35 ns)

 <State 4>: 1.85ns
The critical path consists of the following:
	'load' operation ('row_buffer_V_load', ./src/conv2d_DSPopt.hpp:80) on array 'row_buffer_V' [38]  (1.35 ns)
	'select' operation ('v1.V', ./src/conv2d_DSPopt.hpp:83) [46]  (0.499 ns)

 <State 5>: 1.75ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (./src/conv2d_DSPopt.hpp:94) [49]  (1.75 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
