Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sat Feb 29 02:25:24 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 849 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.266        0.000                      0                 1670        0.045        0.000                      0                 1670        1.773        0.000                       0                   855  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0     {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0_1   {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_220_clk_wiz_0           0.266        0.000                      0                 1670        0.109        0.000                      0                 1670        1.773        0.000                       0                   851  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_220_clk_wiz_0_1         0.267        0.000                      0                 1670        0.109        0.000                      0                 1670        1.773        0.000                       0                   851  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_220_clk_wiz_0_1  clk_220_clk_wiz_0          0.266        0.000                      0                 1670        0.045        0.000                      0                 1670  
clk_220_clk_wiz_0    clk_220_clk_wiz_0_1        0.266        0.000                      0                 1670        0.045        0.000                      0                 1670  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.707ns (40.432%)  route 2.515ns (59.568%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.704    -0.836    JA_OBUF[4]
    SLICE_X3Y114         FDRE                                         r  result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419    -0.417 r  result_reg[9]/Q
                         net (fo=3, routed)           1.205     0.788    OUTMUX/result_reg[15][9]
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.299     1.087 r  OUTMUX/i__carry_i_1__6/O
                         net (fo=1, routed)           0.000     1.087    OUTMUX/i__carry_i_1__6_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.463 r  OUTMUX/cnvt0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.463    OUTMUX/cnvt0_inferred__7/i__carry_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.620 r  OUTMUX/cnvt0_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           1.148     2.768    OUTMUX/cnvt0
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.332     3.100 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.162     3.262    OUTMUX/cnvt_ff_i_2_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.386    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    OUTMUX/JA_OBUF[0]
    SLICE_X0Y109         FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.576     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.029     3.652    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.652    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[10]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[11]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[12]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[9]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.606ns (18.677%)  route 2.639ns (81.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.708    -0.832    DB/clk_220
    SLICE_X4Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  DB/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.083     0.707    DB/pbtn_db_reg[5]_0[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.150     0.857 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=362, routed)         1.555     2.413    JA_OBUF[5]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.507     3.032    JA_OBUF[4]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][1]/C
                         clock pessimism              0.560     3.591    
                         clock uncertainty           -0.064     3.527    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.726     2.801    inputs_reg[7][1]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.606ns (18.677%)  route 2.639ns (81.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.708    -0.832    DB/clk_220
    SLICE_X4Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  DB/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.083     0.707    DB/pbtn_db_reg[5]_0[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.150     0.857 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=362, routed)         1.555     2.413    JA_OBUF[5]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.507     3.032    JA_OBUF[4]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][3]/C
                         clock pessimism              0.560     3.591    
                         clock uncertainty           -0.064     3.527    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.726     2.801    inputs_reg[7][3]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[13]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.194    DB/db_count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[14]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.194    DB/db_count_reg[14]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[15]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.194    DB/db_count_reg[15]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    DB/clk_220
    SLICE_X7Y104         FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.370    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/swtch_db[10]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    DB/clk_220
    SLICE_X6Y104         FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.120    -0.434    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.598    -0.566    DB/clk_220
    SLICE_X3Y104         FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.369    DB/shift_swtch11[3]
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.324 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    DB/swtch_db[11]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.871    -0.802    DB/clk_220
    SLICE_X2Y104         FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.120    -0.433    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_pb1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    DB/clk_220
    SLICE_X7Y103         FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.358    DB/shift_pb1[2]
    SLICE_X6Y103         FDRE                                         r  DB/shift_pb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    DB/clk_220
    SLICE_X6Y103         FDRE                                         r  DB/shift_pb1_reg[3]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.075    -0.479    DB/shift_pb1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.596    -0.568    DB/clk_220
    SLICE_X0Y110         FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.373    DB/shift_swtch0[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.045    -0.328 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.869    -0.804    DB/clk_220
    SLICE_X1Y110         FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.091    -0.464    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inputs_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.855%)  route 0.091ns (39.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    JA_OBUF[4]
    SLICE_X7Y106         FDRE                                         r  inputs_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inputs_reg[2][0]/Q
                         net (fo=5, routed)           0.091    -0.335    OUTMUX/inputs_reg[2][15][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/operands_dly_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/operands_dly_reg[2][0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.076    -0.478    OUTMUX/operands_dly_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.587    -0.577    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y122         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.345    DB/Q[1]
    SLICE_X6Y122         LUT3 (Prop_lut3_I0_O)        0.045    -0.300 r  DB/dig0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    OUTMUX/dat_bcd_o_reg[3][1]
    SLICE_X6Y122         FDRE                                         r  OUTMUX/dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.854    -0.818    OUTMUX/JA_OBUF[0]
    SLICE_X6Y122         FDRE                                         r  OUTMUX/dig0_reg[1]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.121    -0.443    OUTMUX/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_mean/result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.596    -0.568    u_mean/clk_220
    SLICE_X3Y111         FDRE                                         r  u_mean/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  u_mean/result_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.317    c[8]
    SLICE_X3Y112         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.806    JA_OBUF[4]
    SLICE_X3Y112         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.076    -0.478    result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            CTL/state_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.789%)  route 0.081ns (30.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.598    -0.566    CTL/JA_OBUF[0]
    SLICE_X1Y103         FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CTL/state_reg[6]/Q
                         net (fo=3, routed)           0.081    -0.345    CTL/sel[6]
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  CTL/state[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    CTL/p_1_in[8]
    SLICE_X0Y103         FDSE                                         r  CTL/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.871    -0.802    CTL/JA_OBUF[0]
    SLICE_X0Y103         FDSE                                         r  CTL/state_reg[8]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y103         FDSE (Hold_fdse_C_D)         0.092    -0.461    CTL/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inputs_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.592    -0.572    JA_OBUF[4]
    SLICE_X5Y116         FDRE                                         r  inputs_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  inputs_reg[3][12]/Q
                         net (fo=4, routed)           0.109    -0.322    OUTMUX/inputs_reg[3][15][12]
    SLICE_X7Y115         FDRE                                         r  OUTMUX/operands_dly_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.861    -0.811    OUTMUX/JA_OBUF[0]
    SLICE_X7Y115         FDRE                                         r  OUTMUX/operands_dly_reg[3][12]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.066    -0.491    OUTMUX/operands_dly_reg[3][12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.310    SSB/Digit0_n_0
    SLICE_X0Y112         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.806    SSB/JA_OBUF[1]
    SLICE_X0Y112         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.070    -0.484    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y103     CTL/nextB_d_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X2Y103     CTL/prevB_d_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y104     CTL/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y105     CTL/state_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y103     CTL/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y105     DB/db_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y105     DB/db_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y105     DB/db_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y106     DB/db_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y116     DB/shift_swtch7_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y116     DB/shift_swtch7_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y121     OUTMUX/BINBCD/dat_bcd_o_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.273       1.773      SLICE_X0Y99      OUTMUX/leds_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.273       1.773      SLICE_X0Y99      OUTMUX/leds_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y103     CTL/nextB_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y103     CTL/prevB_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y104     CTL/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y105     CTL/state_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y103     CTL/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y106     DB/db_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.707ns (40.432%)  route 2.515ns (59.568%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.704    -0.836    JA_OBUF[4]
    SLICE_X3Y114         FDRE                                         r  result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419    -0.417 r  result_reg[9]/Q
                         net (fo=3, routed)           1.205     0.788    OUTMUX/result_reg[15][9]
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.299     1.087 r  OUTMUX/i__carry_i_1__6/O
                         net (fo=1, routed)           0.000     1.087    OUTMUX/i__carry_i_1__6_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.463 r  OUTMUX/cnvt0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.463    OUTMUX/cnvt0_inferred__7/i__carry_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.620 r  OUTMUX/cnvt0_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           1.148     2.768    OUTMUX/cnvt0
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.332     3.100 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.162     3.262    OUTMUX/cnvt_ff_i_2_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.386    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    OUTMUX/JA_OBUF[0]
    SLICE_X0Y109         FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.576     3.687    
                         clock uncertainty           -0.063     3.624    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.029     3.653    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.653    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[10]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.063     3.625    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.196    DB/db_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.196    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[11]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.063     3.625    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.196    DB/db_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.196    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[12]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.063     3.625    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.196    DB/db_count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.196    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[9]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.063     3.625    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.196    DB/db_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.196    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.606ns (18.677%)  route 2.639ns (81.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.708    -0.832    DB/clk_220
    SLICE_X4Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  DB/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.083     0.707    DB/pbtn_db_reg[5]_0[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.150     0.857 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=362, routed)         1.555     2.413    JA_OBUF[5]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.507     3.032    JA_OBUF[4]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][1]/C
                         clock pessimism              0.560     3.591    
                         clock uncertainty           -0.063     3.528    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.726     2.802    inputs_reg[7][1]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.606ns (18.677%)  route 2.639ns (81.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.708    -0.832    DB/clk_220
    SLICE_X4Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  DB/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.083     0.707    DB/pbtn_db_reg[5]_0[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.150     0.857 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=362, routed)         1.555     2.413    JA_OBUF[5]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.507     3.032    JA_OBUF[4]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][3]/C
                         clock pessimism              0.560     3.591    
                         clock uncertainty           -0.063     3.528    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.726     2.802    inputs_reg[7][3]
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[13]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.063     3.624    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[14]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.063     3.624    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[14]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[15]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.063     3.624    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[15]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    DB/clk_220
    SLICE_X7Y104         FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.370    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/swtch_db[10]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    DB/clk_220
    SLICE_X6Y104         FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.120    -0.434    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.598    -0.566    DB/clk_220
    SLICE_X3Y104         FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.369    DB/shift_swtch11[3]
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.324 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    DB/swtch_db[11]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.871    -0.802    DB/clk_220
    SLICE_X2Y104         FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.120    -0.433    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_pb1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    DB/clk_220
    SLICE_X7Y103         FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.358    DB/shift_pb1[2]
    SLICE_X6Y103         FDRE                                         r  DB/shift_pb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    DB/clk_220
    SLICE_X6Y103         FDRE                                         r  DB/shift_pb1_reg[3]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.075    -0.479    DB/shift_pb1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.596    -0.568    DB/clk_220
    SLICE_X0Y110         FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.373    DB/shift_swtch0[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.045    -0.328 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.869    -0.804    DB/clk_220
    SLICE_X1Y110         FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.091    -0.464    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inputs_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.855%)  route 0.091ns (39.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    JA_OBUF[4]
    SLICE_X7Y106         FDRE                                         r  inputs_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inputs_reg[2][0]/Q
                         net (fo=5, routed)           0.091    -0.335    OUTMUX/inputs_reg[2][15][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/operands_dly_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/operands_dly_reg[2][0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.076    -0.478    OUTMUX/operands_dly_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.587    -0.577    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y122         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.345    DB/Q[1]
    SLICE_X6Y122         LUT3 (Prop_lut3_I0_O)        0.045    -0.300 r  DB/dig0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    OUTMUX/dat_bcd_o_reg[3][1]
    SLICE_X6Y122         FDRE                                         r  OUTMUX/dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.854    -0.818    OUTMUX/JA_OBUF[0]
    SLICE_X6Y122         FDRE                                         r  OUTMUX/dig0_reg[1]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.121    -0.443    OUTMUX/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_mean/result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.596    -0.568    u_mean/clk_220
    SLICE_X3Y111         FDRE                                         r  u_mean/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  u_mean/result_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.317    c[8]
    SLICE_X3Y112         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.806    JA_OBUF[4]
    SLICE_X3Y112         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.076    -0.478    result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            CTL/state_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.789%)  route 0.081ns (30.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.598    -0.566    CTL/JA_OBUF[0]
    SLICE_X1Y103         FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CTL/state_reg[6]/Q
                         net (fo=3, routed)           0.081    -0.345    CTL/sel[6]
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  CTL/state[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    CTL/p_1_in[8]
    SLICE_X0Y103         FDSE                                         r  CTL/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.871    -0.802    CTL/JA_OBUF[0]
    SLICE_X0Y103         FDSE                                         r  CTL/state_reg[8]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X0Y103         FDSE (Hold_fdse_C_D)         0.092    -0.461    CTL/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inputs_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.592    -0.572    JA_OBUF[4]
    SLICE_X5Y116         FDRE                                         r  inputs_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  inputs_reg[3][12]/Q
                         net (fo=4, routed)           0.109    -0.322    OUTMUX/inputs_reg[3][15][12]
    SLICE_X7Y115         FDRE                                         r  OUTMUX/operands_dly_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.861    -0.811    OUTMUX/JA_OBUF[0]
    SLICE_X7Y115         FDRE                                         r  OUTMUX/operands_dly_reg[3][12]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.066    -0.491    OUTMUX/operands_dly_reg[3][12]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.310    SSB/Digit0_n_0
    SLICE_X0Y112         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.806    SSB/JA_OBUF[1]
    SLICE_X0Y112         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.070    -0.484    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0_1
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X3Y103     CTL/nextB_d_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X2Y103     CTL/prevB_d_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y104     CTL/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y105     CTL/state_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y103     CTL/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y105     DB/db_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y105     DB/db_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X4Y105     DB/db_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y106     DB/db_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y116     DB/shift_swtch7_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y116     DB/shift_swtch7_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y121     OUTMUX/BINBCD/dat_bcd_o_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.273       1.773      SLICE_X0Y99      OUTMUX/leds_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.273       1.773      SLICE_X0Y99      OUTMUX/leds_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y103     CTL/nextB_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y103     CTL/prevB_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y104     CTL/state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y105     CTL/state_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y103     CTL/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y105     DB/db_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y106     DB/db_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.707ns (40.432%)  route 2.515ns (59.568%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.704    -0.836    JA_OBUF[4]
    SLICE_X3Y114         FDRE                                         r  result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419    -0.417 r  result_reg[9]/Q
                         net (fo=3, routed)           1.205     0.788    OUTMUX/result_reg[15][9]
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.299     1.087 r  OUTMUX/i__carry_i_1__6/O
                         net (fo=1, routed)           0.000     1.087    OUTMUX/i__carry_i_1__6_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.463 r  OUTMUX/cnvt0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.463    OUTMUX/cnvt0_inferred__7/i__carry_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.620 r  OUTMUX/cnvt0_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           1.148     2.768    OUTMUX/cnvt0
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.332     3.100 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.162     3.262    OUTMUX/cnvt_ff_i_2_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.386    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    OUTMUX/JA_OBUF[0]
    SLICE_X0Y109         FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.576     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.029     3.652    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.652    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[10]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[11]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[12]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[9]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.606ns (18.677%)  route 2.639ns (81.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.708    -0.832    DB/clk_220
    SLICE_X4Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  DB/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.083     0.707    DB/pbtn_db_reg[5]_0[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.150     0.857 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=362, routed)         1.555     2.413    JA_OBUF[5]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.507     3.032    JA_OBUF[4]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][1]/C
                         clock pessimism              0.560     3.591    
                         clock uncertainty           -0.064     3.527    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.726     2.801    inputs_reg[7][1]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.606ns (18.677%)  route 2.639ns (81.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.708    -0.832    DB/clk_220
    SLICE_X4Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  DB/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.083     0.707    DB/pbtn_db_reg[5]_0[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.150     0.857 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=362, routed)         1.555     2.413    JA_OBUF[5]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.507     3.032    JA_OBUF[4]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][3]/C
                         clock pessimism              0.560     3.591    
                         clock uncertainty           -0.064     3.527    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.726     2.801    inputs_reg[7][3]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[13]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.194    DB/db_count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[14]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.194    DB/db_count_reg[14]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[15]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.194    DB/db_count_reg[15]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    DB/clk_220
    SLICE_X7Y104         FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.370    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/swtch_db[10]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    DB/clk_220
    SLICE_X6Y104         FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.120    -0.370    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.598    -0.566    DB/clk_220
    SLICE_X3Y104         FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.369    DB/shift_swtch11[3]
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.324 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    DB/swtch_db[11]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.871    -0.802    DB/clk_220
    SLICE_X2Y104         FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.064    -0.489    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.120    -0.369    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_pb1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    DB/clk_220
    SLICE_X7Y103         FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.358    DB/shift_pb1[2]
    SLICE_X6Y103         FDRE                                         r  DB/shift_pb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    DB/clk_220
    SLICE_X6Y103         FDRE                                         r  DB/shift_pb1_reg[3]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.075    -0.415    DB/shift_pb1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.596    -0.568    DB/clk_220
    SLICE_X0Y110         FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.373    DB/shift_swtch0[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.045    -0.328 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.869    -0.804    DB/clk_220
    SLICE_X1Y110         FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.064    -0.491    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.091    -0.400    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 inputs_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.855%)  route 0.091ns (39.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    JA_OBUF[4]
    SLICE_X7Y106         FDRE                                         r  inputs_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inputs_reg[2][0]/Q
                         net (fo=5, routed)           0.091    -0.335    OUTMUX/inputs_reg[2][15][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/operands_dly_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/operands_dly_reg[2][0]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.076    -0.414    OUTMUX/operands_dly_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.587    -0.577    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y122         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.345    DB/Q[1]
    SLICE_X6Y122         LUT3 (Prop_lut3_I0_O)        0.045    -0.300 r  DB/dig0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    OUTMUX/dat_bcd_o_reg[3][1]
    SLICE_X6Y122         FDRE                                         r  OUTMUX/dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.854    -0.818    OUTMUX/JA_OBUF[0]
    SLICE_X6Y122         FDRE                                         r  OUTMUX/dig0_reg[1]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.121    -0.379    OUTMUX/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_mean/result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.596    -0.568    u_mean/clk_220
    SLICE_X3Y111         FDRE                                         r  u_mean/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  u_mean/result_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.317    c[8]
    SLICE_X3Y112         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.806    JA_OBUF[4]
    SLICE_X3Y112         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.076    -0.414    result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            CTL/state_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.789%)  route 0.081ns (30.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.598    -0.566    CTL/JA_OBUF[0]
    SLICE_X1Y103         FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CTL/state_reg[6]/Q
                         net (fo=3, routed)           0.081    -0.345    CTL/sel[6]
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  CTL/state[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    CTL/p_1_in[8]
    SLICE_X0Y103         FDSE                                         r  CTL/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.871    -0.802    CTL/JA_OBUF[0]
    SLICE_X0Y103         FDSE                                         r  CTL/state_reg[8]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.064    -0.489    
    SLICE_X0Y103         FDSE (Hold_fdse_C_D)         0.092    -0.397    CTL/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inputs_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.592    -0.572    JA_OBUF[4]
    SLICE_X5Y116         FDRE                                         r  inputs_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  inputs_reg[3][12]/Q
                         net (fo=4, routed)           0.109    -0.322    OUTMUX/inputs_reg[3][15][12]
    SLICE_X7Y115         FDRE                                         r  OUTMUX/operands_dly_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.861    -0.811    OUTMUX/JA_OBUF[0]
    SLICE_X7Y115         FDRE                                         r  OUTMUX/operands_dly_reg[3][12]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.064    -0.493    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.066    -0.427    OUTMUX/operands_dly_reg[3][12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.310    SSB/Digit0_n_0
    SLICE_X0Y112         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.806    SSB/JA_OBUF[1]
    SLICE_X0Y112         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.070    -0.420    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.707ns (40.432%)  route 2.515ns (59.568%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.704    -0.836    JA_OBUF[4]
    SLICE_X3Y114         FDRE                                         r  result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419    -0.417 r  result_reg[9]/Q
                         net (fo=3, routed)           1.205     0.788    OUTMUX/result_reg[15][9]
    SLICE_X2Y115         LUT6 (Prop_lut6_I0_O)        0.299     1.087 r  OUTMUX/i__carry_i_1__6/O
                         net (fo=1, routed)           0.000     1.087    OUTMUX/i__carry_i_1__6_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.463 r  OUTMUX/cnvt0_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.463    OUTMUX/cnvt0_inferred__7/i__carry_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.620 r  OUTMUX/cnvt0_inferred__7/i__carry__0/CO[1]
                         net (fo=1, routed)           1.148     2.768    OUTMUX/cnvt0
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.332     3.100 r  OUTMUX/cnvt_ff_i_2/O
                         net (fo=1, routed)           0.162     3.262    OUTMUX/cnvt_ff_i_2_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.124     3.386 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.386    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    OUTMUX/JA_OBUF[0]
    SLICE_X0Y109         FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.576     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.029     3.652    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.652    
                         arrival time                          -3.386    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[10]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[11]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[12]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[12]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 3.112 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.803     2.830    DB/db_count[31]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.587     3.112    DB/clk_220
    SLICE_X4Y106         FDRE                                         r  DB/db_count_reg[9]/C
                         clock pessimism              0.577     3.688    
                         clock uncertainty           -0.064     3.624    
    SLICE_X4Y106         FDRE (Setup_fdre_C_R)       -0.429     3.195    DB/db_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.606ns (18.677%)  route 2.639ns (81.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.708    -0.832    DB/clk_220
    SLICE_X4Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  DB/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.083     0.707    DB/pbtn_db_reg[5]_0[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.150     0.857 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=362, routed)         1.555     2.413    JA_OBUF[5]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.507     3.032    JA_OBUF[4]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][1]/C
                         clock pessimism              0.560     3.591    
                         clock uncertainty           -0.064     3.527    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.726     2.801    inputs_reg[7][1]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[7][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.606ns (18.677%)  route 2.639ns (81.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.708    -0.832    DB/clk_220
    SLICE_X4Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  DB/pbtn_db_reg[5]/Q
                         net (fo=15, routed)          1.083     0.707    DB/pbtn_db_reg[5]_0[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.150     0.857 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=362, routed)         1.555     2.413    JA_OBUF[5]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.507     3.032    JA_OBUF[4]
    SLICE_X12Y108        FDRE                                         r  inputs_reg[7][3]/C
                         clock pessimism              0.560     3.591    
                         clock uncertainty           -0.064     3.527    
    SLICE_X12Y108        FDRE (Setup_fdre_C_R)       -0.726     2.801    inputs_reg[7][3]
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[13]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.194    DB/db_count_reg[13]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[14]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.194    DB/db_count_reg[14]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 DB/db_count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/db_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 3.111 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.705    -0.835    DB/clk_220
    SLICE_X4Y111         FDRE                                         r  DB/db_count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.379 f  DB/db_count_reg[29]/Q
                         net (fo=2, routed)           0.675     0.296    DB/db_count_reg_n_0_[29]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     0.420 f  DB/db_count[31]_i_9/O
                         net (fo=1, routed)           0.489     0.909    DB/db_count[31]_i_9_n_0
    SLICE_X9Y110         LUT5 (Prop_lut5_I4_O)        0.124     1.033 f  DB/db_count[31]_i_5/O
                         net (fo=1, routed)           0.869     1.902    DB/db_count[31]_i_5_n_0
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.124     2.026 r  DB/db_count[31]_i_1/O
                         net (fo=119, routed)         0.754     2.781    DB/db_count[31]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         1.586     3.111    DB/clk_220
    SLICE_X4Y107         FDRE                                         r  DB/db_count_reg[15]/C
                         clock pessimism              0.577     3.687    
                         clock uncertainty           -0.064     3.623    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429     3.194    DB/db_count_reg[15]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    DB/clk_220
    SLICE_X7Y104         FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.370    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X6Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/swtch_db[10]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    DB/clk_220
    SLICE_X6Y104         FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.120    -0.370    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.598    -0.566    DB/clk_220
    SLICE_X3Y104         FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.369    DB/shift_swtch11[3]
    SLICE_X2Y104         LUT5 (Prop_lut5_I0_O)        0.045    -0.324 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    DB/swtch_db[11]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.871    -0.802    DB/clk_220
    SLICE_X2Y104         FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.064    -0.489    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.120    -0.369    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/shift_pb1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    DB/clk_220
    SLICE_X7Y103         FDRE                                         r  DB/shift_pb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_pb1_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.358    DB/shift_pb1[2]
    SLICE_X6Y103         FDRE                                         r  DB/shift_pb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    DB/clk_220
    SLICE_X6Y103         FDRE                                         r  DB/shift_pb1_reg[3]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.075    -0.415    DB/shift_pb1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.596    -0.568    DB/clk_220
    SLICE_X0Y110         FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.373    DB/shift_swtch0[3]
    SLICE_X1Y110         LUT5 (Prop_lut5_I0_O)        0.045    -0.328 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y110         FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.869    -0.804    DB/clk_220
    SLICE_X1Y110         FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.064    -0.491    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.091    -0.400    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 inputs_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.855%)  route 0.091ns (39.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.597    -0.567    JA_OBUF[4]
    SLICE_X7Y106         FDRE                                         r  inputs_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inputs_reg[2][0]/Q
                         net (fo=5, routed)           0.091    -0.335    OUTMUX/inputs_reg[2][15][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/operands_dly_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/operands_dly_reg[2][0]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.076    -0.414    OUTMUX/operands_dly_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.587    -0.577    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y122         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.345    DB/Q[1]
    SLICE_X6Y122         LUT3 (Prop_lut3_I0_O)        0.045    -0.300 r  DB/dig0[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    OUTMUX/dat_bcd_o_reg[3][1]
    SLICE_X6Y122         FDRE                                         r  OUTMUX/dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.854    -0.818    OUTMUX/JA_OBUF[0]
    SLICE_X6Y122         FDRE                                         r  OUTMUX/dig0_reg[1]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.064    -0.500    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.121    -0.379    OUTMUX/dig0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_mean/result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.596    -0.568    u_mean/clk_220
    SLICE_X3Y111         FDRE                                         r  u_mean/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  u_mean/result_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.317    c[8]
    SLICE_X3Y112         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.806    JA_OBUF[4]
    SLICE_X3Y112         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.076    -0.414    result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CTL/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            CTL/state_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.789%)  route 0.081ns (30.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.598    -0.566    CTL/JA_OBUF[0]
    SLICE_X1Y103         FDRE                                         r  CTL/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  CTL/state_reg[6]/Q
                         net (fo=3, routed)           0.081    -0.345    CTL/sel[6]
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.045    -0.300 r  CTL/state[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.300    CTL/p_1_in[8]
    SLICE_X0Y103         FDSE                                         r  CTL/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.871    -0.802    CTL/JA_OBUF[0]
    SLICE_X0Y103         FDSE                                         r  CTL/state_reg[8]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.064    -0.489    
    SLICE_X0Y103         FDSE (Hold_fdse_C_D)         0.092    -0.397    CTL/state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inputs_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.317%)  route 0.109ns (43.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.592    -0.572    JA_OBUF[4]
    SLICE_X5Y116         FDRE                                         r  inputs_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  inputs_reg[3][12]/Q
                         net (fo=4, routed)           0.109    -0.322    OUTMUX/inputs_reg[3][15][12]
    SLICE_X7Y115         FDRE                                         r  OUTMUX/operands_dly_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.861    -0.811    OUTMUX/JA_OBUF[0]
    SLICE_X7Y115         FDRE                                         r  OUTMUX/operands_dly_reg[3][12]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.064    -0.493    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.066    -0.427    OUTMUX/operands_dly_reg[3][12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.310    SSB/Digit0_n_0
    SLICE_X0Y112         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=850, routed)         0.867    -0.806    SSB/JA_OBUF[1]
    SLICE_X0Y112         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.064    -0.490    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.070    -0.420    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.110    





