Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Apr 26 12:26:37 2018
| Host         : LabCenter-172 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file CPU_top_control_sets_placed.rpt
| Design       : CPU_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   271 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           14 |
| Yes          | No                    | No                     |            3898 |         1777 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             365 |          193 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------+------------------------------+------------------+----------------+
|      Clock Signal      |            Enable Signal           |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------+------------------------------------+------------------------------+------------------+----------------+
| ~ACCdata_OBUF_BUFG[15] |                                    | ACCdata_OBUF_BUFG[15]        |                1 |              1 |
|  u_clock_all/CLK       |                                    |                              |                1 |              3 |
|  u_clock_all/CLK       | u_scan_seg/data_in_0               |                              |                2 |              4 |
|  clk_IBUF_BUFG         |                                    |                              |                5 |              5 |
|  clk_IBUF_BUFG         | u_CPU/u_ControlUnit/CAR[4]_i_1_n_0 | u_key_test/SR[0]             |                2 |              5 |
|  clk_IBUF_BUFG         | u_CPU/u_ControlUnit/PC_reg[7][0]   | u_key_test/SR[0]             |                3 |              8 |
|  clk_IBUF_BUFG         | u_CPU/u_ControlUnit/MAR_reg[7][0]  |                              |                3 |             10 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[50][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_IR/E[0]                    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_ControlUnit/ALU_temp0[0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_ControlUnit/IR_reg[15][0]  |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_ControlUnit/BR_reg[15][0]  |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_ControlUnit/E[0]           |                              |               16 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[190][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[192][15][0]   |                              |               14 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[193][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[194][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[195][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[196][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[197][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[198][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[199][0][0]    |                              |                3 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[19][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[1][0][0]      | u_key_test/SR[0]             |               11 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[200][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[201][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[202][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[203][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[204][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[205][0][0]    |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[206][0][0]    |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[209][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[20][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[210][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[211][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[243][15][0]   |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[244][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[91][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[92][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[0][0][0]      | u_key_test/SR[0]             |               12 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[12][15][0]    | u_key_test/SR[0]             |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[130][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[131][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[132][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[133][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[134][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[135][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[137][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[138][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[139][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[13][0][0]     | u_key_test/SR[0]             |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[140][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[143][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[144][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[145][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[187][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[212][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[213][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[247][0][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[248][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[249][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[24][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[250][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[251][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[252][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[253][0][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[255][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[25][15][0]    |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[26][15][0]    | u_key_test/SR[0]             |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[27][15][0]    | u_key_test/SR[0]             |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[28][15][0]    | u_key_test/SR[0]             |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[29][15][0]    | u_key_test/SR[0]             |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[2][15][0]     | u_key_test/SR[0]             |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[30][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[31][0][0]     |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[32][15][0]    | u_key_test/SR[0]             |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[33][15][0]    | u_key_test/SR[0]             |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[34][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[35][15][0]    | u_key_test/SR[0]             |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[7][15][0]     | u_key_test/SR[0]             |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[82][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[83][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[93][15][0]    |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[185][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[186][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[188][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[189][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[18][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[191][0][0]    |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[207][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[208][15][0]   |                              |               13 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[174][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[176][15][0]   |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[177][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[58][15][0]    |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[59][15][0]    |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[5][15][0]     | u_key_test/SR[0]             |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[60][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[61][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[62][15][0]    |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[63][0][0]     |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[64][15][0]    |                              |               12 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[65][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[66][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[67][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[68][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[100][15][0]   |                              |               12 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[103][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[101][15][0]   |                              |               11 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[102][15][0]   |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[146][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[147][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[148][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[149][15][0]   |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[14][15][0]    | u_key_test/SR[0]             |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[150][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[151][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[152][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[153][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[154][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[155][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[156][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[157][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[158][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[159][0]_0[0]  |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[117][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[118][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[119][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[11][15][0]    | u_key_test/SR[0]             |               12 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[120][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[121][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[122][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[123][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[124][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[125][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[126][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[127][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[128][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[129][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[175][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[254][0][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[80][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[81][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[98][15][0]    |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[99][15][0]    |                              |               11 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[9][15][0]     | u_key_test/SR[0]             |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[141][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[142][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[104][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[105][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[106][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[107][15][0]   |                              |               11 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[108][15][0]   |                              |               12 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[109][15][0]   |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[10][15][0]    | u_key_test/SR[0]             |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[110][15][0]   |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[111][15][0]   |                              |               11 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[112][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[113][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[114][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[115][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[116][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[136][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[15][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[160][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[161][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[162][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[163][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[164][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[165][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[166][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[167][0][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[168][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[169][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[16][15][0]    |                              |               12 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[170][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[171][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[172][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[173][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[178][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[179][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[17][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[180][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[181][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[182][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[183][0][0]    |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[184][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[214][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[215][15][0]   |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[216][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[217][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[218][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[219][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[21][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[220][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[221][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[222][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[223][15][0]   |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[224][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[225][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[226][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[227][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[228][15][0]   |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[229][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[230][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[231][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[232][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[233][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[234][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[235][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[236][15][0]   |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[237][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[238][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[239][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[23][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[240][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[241][15][0]   |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[242][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[245][15][0]   |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[246][15][0]   |                              |                4 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[36][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[37][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[38][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[39][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[3][0][0]      | u_key_test/SR[0]             |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[40][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[41][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[42][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[43][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[44][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[45][15][0]    |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[46][15][0]    |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[47][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[48][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[49][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[4][15][0]     | u_key_test/SR[0]             |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[22][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[51][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[52][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[53][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[54][15][0]    |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[55][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[56][15][0]    |                              |                5 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[57][15][0]    |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[69][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[6][15][0]     | u_key_test/SR[0]             |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[70][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[71][15][0]    |                              |                6 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[72][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[73][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[74][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[75][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[76][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[77][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[78][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[79][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[84][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[85][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[86][15][0]    |                              |                7 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[87][15][0]    |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[88][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[89][15][0]    |                              |                8 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[8][15][0]     | u_key_test/SR[0]             |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[90][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[94][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[95][15][0]    |                              |               10 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[96][15][0]    |                              |               12 |             16 |
|  clk_IBUF_BUFG         | u_CPU/u_MAR/memo_reg[97][15][0]    |                              |                9 |             16 |
|  clk_IBUF_BUFG         |                                    | u_key_test/clear             |                5 |             20 |
|  clk_IBUF_BUFG         |                                    | u_clock_all/cnt2[29]_i_1_n_0 |                8 |             29 |
|  clk_IBUF_BUFG         | u_CPU/u_ControlUnit/MBR_reg[0]     |                              |               31 |             60 |
+------------------------+------------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     2 |
| 8      |                     1 |
| 10     |                     1 |
| 16+    |                   264 |
+--------+-----------------------+


