
<html><head><title>Overview of Abstract Generator</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="umap" />
<meta name="CreateDate" content="2020-08-16" />
<meta name="CreateTime" content="1597635224" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso Abstract Generator that you can use to create abstracts from layout data." />
<meta name="DocTitle" content="Virtuoso Abstract Generator User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Overview of Abstract Generator" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="abstract" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-16" />
<meta name="ModifiedTime" content="1597635224" />
<meta name="NextFile" content="chap2.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Layout" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Layout Suite" />
<meta name="Product" content="Virtuoso Layout Suite" />
<meta name="ProductFamily" content="Virtuoso Layout Suite" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Abstract Generator User Guide -- Overview of Abstract Generator" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="abstractICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="abstractTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="abstract.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2.html" title="Standalone Abstract Generator">Standalone Abstract Generator</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Abstract Generator User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-124751"></a></h1>
<h1>
<a id="pgfId-137542"></a><hr />
Overview of Abstract Generator<hr />
</h1>

<p>
<a id="pgfId-137543"></a>Abstract Generator is a library modeling tool that lets you create abstracts for standard cells, macro blocks, and IOs from detailed layout information in Library Exchange Format (LEF), Design Exchange Format (DEF), and Graphics Design Station II (GDSII) Stream formats.</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-137505"></a>
<strong>LEF/DEF version 5.8</strong>: References to LEF and DEF version 5.8 functionality and features apply only for Abstract Generator in the Innovus<sup>â„¢</sup> Digital Implementation System (Innovus) releases. LEF/DEF 5.8 is not available with Innovus.</div>

<p>
<a id="pgfId-137556"></a>An abstract is a high-level representation of a layout view. An abstract contains information about the type and size of cells, position of pins or terminals, and the overall size of blockages. The abstracts generated are based on physical layout and logical data, process technology information, and specific cell-modeling requirements. The abstracts are used in place of full layouts to improve the performance of place-and-route tools, such as Innovus. After the place-and-route is complete, the abstracts are replaced back with the layouts.</p>
<p>
<a id="pgfId-137512"></a><a id="interfaces"></a>The functionality for abstract generation is available through <strong>two interfaces</strong>, which access the same executable. You can choose to access a particular interface based on your requirements, the current design environment, and the familiarity with an interface. You can invoke the executable either as a standalone application or from within the Virtuoso design environment.</p>
<ul><li>
<a id="pgfId-137513"></a>The standalone Abstract Generator interface can be used to generate abstracts for a single library at a time. You can run this application both in GUI and non-GUI mode. The graphical interface of this application is modeled on the abstract generation flow steps &#8212; Pins, Extract, and Abstract. This interface provides advanced options and is designed for experienced users.</li><li>
<a id="pgfId-137514"></a>The integrated Abstract Generator interface launched from the Virtuoso design environment can be used to generate abstracts for individual or multiple cells of a library. This interface is simple and is designed for novice users who are either not familiar with or find the advanced options of the standalone application difficult to comprehend. Being tightly integrated with the Virtuoso design environment, this interface allows users working on layouts in the Virtuoso design environment to continue with abstract generation for their layouts in the same environment.</li></ul>

<p>
<a id="pgfId-129379"></a>This user guide describes Abstract Generator, a library modeling tool for creating abstracts from detailed layout information for standard cells, macro blocks, and IOs. This guide also describes the integrated Abstract Generator interface used for creating abstracts in the Virtuoso design environment for specific cells.</p>
<p>
<a id="pgfId-129393"></a>This chapter covers the following topics:</p>
<ul><li>
<a id="pgfId-136508"></a><a href="chap1.html#15832">Use Model for Abstract Generation</a></li><li>
<a id="pgfId-136395"></a><a href="chap1.html#99329">Block Override Support in Abstract Generation</a></li><li>
<a id="pgfId-136410"></a><a href="chap1.html#16237">Flows Supported by Abstract Generator</a></li></ul>



<h2>
<a id="pgfId-126104"></a><a id="15832"></a>U<a id="marker-126101"></a><a id="UseModel"></a>se Model for Abstract Generation</h2>

<p>
<a id="pgfId-128414"></a>Abstract Generator generates LEF abstracts for cells in cell libraries. A cell library typically consists of standard cells but can also include IO and corner cells and some small custom blocks. The individual components of the library are described in an appropriate layout format, such as GDSII or LEF.</p>
<p>
<a id="pgfId-126106"></a>Abstract Generator lets you import layout information and create abstracts for some or all of the cells in the library. You can then reference any of the library cells in your design, safe in the knowledge that a suitable abstract exists for that cell. After generating abstracts for library cells, you should not have to return to the tool unless the library is revised either in response to some change in the fabrication process or through the addition of new cells or modification of the existing ones.</p>
<p>
<a id="pgfId-126221"></a>Abstract Generator satisfies the requirements of library designers and production engineers by presenting an uncluttered flow through the library development process.</p>
<p>
<a id="pgfId-126153"></a>The more experienced user enjoys maximum flexibility in entering cell information, partitioning cells into exclusive sets, fine tuning option settings, and iterating through the abstract generation process. The tool also provides reliable support for moving backward in the flow and clearing feedback on potential and real problems with the abstracts generated.</p>
<p>
<a id="pgfId-126154"></a>The less experienced designer is provided with a simple flow through the essential steps required to update a library with predefined settings. The more flexible and user-friendly interface, that is, the integrated Abstract Generator, which can be launched in the Virtuoso design environment is also available at the disposal of the novice users.</p>

<h2>
<a id="pgfId-135547"></a><a id="99329"></a>Block Override Support in Abstract Generation</h2>

<p>
<a id="pgfId-135556"></a>Abstract Generator supports overridden terminals and instance terminals in block domain. The Abstract Generation commands do not create overriding terminals or instance terminals. However, these overridden terminals and instance terminals can be present in OpenAccess data coming from Innovus or any other application using OA. Therefore, the support is required for interoperability between Innovus and Virtuoso.</p>
<p>
<a id="pgfId-135557"></a>The behavior of commands in Abstract Generator is given as follows:</p>
<ol><li>
<a id="pgfId-135558"></a>The commands processing pins and pin figures on overridden terminals and instance terminals, of master instance having pins and pin figures, should consider overridden terminal and instance terminal as a normal block domain terminal or instance terminal, without any difference in the behavior. For example, the Pin Optimize command should optimize pins on overridden terminal and instance terminal.</li><li>
<a id="pgfId-135559"></a>The commands involving change of signal type should ensure that nets connected to overriding terminals and instance terminals can only be of signal type <code>power</code>, <code>ground</code>, <code>tieHi</code>, <code>tieLo</code>, and <code>tieOff</code>.<br />
<a id="pgfId-144457"></a>In Abstract Generator, you can set the signal type for terminals only as <code>signal</code>, <code>clock</code>, <code>power</code>, <code>ground</code>, or <code>analog</code>. If pins on the layout and the terminals for the same pins have another signal type, such as <code>reset</code>, the signal type value is retained as <code>reset</code> in the abstract view as well.</li><li>
<a id="pgfId-135560"></a>The commands processing (deleting) empty nets should be careful because a net may be empty only in the block domain and may have a terminal/instance terminal in module domain. Therefore, the net is not empty as corresponding terminals and instance terminals are hidden in the block domain.</li></ol>



<p>
<a id="pgfId-135646"></a>Commands related to terminals and instance terminals are as follows:</p>
<ul><li>
<a id="pgfId-135681"></a>Abstract Generate</li></ul>

<h3>
<a id="pgfId-135709"></a>Concept of Overriding Terminals and Instance Terminals</h3>

<p>
<a id="pgfId-135689"></a>The &#8220;tieHigh&#8221;, &#8220;tieLow&#8221;, &#8220;tieOff&#8221;, &#8220;power&#8221;, &#8220;ground&#8221;, and &#8220;signal&#8221; nets specified in verilog can be implemented in block domain using any physical-only net. The example for this is given as follows:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-135571"></a>/ Verilog file for cell &quot;top_level&quot; view &quot;layout&quot;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-135572"></a>// Language Version: 2001</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-135573"></a>module top_level (</pre>

<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135574"></a>A,</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135575"></a>B,</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135576"></a>C,</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135577"></a>D,</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135578"></a>Z</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135579"></a>);</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135580"></a>input A;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135581"></a>input B;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135582"></a>input C;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135583"></a>input D;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135584"></a>input _IN;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135585"></a>output Z;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135586"></a>output _OUT;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135587"></a>wire net1;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135588"></a>assign _OUT = 1&#8217;b1;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135589"></a>assign _IN = 1&#8217;b0;</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135590"></a>block3 I1 ( .A(A), .B(B), .C(C), .Y(net1), .Z(1&#8217;b1));</pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-135591"></a>block I2 ( .A(net1), .B(1&#8217;b1), .C(D), .Z(Z), .â€žnd! (1&#8217;b0), .\vdd! (1&#8217;b1));</pre>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-135592"></a>endmodule // top_level</pre>

<p>
<a id="pgfId-135593"></a>In the mentioned example, observe the following in the connectivity:</p>
<ul><li>
<a id="pgfId-135594"></a>The terminals _IN and _OUT are connected to tie0 and tie1nets, respectively.</li><li>
<a id="pgfId-135595"></a>The instance terminals corresponding to I1/Z and I2/B are connected to tie.</li><li>
<a id="pgfId-135596"></a>The instance terminals corresponding to I2/vdd! and I2/gnd! are connected to tie1 and tie0 nets, respectively</li></ul>


<p>
<a id="pgfId-135597"></a>It is significant to understand that verilog designer has no clue how 1&#8217;b1 (tieHi) and 1&#8217;b0 (tieLow) nets will be implemented in the layout or block domain. It depends on the block designer to choose any physical only net to implement 1&#8217;b1 and 1&#8217;b0. For example, the following array of nets can be used to implement.</p>
<ul><li>
<a id="pgfId-135598"></a>_IN and I2/gnd! (tie0) to be implemented by net VSS (physical only).</li><li>
<a id="pgfId-135599"></a>_OUT and I2/vdd! (tie1) to be implemented by net VDD (physical only).</li><li>
<a id="pgfId-135600"></a>I1/Z and I2/B (tie1) to be implemented by net INTERNALVDD (physical only).</li></ul>


<p>
<a id="pgfId-135601"></a>The following changes in the block domain will have to be made.</p>
<ul><li>
<a id="pgfId-135602"></a>Hide _IN _OUT terminals.</li><li>
<a id="pgfId-135603"></a>Hide instance terminals I2/gnd!, I2/vdd!, I1/Z and I2/B.</li><li>
<a id="pgfId-135604"></a>Create overriding terminals and overriding instance terminals with same names to implement them using the above mentioned physical only nets.</li></ul>



<h2>
<a id="pgfId-126097"></a><a id="16237"></a>Flows S<a id="Flows"></a>upporte<a id="marker-125129"></a>d by Abstract Generator </h2>

<p>
<a id="pgfId-125131"></a>The following flows describe the interaction between the standalone Abstract Generator interface, and the tools and translators on the Virtuoso platform:</p>
<ul><li>
<a id="pgfId-125135"></a><a href="chap1.html#73364">GDSII to LEF</a></li><li>
<a id="pgfId-125139"></a><a href="chap1.html#58773">DEF to OA</a></li><li>
<a id="pgfId-125143"></a><a href="chap1.html#61175">LEF to OA</a></li><li>
<a id="pgfId-125147"></a><a href="chap1.html#47511">Virtuoso Layout Flow</a></li></ul>




<h3>
<a id="pgfId-129620"></a><a id="73364"></a>GDSII to <a id="marker-129619"></a>LEF</h3>

<p>
<a id="pgfId-129624"></a>In this flow, Abstract Generator imports GDSII data and generates the abstract LEF 5.x. This LEF abstract is then used to create layouts, which can be imported directly into the Virtuoso environment.</p>
<p>
<a id="pgfId-125161"></a>The abstract generation step is usually performed by a library or an IP developer and is independent of any floorplanning.</p>

<p>
<a id="pgfId-125196"></a></p>
<div class="webflare-div-image">
<img width="322" height="74" src="images/chap1-3.gif" /></div>
<h3>
<a id="pgfId-125199"></a><a id="58773"></a>DEF to OA<a id="marker-125198"></a></h3>

<p>
<a id="pgfId-125200"></a>In this flow, Abstract Generator imports DEF layout and LEF abstract views and generates an abstract layout.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-125201"></a>The imported LEF is required to create the abstract views of cells, which are then instantiated when the DEF is read by Abstract Generator.</div>
<p>
<a id="pgfId-125202"></a>This flow lets you convert a routed block generated by Innovus into a cellview suitable for use in the Virtuoso design environment. You can also generate a LEF version of the block abstract if required.</p>

<p>
<a id="pgfId-125262"></a></p>
<div class="webflare-div-image">
<img width="619" height="334" src="images/chap1-4.gif" /></div>
<h3>
<a id="pgfId-129964"></a><a id="61175"></a>LE<a id="marker-129963"></a>F to OA</h3>

<p>
<a id="pgfId-129965"></a>In this flow, LEF layout information is imported to generate an abstract layout view.</p>
<p>
<a id="pgfId-126272"></a>This flow lets you import an existing LEF abstract generated by a non-Cadence tool and use the advanced features of Abstract Generator to render the data for use in Cadence floorplanning and place-and-route engines, particularly power routers. For example, you might use Abstract Generator to form correct power geometry groupings into <code>LEF</code> <code>PORTS</code> for <code>sroute</code>. For more information about power geometry groups, see <a href="chap5.html#58566">Grouping Power Geometries</a>.</p>
<p>
<a id="pgfId-126273"></a>The abstract view can be used directly in the Virtuoso design environment or you can export LEF 5.x for use with Innovus.</p>

<p>
<a id="pgfId-125312"></a></p>
<div class="webflare-div-image">
<img width="606" height="279" src="images/chap1-5.gif" /></div>
<h3>
<a id="pgfId-125316"></a><a id="47511"></a>Virtuoso <a id="marker-125315"></a>Layout Flow</h3>

<p>
<a id="pgfId-125317"></a>This flow facilitates a tight integration between Abstract Generator and Virtuoso Floorplanner, which bypasses the import and export LEF steps used in the <a href="chap1.html#61175">LEF to OA</a> flow. </p>
<p>
<a id="pgfId-125318"></a>In this flow, all layout data creation and abstract generation stay within the Virtuoso design environment. There is no requirement for LEF. This part of the flow can be done by using Virtuoso Floorplanner or Abstract Generator. The DEF side of the flow requires a netlist and can only be done by using Virtuoso Floorplanner.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-125319"></a>Virtuoso Floorplanner can invoke Abstract Generator to generate an abstract view for either a layout or a softLayout view.</div>

<p>
<a id="pgfId-125387"></a></p>
<div class="webflare-div-image">
<img width="643" height="440" src="images/chap1-6.gif" /></div>

<p>
<a id="pgfId-132957"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="chap2.html" id="nex" title="Standalone Abstract Generator">Standalone Abstract Generator</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>