\hypertarget{group___peripheral__registers__structures}{}\section{Peripheral\+\_\+registers\+\_\+structures}
\label{group___peripheral__registers__structures}\index{Peripheral\+\_\+registers\+\_\+structures@{Peripheral\+\_\+registers\+\_\+structures}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em C\+RC calculation unit. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug M\+CU. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em D\+MA Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}
\item 
struct \hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+L\+A\+SH Registers. \end{DoxyCompactList}\item 
struct \hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_d_i_o___type_def}{S\+D\+I\+O\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window W\+A\+T\+C\+H\+D\+OG. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___device_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___host_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. \end{DoxyCompactList}\item 
struct \hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}
\begin{DoxyCompactList}\small\item\em U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
