/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [18:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [7:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  reg [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_3z[0] & celloutsig_0_4z[0]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z[2] & celloutsig_1_3z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[3]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[1] | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_3z[0]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_0_69z = celloutsig_0_17z ^ celloutsig_0_22z[2];
  assign celloutsig_0_70z = celloutsig_0_0z ^ celloutsig_0_34z[5];
  assign celloutsig_1_18z = celloutsig_1_12z[0] ^ celloutsig_1_15z[3];
  assign celloutsig_0_8z = celloutsig_0_5z ^ celloutsig_0_0z;
  assign celloutsig_0_3z = in_data[39:37] + { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_4z = in_data[79:75] + in_data[54:50];
  assign celloutsig_0_14z = { celloutsig_0_11z[9], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z } + { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_1z[5:4], celloutsig_1_0z } & in_data[145:143];
  assign celloutsig_1_14z = in_data[119:112] & { celloutsig_1_8z[9:7], celloutsig_1_8z[9:7], celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_1_6z = in_data[102:97] === { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_1z[9:6] === { in_data[121], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_5z = { in_data[126:125], celloutsig_1_0z, celloutsig_1_0z } >= { celloutsig_1_1z[5:3], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_12z[1:0], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z } >= { celloutsig_1_4z, celloutsig_1_8z[14], celloutsig_1_8z[14], celloutsig_1_8z[12:7], celloutsig_1_8z[9:7], celloutsig_1_8z[11], celloutsig_1_8z[12], celloutsig_1_8z[14], celloutsig_1_8z[0], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_8z[12], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_15z } > { celloutsig_1_8z[9:7], celloutsig_1_8z[9:7], celloutsig_1_8z[11], celloutsig_1_8z[12], celloutsig_1_8z[14], celloutsig_1_8z[0], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_14z[7:5], celloutsig_1_16z } <= { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z[1:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z } <= { in_data[39:29], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[172:158] && in_data[162:148];
  assign celloutsig_1_3z = celloutsig_1_1z[3] & ~(celloutsig_1_2z[1]);
  assign celloutsig_1_10z = celloutsig_1_8z[9] & ~(celloutsig_1_8z[8]);
  assign celloutsig_0_7z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_6z);
  assign celloutsig_0_17z = celloutsig_0_13z & ~(celloutsig_0_0z);
  assign celloutsig_1_1z = { in_data[158:151], celloutsig_1_0z, celloutsig_1_0z } * in_data[172:163];
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z } !== { celloutsig_0_11z[9:5], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_11z[7:5], celloutsig_0_9z } !== { celloutsig_0_4z[1:0], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_0z = & in_data[27:20];
  assign celloutsig_1_7z = & celloutsig_1_1z[8:1];
  assign celloutsig_0_34z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_7z } <<< { celloutsig_0_14z[0], celloutsig_0_4z };
  assign celloutsig_1_11z = ~((celloutsig_1_9z & celloutsig_1_5z) | celloutsig_1_1z[2]);
  always_latch
    if (clkin_data[128]) celloutsig_1_12z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_12z = { in_data[168:167], celloutsig_1_6z, celloutsig_1_11z };
  always_latch
    if (clkin_data[96]) celloutsig_1_15z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_15z = { in_data[105:104], celloutsig_1_2z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 19'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_22z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_22z = { in_data[18:14], celloutsig_0_3z };
  assign { celloutsig_1_8z[11], celloutsig_1_8z[12], celloutsig_1_8z[0], celloutsig_1_8z[14], celloutsig_1_8z[9:7], celloutsig_1_8z[10] } = ~ { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign { celloutsig_1_8z[13], celloutsig_1_8z[6:1] } = { celloutsig_1_8z[14], celloutsig_1_8z[9:7], celloutsig_1_8z[11], celloutsig_1_8z[12], celloutsig_1_8z[14] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
