Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneii
Quartus root          :  c:/altera/13.0sp1/quartus/bin64/
Quartus sim root      :  c:/altera/13.0sp1/quartus/eda/sim_lib
Simulation Tool       :  active-hdl
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  top_level.vho
Sim SDF File       :  top_level_vhd.sdo
Sim dir               :  simulation\activehdl

=======================================================

Info: Starting NativeLink simulation with Active-HDL software
Sourced NativeLink script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/active-hdl.tcl
Probing asim_log
Active-HDL Info: createdesign top_level D:/DE2/CombVsReg/simulation/activehdl
Active-HDL Info: # Design top_level created
Active-HDL Info: opendesign -a top_level.adf
Active-HDL Info: # Design: Creating new workspace file: "D:\DE2\CombVsReg\simulation\activehdl\top_level\top_level.aws"
Active-HDL Info: # Design: 0:03, 27 окт€бр€ 2020 г.
Active-HDL Info: # Design: Opening design "D:\DE2\CombVsReg\simulation\activehdl\top_level\top_level.adf"
Active-HDL Info: # Design Explorer: Shortcut to "D:\DE2\CombVsReg\simulation\activehdl\top_level\top_level.aws" workspace added.
Active-HDL Info: waveformmode ASDB
Active-HDL Info: alib  vhdl_libs/cycloneii_vhdl
Active-HDL Info: # Library Manager: Library "cycloneii_vhdl" attached.
Active-HDL Info: amap cycloneii vhdl_libs/cycloneii_vhdl
Active-HDL Info: # Library Manager: Library "cycloneii" attached.
Active-HDL Info: acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
Active-HDL Info: # File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd
Active-HDL Info: # Compile Package "cycloneii_atom_pack"
Active-HDL Info: # Compile Package Body "cycloneii_atom_pack"
Active-HDL Info: # Compile Package "cycloneii_pllpack"
Active-HDL Info: # Compile Package Body "cycloneii_pllpack"
Active-HDL Info: # Compile Entity "cycloneii_dffe"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_dffe"
Active-HDL Info: # Compile Entity "cycloneii_mux21"
Active-HDL Info: # Compile Architecture "AltVITAL" of Entity "cycloneii_mux21"
Active-HDL Info: # Compile Entity "cycloneii_mux41"
Active-HDL Info: # Compile Architecture "AltVITAL" of Entity "cycloneii_mux41"
Active-HDL Info: # Compile Entity "cycloneii_and1"
Active-HDL Info: # Compile Architecture "AltVITAL" of Entity "cycloneii_and1"
Active-HDL Info: # Compile Entity "cycloneii_ram_register"
Active-HDL Info: # Compile Architecture "reg_arch" of Entity "cycloneii_ram_register"
Active-HDL Info: # Compile Entity "cycloneii_ram_pulse_generator"
Active-HDL Info: # Compile Architecture "pgen_arch" of Entity "cycloneii_ram_pulse_generator"
Active-HDL Info: # Compile Entity "cycloneii_ram_block"
Active-HDL Info: # Compile Architecture "block_arch" of Entity "cycloneii_ram_block"
Active-HDL Warning: # Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2544, 0): Non resolved signal "mem_invalidate" may have multiple sources.
Active-HDL Warning: # Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2546, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
Active-HDL Warning: # Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2552, 0): Non resolved signal "mem_invalidate_loc" may have multiple sources.
Active-HDL Warning: # Warning: ELBWRITE_0030: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2553, 0): Non resolved signal "read_latch_invalidate" may have multiple sources.
Active-HDL Info: # Compile Entity "cycloneii_jtag"
Active-HDL Info: # Compile Architecture "architecture_jtag" of Entity "cycloneii_jtag"
Active-HDL Info: # Compile Entity "cycloneii_crcblock"
Active-HDL Info: # Compile Architecture "architecture_crcblock" of Entity "cycloneii_crcblock"
Active-HDL Info: # Compile Entity "cycloneii_asmiblock"
Active-HDL Info: # Compile Architecture "architecture_asmiblock" of Entity "cycloneii_asmiblock"
Active-HDL Warning: # Warning: DAGGEN_0002: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_atoms.vhd : (2701, 0): Process has no effect - no sequential statements.
Active-HDL Info: # Compile Entity "cycloneii_m_cntr"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_m_cntr"
Active-HDL Info: # Compile Entity "cycloneii_n_cntr"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_n_cntr"
Active-HDL Info: # Compile Entity "cycloneii_scale_cntr"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_scale_cntr"
Active-HDL Info: # Compile Entity "cycloneii_pll_reg"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_pll_reg"
Active-HDL Info: # Compile Entity "cycloneii_pll"
Active-HDL Info: # Compile Architecture "vital_pll" of Entity "cycloneii_pll"
Active-HDL Info: # Compile Entity "cycloneii_routing_wire"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_routing_wire"
Active-HDL Info: # Compile Entity "cycloneii_lcell_ff"
Active-HDL Info: # Compile Architecture "vital_lcell_ff" of Entity "cycloneii_lcell_ff"
Active-HDL Info: # Compile Entity "cycloneii_lcell_comb"
Active-HDL Info: # Compile Architecture "vital_lcell_comb" of Entity "cycloneii_lcell_comb"
Active-HDL Info: # Compile Entity "cycloneii_asynch_io"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_asynch_io"
Active-HDL Info: # Compile Entity "cycloneii_io"
Active-HDL Info: # Compile Architecture "structure" of Entity "cycloneii_io"
Active-HDL Info: # Compile Entity "cycloneii_clk_delay_ctrl"
Active-HDL Info: # Compile Architecture "vital_clk_delay_ctrl" of Entity "cycloneii_clk_delay_ctrl"
Active-HDL Info: # Compile Entity "cycloneii_clk_delay_cal_ctrl"
Active-HDL Info: # Compile Architecture "vital_clk_delay_cal_ctrl" of Entity "cycloneii_clk_delay_cal_ctrl"
Active-HDL Info: # Compile Entity "cycloneii_mac_data_reg"
Active-HDL Info: # Compile Architecture "vital_cycloneii_mac_data_reg" of Entity "cycloneii_mac_data_reg"
Active-HDL Info: # Compile Entity "cycloneii_mac_sign_reg"
Active-HDL Info: # Compile Architecture "cycloneii_mac_sign_reg" of Entity "cycloneii_mac_sign_reg"
Active-HDL Info: # Compile Entity "cycloneii_mac_mult_internal"
Active-HDL Info: # Compile Architecture "vital_cycloneii_mac_mult_internal" of Entity "cycloneii_mac_mult_internal"
Active-HDL Info: # Compile Entity "cycloneii_mac_mult"
Active-HDL Info: # Compile Architecture "vital_cycloneii_mac_mult" of Entity "cycloneii_mac_mult"
Active-HDL Info: # Compile Entity "cycloneii_mac_out"
Active-HDL Info: # Compile Architecture "vital_cycloneii_mac_out" of Entity "cycloneii_mac_out"
Active-HDL Info: # Compile Entity "cycloneii_ena_reg"
Active-HDL Info: # Compile Architecture "behave" of Entity "cycloneii_ena_reg"
Active-HDL Info: # Compile Entity "cycloneii_clkctrl"
Active-HDL Info: # Compile Architecture "vital_clkctrl" of Entity "cycloneii_clkctrl"
Active-HDL Info: # Compile success 0 Errors 5 Warnings  Analysis time :  2.0 [s]
Active-HDL Info: acom -strict93 -dbg -work cycloneii c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
Active-HDL Info: # File: c:/altera/13.0sp1/quartus/eda/sim_lib/cycloneii_components.vhd
Active-HDL Info: # Design: Design "top_level" has been set as active.
Active-HDL Info: # Compile Package "cycloneii_components"
Active-HDL Info: # Compile success 0 Errors 0 Warnings  Analysis time :  23.0 [s]
Active-HDL Info: addfile -c -auto D:/DE2/CombVsReg/simulation/activehdl/top_level.vho
Active-HDL Info: # Adding file D:\DE2\CombVsReg\simulation\activehdl\top_level.vho ... Done
Active-HDL Info: addfile -c -auto D:/DE2/CombVsReg/simulation/activehdl/top_level_vhd.sdo
Active-HDL Info: # Adding file D:\DE2\CombVsReg\simulation\activehdl\top_level_vhd.sdo ... Done
Active-HDL Info: acom -reorder -O3 -e 100 -work top_level -2008  $dsn/src/top_level.vho
Active-HDL Warning: # Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
Active-HDL Info: # File: D:/DE2/CombVsReg/simulation/activehdl/top_level/src/top_level.vho
Active-HDL Info: # Compile Entity "top_level"
Active-HDL Info: # Compile Architecture "structure" of Entity "top_level"
Active-HDL Info: # Top-level unit(s) detected:
Active-HDL Info: # Entity => top_level
Active-HDL Info: # Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
Active-HDL Info: # ELBREAD: Elaboration process.
Active-HDL Info: # ELBREAD: Elaboration time 0.0 [s].
Active-HDL Info: acom -O3 -e 100 -work top_level -2008  $dsn/../../../src/top_level_tb.vhd
Active-HDL Warning: # Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
Active-HDL Info: # File: D:/DE2/CombVsReg/src/top_level_tb.vhd
Active-HDL Info: # Compile Entity "top_level_tb"
Active-HDL Error: # Error: COMP96_0078: ../../../../src/top_level_tb.vhd : (5, 5): Unknown identifier "converters".
Active-HDL Info: # Compile Architecture "rtl" of Entity "top_level_tb"
Active-HDL Error: # Error: COMP96_0015: ../../../../src/top_level_tb.vhd : (19, 1): ';' expected.
Active-HDL Error: # Error: COMP96_0019: ../../../../src/top_level_tb.vhd : (21, 14): Keyword 'map' expected.
Active-HDL Info: # Compile failure 3 Errors 0 Warnings  Analysis time :  0.6 [s]
Active-HDL Info: acom -O3 -e 100 -work top_level -2008  $dsn/../../../src/converters.vhd
Active-HDL Warning: # Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
Active-HDL Info: # File: D:/DE2/CombVsReg/src/converters.vhd
Active-HDL Info: # Compile Package "converters"
Active-HDL Info: # Compile Package Body "converters"
Active-HDL Info: # Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
Active-HDL Info: acom -O3 -e 100 -work top_level -2008  $dsn/../../../src/top_level_tb.vhd
Active-HDL Warning: # Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
Active-HDL Info: # File: D:/DE2/CombVsReg/src/top_level_tb.vhd
Active-HDL Info: # Compile Entity "top_level_tb"
Active-HDL Info: # Compile Architecture "rtl" of Entity "top_level_tb"
Active-HDL Error: # Error: COMP96_0015: ../../../../src/top_level_tb.vhd : (19, 1): ';' expected.
Active-HDL Error: # Error: COMP96_0019: ../../../../src/top_level_tb.vhd : (21, 14): Keyword 'map' expected.
Active-HDL Info: # Compile failure 2 Errors 0 Warnings  Analysis time :  1.0 [s]
Active-HDL Info: acom -O3 -e 100 -work top_level -2008  $dsn/../../../src/top_level_tb.vhd
Active-HDL Warning: # Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
Active-HDL Info: # File: D:/DE2/CombVsReg/src/top_level_tb.vhd
Active-HDL Info: # Compile Entity "top_level_tb"
Active-HDL Info: # Compile Architecture "rtl" of Entity "top_level_tb"
Active-HDL Error: # Error: COMP96_0015: ../../../../src/top_level_tb.vhd : (19, 1): ';' expected.
Active-HDL Info: # Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
Active-HDL Info: acom -O3 -e 100 -work top_level -2008  $dsn/../../../src/top_level_tb.vhd
Active-HDL Warning: # Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
Active-HDL Info: # File: D:/DE2/CombVsReg/src/top_level_tb.vhd
Active-HDL Info: # Compile Entity "top_level_tb"
Active-HDL Info: # Compile Architecture "rtl" of Entity "top_level_tb"
Active-HDL Error: # Error: COMP96_0078: ../../../../src/top_level_tb.vhd : (33, 13): Unknown identifier "SW".
Active-HDL Error: # Error: COMP96_0133: ../../../../src/top_level_tb.vhd : (33, 13): Cannot find object declaration.
Active-HDL Error: # Error: COMP96_0078: ../../../../src/top_level_tb.vhd : (34, 13): Unknown identifier "SW".
Active-HDL Error: # Error: COMP96_0133: ../../../../src/top_level_tb.vhd : (34, 13): Cannot find object declaration.
Active-HDL Info: # Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
Error: Encountered an error while running Active-HDL Simulation software 
Error: NativeLink simulation flow was NOT successful



================The following additional information is provided to help identify the cause of error while running nativelink scripts=================
Nativelink TCL script failed with errorCode:  CHILDKILLED 13812 {unknown signal} {unknown signal}
Nativelink TCL script failed with errorInfo:  child killed: unknown signal
    while executing
"close $pipe_id"
    invoked from within
"if [catch {close $pipe_id} errstream ] {
				set savedCode $::errorCode
				set savedInfo $::errorInfo
				if { [regexp {CHILDSTATUS ([1-9]+) ([1-9]+)..."
    invoked from within
"if [ catch {eval gen_activehdl_script args_hash} sim_do_file_name] {

		# when exception is thrown, sim_do_file_name contains the error msg (otherwise..."
    (procedure "launch_sim" line 20)
    invoked from within
"launch_sim launch_args_hash"
    ("eval" body line 1)
    invoked from within
"eval launch_sim launch_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
				set savedCode $::errorCode
				set savedInfo $::errorInfo
				error $result $savedInfo $savedCode
			} else {
			..."
    invoked from within
"if [catch {eval launch_sim launch_args_hash} result ] {
			set status 1
			if [ info exists ::errorCode ] {
				set savedCode $::errorCode
				set sav..."
    (procedure "run_sim" line 78)
    invoked from within
"run_sim run_sim_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
			set savedCode $::errorCode
			set savedInfo $::errorInfo
			error "$result" $savedInfo $savedCode
		} else {
			er..."
    (procedure "run_eda_simulation_tool" line 330)
    invoked from within
"run_eda_simulation_tool eda_opts_hash"
