[DDRCTL_0]
@ = 0x0F7000000, 0x01000000

DRAMSET1TMG0_FREQ0 = 0x0000 ; SDRAM Timing Register 0 belonging to Timing Set 1
DRAMSET1TMG1_FREQ0 = 0x0004 ; SDRAM Timing Register 1 belonging to Timing Set 1
DRAMSET1TMG2_FREQ0 = 0x0008 ; SDRAM Timing Register 2 belonging to Timing Set 1
DRAMSET1TMG3_FREQ0 = 0x000C ; SDRAM Timing Register 3 belonging to Timing Set 1
DRAMSET1TMG4_FREQ0 = 0x0010 ; SDRAM Timing Register 4 belonging to Timing Set 1
DRAMSET1TMG5_FREQ0 = 0x0014 ; SDRAM Timing Register 5 belonging to Timing Set 1
DRAMSET1TMG6_FREQ0 = 0x0018 ; SDRAM Timing Register 6 belonging to Timing Set 1
DRAMSET1TMG7_FREQ0 = 0x001C ; SDRAM Timing Register 7 belonging to Timing Set 1
DRAMSET1TMG8_FREQ0 = 0x0020 ; SDRAM Timing Register 8 belonging to Timing Set 1
DRAMSET1TMG9_FREQ0 = 0x0024 ; SDRAM Timing Register 9 belonging to Timing Set 1
DRAMSET1TMG12_FREQ0 = 0x0030 ; SDRAM Timing Register 12 belonging to Timing Set 1
DRAMSET1TMG13_FREQ0 = 0x0034 ; SDRAM Timing Register 13 belonging to Timing Set 1
DRAMSET1TMG14_FREQ0 = 0x0038 ; SDRAM Timing Register 14 belonging to Timing Set 1
DRAMSET1TMG23_FREQ0 = 0x005C ; SDRAM Timing Register 23 belonging to Timing Set 1
DRAMSET1TMG24_FREQ0 = 0x0060 ; SDRAM Timing Register 24 belonging to Timing Set 1
DRAMSET1TMG25_FREQ0 = 0x0064 ; SDRAM Timing Register 25 belonging to Timing Set 1
DRAMSET1TMG30_FREQ0 = 0x0078 ; SDRAM Timing Register 30 belonging to Timing Set 1
INITMR0_FREQ0 = 0x0500 ; SDRAM Initialization MR Setting Register 0
INITMR1_FREQ0 = 0x0504 ; SDRAM Initialization MR Setting Register 1
INITMR2_FREQ0 = 0x0508 ; SDRAM Initialization MR Setting Register 2
INITMR3_FREQ0 = 0x050C ; SDRAM Initialization MR Setting Register 3
DFITMG0_FREQ0 = 0x0580 ; DFI Timing Register 0
DFITMG1_FREQ0 = 0x0584 ; DFI Timing Register 1
DFITMG2_FREQ0 = 0x0588 ; DFI Timing Register 2
DFITMG4_FREQ0 = 0x0590 ; DFI Timing Register 4
DFITMG5_FREQ0 = 0x0594 ; DFI Timing Register 5
DFILPTMG0_FREQ0 = 0x05A0 ; DFI Low Power Timing Register 0
DFILPTMG1_FREQ0 = 0x05A4 ; DFI Low Power Timing Register 1
DFIUPDTMG0_FREQ0 = 0x05A8 ; DFI Update Timing Register 0
DFIUPDTMG1_FREQ0 = 0x05AC ; DFI Update Timing Register 1
DFIMSGTMG0_FREQ0 = 0x05B0 ; DFI MC-PHY Message Timing Register 0
RFSHSET1TMG0_FREQ0 = 0x0600 ; Refresh Timing Register 0 belonging to Timing Set 1
RFSHSET1TMG1_FREQ0 = 0x0604 ; Refresh Timing Register 1 belonging to Timing Set 1
RFSHSET1TMG2_FREQ0 = 0x0608 ; Refresh Timing Register 2 belonging to Timing Set 1
RFSHSET1TMG4_FREQ0 = 0x0610 ; Refresh Timing Register 4 belonging to Timing Set 1
ZQSET1TMG0_FREQ0 = 0x0800 ; ZQ Timing Register 0 belonging to DRAM ZQ timing set 1
ZQSET1TMG1_FREQ0 = 0x0804 ; ZQ Timing Register 1 belonging to DRAM ZQ timing set 1
DQSOSCCTL0_FREQ0 = 0x0A80 ; DQS/WCK Oscillator Control Register 0
DERATEINT_FREQ0 = 0x0B00 ; Temperature Derate Interval Register
DERATEVAL0_FREQ0 = 0x0B04 ; Temperature Derate Timing Register 0
DERATEVAL1_FREQ0 = 0x0B08 ; Temperature Derate Timing Register 1
HWLPTMG0_FREQ0 = 0x0B80 ; Hardware Low Power Control Register
SCHEDTMG0_FREQ0 = 0x0C00 ; Scheduler Control Register
PERFHPR1_FREQ0 = 0x0C80 ; High Priority Read CAM Register 1
PERFLPR1_FREQ0 = 0x0C84 ; Low Priority Read CAM Register 1
PERFWR1_FREQ0 = 0x0C88 ; Write CAM Register 1
TMGCFG_FREQ0 = 0x0D00 ; Timing Configuration Register
RANKTMG0_FREQ0 = 0x0D04 ; Rank Control Timing 0
RANKTMG1_FREQ0 = 0x0D08 ; Rank Timing Register 1
PWRTMG_FREQ0 = 0x0D0C ; Low Power Timing Register
MSTR0 = 0x10000 ; Master Register0
MSTR2 = 0x10008 ; Master Register2
MSTR4 = 0x10010 ; Master Register4
STAT = 0x10014 ; Operating Mode Status Register
MRCTRL0 = 0x10080 ; Mode Register Read/Write Control Register 0.
MRCTRL1 = 0x10084 ; Mode Register Read/Write Control Register 1
MRSTAT = 0x10090 ; Mode Register Read/Write Status Register
MRRDATA0 = 0x10094 ; Mode Register Read Data 0
MRRDATA1 = 0x10098 ; Mode Register Read Data 1
DERATECTL0 = 0x10100 ; Temperature Derate Control Register 0
DERATECTL1 = 0x10104 ; Temperature Derate Control Register 1
DERATECTL2 = 0x10108 ; Temperature Derate Control Register 2
DERATECTL5 = 0x10114 ; Temperature Derate Control Register 5
DERATECTL6 = 0x10118 ; Temperature Derate Control Register 6
DERATESTAT0 = 0x1011C ; Temperature Derate Status Register 0
DERATEDBGCTL = 0x10124 ; Temperature Derate Debug Contrl Register
DERATEDBGSTAT = 0x10128 ; Temperature Derate Debug Status Register
PWRCTL = 0x10180 ; Low Power Control Register
HWLPCTL = 0x10184 ; Hardware Low Power Control Register
CLKGATECTL = 0x1018C ; clock gate control
RFSHMOD0 = 0x10200 ; Refresh Mode Register 0
RFSHCTL0 = 0x10208 ; Refresh Control Register 0
ZQCTL0 = 0x10280 ; ZQ Control Register 0
ZQCTL1 = 0x10284 ; ZQ Control Register 1
ZQCTL2 = 0x10288 ; ZQ Control Register 2
ZQSTAT = 0x1028C ; ZQ Status Register
DQSOSCRUNTIME = 0x10300 ; DQS/WCK Oscillator Runtime Register
DQSOSCSTAT0 = 0x10304 ; DQS/WCK Oscillator Status Register 0
DQSOSCCFG0 = 0x10308 ; DQSOSC Config Register 0
SCHED0 = 0x10380 ; Scheduler Control Register 0
SCHED1 = 0x10384 ; Scheduler Control Register 1
SCHED3 = 0x1038C ; Scheduler Control Register 3
SCHED4 = 0x10390 ; Scheduler Control Register 4
SCHED5 = 0x10394 ; Scheduler Control Register 5.
DFILPCFG0 = 0x10500 ; DFI Low Power Configuration Register 0
DFIUPD0 = 0x10508 ; DFI Update Register 0
DFIMISC = 0x10510 ; DFI Miscellaneous Control Register
DFISTAT = 0x10514 ; DFI Status Register
DFIPHYMSTR = 0x10518 ; DFI PHY Master
DFI0MSGCTL0 = 0x10520 ; DFI0 Message Control Register 0.
DFI0MSGSTAT0 = 0x10524 ; DFI0 Message Status Register 0
POISONCFG = 0x10580 ; AXI Poison Configuration Register. Common for all AXI ports
POISONSTAT = 0x10584 ; AXI Poison Status Register
ECCCFG0 = 0x10600 ; ECC Configuration Register 0
ECCCFG1 = 0x10604 ; ECC Configuration Register 1
ECCSTAT = 0x10608 ; SECDED ECC Status Register
ECCCTL = 0x1060C ; ECC Clear Register
ECCERRCNT = 0x10610 ; ECC Error Counter Register
ECCCADDR0 = 0x10614 ; ECC Corrected Error Address Register 0
ECCCADDR1 = 0x10618 ; ECC Corrected Error Address Register 1
ECCCSYN0 = 0x1061C ; ECC Corrected Syndrome Register 0
ECCCSYN1 = 0x10620 ; ECC Corrected Syndrome Register 1
ECCCSYN2 = 0x10624 ; ECC Corrected Syndrome Register 2
ECCBITMASK0 = 0x10628 ; ECC Corrected Data Bit Mask Register 0
ECCBITMASK1 = 0x1062C ; ECC Corrected Data Bit Mask Register 1
ECCBITMASK2 = 0x10630 ; ECC Corrected Data Bit Mask Register 2
ECCUADDR0 = 0x10634 ; ECC Uncorrected Error Address Register 0
ECCUADDR1 = 0x10638 ; ECC Uncorrected Error Address Register 1
ECCUSYN0 = 0x1063C ; ECC Uncorrected Syndrome Register 0
ECCUSYN1 = 0x10640 ; ECC Uncorrected Syndrome Register 1
ECCUSYN2 = 0x10644 ; ECC Uncorrected Syndrome Register 2
ECCPOISONADDR0 = 0x10648 ; ECC Data Poisoning Address Register 0.
ECCPOISONADDR1 = 0x1064C ; ECC Data Poisoning Address Register 1.
ECCAPSTAT = 0x10664 ; Address protection within ECC Status Register
LNKECCCTL0 = 0x10980 ; Link-ECC Control Register 0
LNKECCCTL1 = 0x10984 ; Link-ECC Control Register 1
LNKECCPOISONCTL0 = 0x10988 ; Link-ECC Poison Control Register 0
LNKECCPOISONSTAT = 0x1098C ; Link-ECC Poison Status Register
LNKECCINDEX = 0x10990 ; Link-ECC Index Register
LNKECCERRCNT0 = 0x10994 ; Link-ECC Error Status Register 0
LNKECCERRSTAT = 0x10998 ; Link-ECC Error Status Register 1
OPCTRL0 = 0x10B80 ; Operation Control Register 0
OPCTRL1 = 0x10B84 ; Operation Control Register 1
OPCTRLCAM = 0x10B88 ; CAM Operation Control Register
OPCTRLCMD = 0x10B8C ; Command Operation Control Register
OPCTRLSTAT = 0x10B90 ; Status Operation Control Register
OPCTRLCAM1 = 0x10B94 ; CAM Operation Control Register 1
OPREFCTRL0 = 0x10B98 ; Refresh Operation Control Register 0
OPREFSTAT0 = 0x10BA0 ; Refresh Operation Status Register 0
SWCTL = 0x10C80 ; Software Register Programming Control Enable
SWSTAT = 0x10C84 ; Software Register Programming Control Status
RANKCTL = 0x10C90 ; Rank Control Register
DBICTL = 0x10C94 ; DM/DBI Control Register
ODTMAP = 0x10C9C ; ODT/Rank Map Register
DATACTL0 = 0x10CA0 ; Data Control register 0
SWCTLSTATIC = 0x10CA4 ; Static Registers Write Enable
INITTMG0 = 0x10D00 ; SDRAM Initialization Timing Register 0
INITTMG1 = 0x10D04 ; SDRAM Initialization Timing Register 1
DDRCTL_VER_NUMBER = 0x10FF8 ; DDRCTL Version Number Register
DDRCTL_VER_TYPE = 0x10FFC ; DDRCTL Version Type Register
PCCFG = 0x20000 ; Port Common Configuration Register.
PCFGR = 0x20004 ; Configuration Read Register
PCFGW = 0x20008 ; Configuration Write Register
PCTRL = 0x20090 ; Port Control Register
PCFGQOS0 = 0x20094 ; Port n Read QoS Configuration Register 0
PCFGQOS1 = 0x20098 ; Port n Read QoS Configuration Register 1
PCFGWQOS0 = 0x2009C ; Port n Write QoS Configuration Register 0
PCFGWQOS1 = 0x200A0 ; Port n Write QoS Configuration Register 1
SBRCTL = 0x200E0 ; Scrubber Control Register
SBRSTAT = 0x200E4 ; Scrubber Status Register
SBRWDATA0 = 0x200E8 ; Scrubber Write Data Pattern0
SBRSTART0 = 0x200F0 ; Scrubber Start Address Mask Register 0
SBRSTART1 = 0x200F4 ; Scrubber Start Address Mask Register 1
SBRRANGE0 = 0x200F8 ; Scrubber Address Range Mask Register 0
SBRRANGE1 = 0x200FC ; Scrubber Address Range Mask Register 1
PSTAT = 0x20114 ; Port Status Register
ADDRMAP1 = 0x30004 ; Address Map Register 1
ADDRMAP3 = 0x3000C ; Address Map Register 3
ADDRMAP4 = 0x30010 ; Address Map Register 4
ADDRMAP5 = 0x30014 ; Address Map Register 5
ADDRMAP6 = 0x30018 ; Address Map Register 6
ADDRMAP7 = 0x3001C ; Address Map Register 7
ADDRMAP8 = 0x30020 ; Address Map Register 8
ADDRMAP9 = 0x30024 ; Address Map Register 9
ADDRMAP10 = 0x30028 ; Address Map Register 10
ADDRMAP11 = 0x3002C ; Address Map Register 11
ADDRMAP12 = 0x30030 ; Address Map Register 12
DRAMSET1TMG0_FREQ1 = 0x100000 ; SDRAM Timing Register 0 belonging to Timing Set 1
DRAMSET1TMG1_FREQ1 = 0x100004 ; SDRAM Timing Register 1 belonging to Timing Set 1
DRAMSET1TMG2_FREQ1 = 0x100008 ; SDRAM Timing Register 2 belonging to Timing Set 1
DRAMSET1TMG3_FREQ1 = 0x10000C ; SDRAM Timing Register 3 belonging to Timing Set 1
DRAMSET1TMG4_FREQ1 = 0x100010 ; SDRAM Timing Register 4 belonging to Timing Set 1
DRAMSET1TMG5_FREQ1 = 0x100014 ; SDRAM Timing Register 5 belonging to Timing Set 1
DRAMSET1TMG6_FREQ1 = 0x100018 ; SDRAM Timing Register 6 belonging to Timing Set 1
DRAMSET1TMG7_FREQ1 = 0x10001C ; SDRAM Timing Register 7 belonging to Timing Set 1
DRAMSET1TMG8_FREQ1 = 0x100020 ; SDRAM Timing Register 8 belonging to Timing Set 1
DRAMSET1TMG9_FREQ1 = 0x100024 ; SDRAM Timing Register 9 belonging to Timing Set 1
DRAMSET1TMG12_FREQ1 = 0x100030 ; SDRAM Timing Register 12 belonging to Timing Set 1
DRAMSET1TMG13_FREQ1 = 0x100034 ; SDRAM Timing Register 13 belonging to Timing Set 1
DRAMSET1TMG14_FREQ1 = 0x100038 ; SDRAM Timing Register 14 belonging to Timing Set 1
DRAMSET1TMG23_FREQ1 = 0x10005C ; SDRAM Timing Register 23 belonging to Timing Set 1
DRAMSET1TMG24_FREQ1 = 0x100060 ; SDRAM Timing Register 24 belonging to Timing Set 1
DRAMSET1TMG25_FREQ1 = 0x100064 ; SDRAM Timing Register 25 belonging to Timing Set 1
DRAMSET1TMG30_FREQ1 = 0x100078 ; SDRAM Timing Register 30 belonging to Timing Set 1
INITMR0_FREQ1 = 0x100500 ; SDRAM Initialization MR Setting Register 0
INITMR1_FREQ1 = 0x100504 ; SDRAM Initialization MR Setting Register 1
INITMR2_FREQ1 = 0x100508 ; SDRAM Initialization MR Setting Register 2
INITMR3_FREQ1 = 0x10050C ; SDRAM Initialization MR Setting Register 3
DFITMG0_FREQ1 = 0x100580 ; DFI Timing Register 0
DFITMG1_FREQ1 = 0x100584 ; DFI Timing Register 1
DFITMG2_FREQ1 = 0x100588 ; DFI Timing Register 2
DFITMG4_FREQ1 = 0x100590 ; DFI Timing Register 4
DFITMG5_FREQ1 = 0x100594 ; DFI Timing Register 5
DFIUPDTMG1_FREQ1 = 0x1005AC ; DFI Update Timing Register 1
RFSHSET1TMG0_FREQ1 = 0x100600 ; Refresh Timing Register 0 belonging to Timing Set 1
RFSHSET1TMG1_FREQ1 = 0x100604 ; Refresh Timing Register 1 belonging to Timing Set 1
RFSHSET1TMG2_FREQ1 = 0x100608 ; Refresh Timing Register 2 belonging to Timing Set 1
RFSHSET1TMG4_FREQ1 = 0x100610 ; Refresh Timing Register 4 belonging to Timing Set 1
ZQSET1TMG0_FREQ1 = 0x100800 ; ZQ Timing Register 0 belonging to DRAM ZQ timing set 1
ZQSET1TMG1_FREQ1 = 0x100804 ; ZQ Timing Register 1 belonging to DRAM ZQ timing set 1
DQSOSCCTL0_FREQ1 = 0x100A80 ; DQS/WCK Oscillator Control Register 0
DERATEINT_FREQ1 = 0x100B00 ; Temperature Derate Interval Register
DERATEVAL0_FREQ1 = 0x100B04 ; Temperature Derate Timing Register 0
DERATEVAL1_FREQ1 = 0x100B08 ; Temperature Derate Timing Register 1
HWLPTMG0_FREQ1 = 0x100B80 ; Hardware Low Power Control Register
SCHEDTMG0_FREQ1 = 0x100C00 ; Scheduler Control Register
PERFHPR1_FREQ1 = 0x100C80 ; High Priority Read CAM Register 1
PERFLPR1_FREQ1 = 0x100C84 ; Low Priority Read CAM Register 1
PERFWR1_FREQ1 = 0x100C88 ; Write CAM Register 1
TMGCFG_FREQ1 = 0x100D00 ; Timing Configuration Register
RANKTMG0_FREQ1 = 0x100D04 ; Rank Control Timing 0
RANKTMG1_FREQ1 = 0x100D08 ; Rank Timing Register 1
PWRTMG_FREQ1 = 0x100D0C ; Low Power Timing Register
DRAMSET1TMG0_FREQ2 = 0x200000 ; SDRAM Timing Register 0 belonging to Timing Set 1
DRAMSET1TMG1_FREQ2 = 0x200004 ; SDRAM Timing Register 1 belonging to Timing Set 1
DRAMSET1TMG2_FREQ2 = 0x200008 ; SDRAM Timing Register 2 belonging to Timing Set 1
DRAMSET1TMG3_FREQ2 = 0x20000C ; SDRAM Timing Register 3 belonging to Timing Set 1
DRAMSET1TMG4_FREQ2 = 0x200010 ; SDRAM Timing Register 4 belonging to Timing Set 1
DRAMSET1TMG5_FREQ2 = 0x200014 ; SDRAM Timing Register 5 belonging to Timing Set 1
DRAMSET1TMG6_FREQ2 = 0x200018 ; SDRAM Timing Register 6 belonging to Timing Set 1
DRAMSET1TMG7_FREQ2 = 0x20001C ; SDRAM Timing Register 7 belonging to Timing Set 1
DRAMSET1TMG8_FREQ2 = 0x200020 ; SDRAM Timing Register 8 belonging to Timing Set 1
DRAMSET1TMG9_FREQ2 = 0x200024 ; SDRAM Timing Register 9 belonging to Timing Set 1
DRAMSET1TMG12_FREQ2 = 0x200030 ; SDRAM Timing Register 12 belonging to Timing Set 1
DRAMSET1TMG13_FREQ2 = 0x200034 ; SDRAM Timing Register 13 belonging to Timing Set 1
DRAMSET1TMG14_FREQ2 = 0x200038 ; SDRAM Timing Register 14 belonging to Timing Set 1
DRAMSET1TMG23_FREQ2 = 0x20005C ; SDRAM Timing Register 23 belonging to Timing Set 1
DRAMSET1TMG24_FREQ2 = 0x200060 ; SDRAM Timing Register 24 belonging to Timing Set 1
DRAMSET1TMG25_FREQ2 = 0x200064 ; SDRAM Timing Register 25 belonging to Timing Set 1
DRAMSET1TMG30_FREQ2 = 0x200078 ; SDRAM Timing Register 30 belonging to Timing Set 1
INITMR0_FREQ2 = 0x200500 ; SDRAM Initialization MR Setting Register 0
INITMR1_FREQ2 = 0x200504 ; SDRAM Initialization MR Setting Register 1
INITMR2_FREQ2 = 0x200508 ; SDRAM Initialization MR Setting Register 2
INITMR3_FREQ2 = 0x20050C ; SDRAM Initialization MR Setting Register 3
DFITMG0_FREQ2 = 0x200580 ; DFI Timing Register 0
DFITMG1_FREQ2 = 0x200584 ; DFI Timing Register 1
DFITMG2_FREQ2 = 0x200588 ; DFI Timing Register 2
DFITMG4_FREQ2 = 0x200590 ; DFI Timing Register 4
DFITMG5_FREQ2 = 0x200594 ; DFI Timing Register 5
DFIUPDTMG1_FREQ2 = 0x2005AC ; DFI Update Timing Register 1
RFSHSET1TMG0_FREQ2 = 0x200600 ; Refresh Timing Register 0 belonging to Timing Set 1
RFSHSET1TMG1_FREQ2 = 0x200604 ; Refresh Timing Register 1 belonging to Timing Set 1
RFSHSET1TMG2_FREQ2 = 0x200608 ; Refresh Timing Register 2 belonging to Timing Set 1
RFSHSET1TMG4_FREQ2 = 0x200610 ; Refresh Timing Register 4 belonging to Timing Set 1
ZQSET1TMG0_FREQ2 = 0x200800 ; ZQ Timing Register 0 belonging to DRAM ZQ timing set 1
ZQSET1TMG1_FREQ2 = 0x200804 ; ZQ Timing Register 1 belonging to DRAM ZQ timing set 1
DQSOSCCTL0_FREQ2 = 0x200A80 ; DQS/WCK Oscillator Control Register 0
DERATEINT_FREQ2 = 0x200B00 ; Temperature Derate Interval Register
DERATEVAL0_FREQ2 = 0x200B04 ; Temperature Derate Timing Register 0
DERATEVAL1_FREQ2 = 0x200B08 ; Temperature Derate Timing Register 1
HWLPTMG0_FREQ2 = 0x200B80 ; Hardware Low Power Control Register
SCHEDTMG0_FREQ2 = 0x200C00 ; Scheduler Control Register
PERFHPR1_FREQ2 = 0x200C80 ; High Priority Read CAM Register 1
PERFLPR1_FREQ2 = 0x200C84 ; Low Priority Read CAM Register 1
PERFWR1_FREQ2 = 0x200C88 ; Write CAM Register 1
TMGCFG_FREQ2 = 0x200D00 ; Timing Configuration Register
RANKTMG0_FREQ2 = 0x200D04 ; Rank Control Timing 0
RANKTMG1_FREQ2 = 0x200D08 ; Rank Timing Register 1
PWRTMG_FREQ2 = 0x200D0C ; Low Power Timing Register
DRAMSET1TMG0_FREQ3 = 0x300000 ; SDRAM Timing Register 0 belonging to Timing Set 1
DRAMSET1TMG1_FREQ3 = 0x300004 ; SDRAM Timing Register 1 belonging to Timing Set 1
DRAMSET1TMG2_FREQ3 = 0x300008 ; SDRAM Timing Register 2 belonging to Timing Set 1
DRAMSET1TMG3_FREQ3 = 0x30000C ; SDRAM Timing Register 3 belonging to Timing Set 1
DRAMSET1TMG4_FREQ3 = 0x300010 ; SDRAM Timing Register 4 belonging to Timing Set 1
DRAMSET1TMG5_FREQ3 = 0x300014 ; SDRAM Timing Register 5 belonging to Timing Set 1
DRAMSET1TMG6_FREQ3 = 0x300018 ; SDRAM Timing Register 6 belonging to Timing Set 1
DRAMSET1TMG7_FREQ3 = 0x30001C ; SDRAM Timing Register 7 belonging to Timing Set 1
DRAMSET1TMG8_FREQ3 = 0x300020 ; SDRAM Timing Register 8 belonging to Timing Set 1
DRAMSET1TMG9_FREQ3 = 0x300024 ; SDRAM Timing Register 9 belonging to Timing Set 1
DRAMSET1TMG12_FREQ3 = 0x300030 ; SDRAM Timing Register 12 belonging to Timing Set 1
DRAMSET1TMG13_FREQ3 = 0x300034 ; SDRAM Timing Register 13 belonging to Timing Set 1
DRAMSET1TMG14_FREQ3 = 0x300038 ; SDRAM Timing Register 14 belonging to Timing Set 1
DRAMSET1TMG23_FREQ3 = 0x30005C ; SDRAM Timing Register 23 belonging to Timing Set 1
DRAMSET1TMG24_FREQ3 = 0x300060 ; SDRAM Timing Register 24 belonging to Timing Set 1
DRAMSET1TMG25_FREQ3 = 0x300064 ; SDRAM Timing Register 25 belonging to Timing Set 1
DRAMSET1TMG30_FREQ3 = 0x300078 ; SDRAM Timing Register 30 belonging to Timing Set 1
INITMR0_FREQ3 = 0x300500 ; SDRAM Initialization MR Setting Register 0
INITMR1_FREQ3 = 0x300504 ; SDRAM Initialization MR Setting Register 1
INITMR2_FREQ3 = 0x300508 ; SDRAM Initialization MR Setting Register 2
INITMR3_FREQ3 = 0x30050C ; SDRAM Initialization MR Setting Register 3
DFITMG0_FREQ3 = 0x300580 ; DFI Timing Register 0
DFITMG1_FREQ3 = 0x300584 ; DFI Timing Register 1
DFITMG2_FREQ3 = 0x300588 ; DFI Timing Register 2
DFITMG4_FREQ3 = 0x300590 ; DFI Timing Register 4
DFITMG5_FREQ3 = 0x300594 ; DFI Timing Register 5
DFIUPDTMG1_FREQ3 = 0x3005AC ; DFI Update Timing Register 1
RFSHSET1TMG0_FREQ3 = 0x300600 ; Refresh Timing Register 0 belonging to Timing Set 1
RFSHSET1TMG1_FREQ3 = 0x300604 ; Refresh Timing Register 1 belonging to Timing Set 1
RFSHSET1TMG2_FREQ3 = 0x300608 ; Refresh Timing Register 2 belonging to Timing Set 1
RFSHSET1TMG4_FREQ3 = 0x300610 ; Refresh Timing Register 4 belonging to Timing Set 1
ZQSET1TMG0_FREQ3 = 0x300800 ; ZQ Timing Register 0 belonging to DRAM ZQ timing set 1
ZQSET1TMG1_FREQ3 = 0x300804 ; ZQ Timing Register 1 belonging to DRAM ZQ timing set 1
DQSOSCCTL0_FREQ3 = 0x300A80 ; DQS/WCK Oscillator Control Register 0
DERATEINT_FREQ3 = 0x300B00 ; Temperature Derate Interval Register
DERATEVAL0_FREQ3 = 0x300B04 ; Temperature Derate Timing Register 0
DERATEVAL1_FREQ3 = 0x300B08 ; Temperature Derate Timing Register 1
HWLPTMG0_FREQ3 = 0x300B80 ; Hardware Low Power Control Register
SCHEDTMG0_FREQ3 = 0x300C00 ; Scheduler Control Register
PERFHPR1_FREQ3 = 0x300C80 ; High Priority Read CAM Register 1
PERFLPR1_FREQ3 = 0x300C84 ; Low Priority Read CAM Register 1
PERFWR1_FREQ3 = 0x300C88 ; Write CAM Register 1
TMGCFG_FREQ3 = 0x300D00 ; Timing Configuration Register
RANKTMG0_FREQ3 = 0x300D04 ; Rank Control Timing 0
RANKTMG1_FREQ3 = 0x300D08 ; Rank Timing Register 1
PWRTMG_FREQ3 = 0x300D0C ; Low Power Timing Register

