(S (NP (DT This) (NN paper)) (VP (VBZ describes) (NP (DT a) (JJ flexible) (NN architecture)) (PP (IN for) (S (VP (VBG implementing) (NP (NP (DT a) (JJ new) (JJ fast) (NN computation)) (PP (IN of) (NP (DT the) (ADJP (JJ discrete) (SBAR (S (NP (NNP Fourier) (CC and) (NNP Hartley)) (VP (VBZ transforms) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (DT a) (NN matrix))))))))))) (NNP Laurent) (NN series)))))))) (. .))
(S (NP (DT The) (NN device)) (VP (VBZ calculates) (NP (DT the) (NML (S (VP (VBZ transforms) (PP (VBN based) (PP (IN on) (NP (DT a) (JJ single) (NN bit) (NN selection))))))) (NN operator))) (. .))
(S (NP (NP (DT The) (NN hardware) (NN structure)) (CC and) (NP (NN synthesis))) (VP (VBP are) (VP (VBN presented) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBD handled) (S (NP (DT a) (CD 16) (HYPH -) (NN point)) (ADVP (RB fast)) (VP (VB transform) (PP (IN in) (NP (CD 65) (NN nsec)))))))) (, ,) (PP (IN with) (NP (DT a) (NNP Xilinx) (JJ SPARTAN) (NN 3E) (NN device))))) (. .))
