$date
	Thu Jul 10 00:27:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_mac_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
0#
0"
0!
$end
#2
1#
#5
1"
#10
0"
1$
#15
1"
#20
0"
#25
1"
#30
1!
0"
0$
#35
0!
1"
#40
0"
1$
#45
1"
#50
1!
0"
0$
#52
0!
1$
#54
1!
0$
#55
0!
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
1$
#85
1"
#87
0#
#89
1#
#90
0"
#95
1"
#100
1!
0"
0$
#105
0!
1"
#110
0"
#115
1"
#120
0"
1$
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
