clk_wiz_0_sim_netlist.v,verilog,xil_defaultlib,../../../../wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.v,incdir="../../../../wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
