<p>Performs a full or partial restore of the enabled processor states using the state information stored in the memory address specified by the source operand. The implicit EDX:EAX register pair specifies a 64-bit restore mask.</p>
<p>The format of the XSAVE/XRSTOR area is shown in Table 4-18. The memory layout ofthe XSAVE/XRSTOR area may have holes between save areas written by the processor as a result of the processor not supporting certain processor extended states or system software not supporting certain processor extended states.</p>
<table>
<caption>
<p>Table 4-18.  General Layout of XSAVE/XRSTOR Save Area</p>
</caption>
<tr>
<th>Save Areas</th>
<th>Offset (Byte)</th>
<th>Size (Bytes)</th>
</tr>
<tr>
<td>FPU/SSE SaveArea1</td>
<td>0</td>
<td>512</td>
</tr>
<tr>
<td>Header</td>
<td>512</td>
<td>64</td>
</tr>
<tr>
<td>Reserved (Ext_Save_Area_2)</td>
<td>CPUID.(EAX=0DH, ECX=2):EBX</td>
<td>CPUID.(EAX=0DH, ECX=2):EAX</td>
</tr>
<tr>
<td>Reserved(Ext_Save_A rea_3)</td>
<td>CPUID.(EAX=0DH, ECX=3):EBX</td>
<td>CPUID.(EAX=0DH, ECX=3):EAX</td>
</tr>
<tr>
<td>Reserved(Ext_Save_A rea_4)</td>
<td>CPUID.(EAX=0DH, ECX=4):EBX</td>
<td>CPUID.(EAX=0DH, ECX=4):EAX</td>
</tr>
<tr>
<td>Reserved(...)</td>
<td>...</td>
<td>...</td>
</tr>
</table>
<p>NOTES:</p>
<p>1. Bytes 464:511 are available for software use. XRSTOR ignores the value contained in bytes</p>
<p>464:511 of an XSAVE SAVE image.</p>
<p>XRSTOR operates on each subset of the processor state or a processor extended state in one of three ways (depending on the corresponding bit in the XFEATURE_ENABLED_MASK register (XCR0), the restore mask EDX:EAX, and the save mask XSAVE.HEADER.XSTATE_BV in memory):</p>
<ul>
<li>Updates the processor state component using the state information stored in the respective save area (see Table 4-18) of the source operand, if the correspondingbit in XCR0, EDX:EAX, and XSAVE.HEADER.XSTATE_BV are all 1.</li>
<li>Writes certain registers in the processor state component using processor-supplied values (see Table 4-20) without using state information stored inrespective save area of the memory region, if the corresponding bit in XCR0 and EDX:EAX are both 1, but the corresponding bit in XSAVE.HEADER.XSTATE_BV is </li>
</ul>
<p>0.</p>
<p>= The processor state component is unchanged, if the corresponding bit in XCR0 or EDX:EAX is 0.</p>
<p>The format of the header section (XSAVE.HEADER) of the XSAVE/XRSTOR area is shown in Table 4-19.</p>
<table>
<caption>
<p>Table 4-19. XSAVE.HEADER Layout</p>
</caption>
<tr>
<td>15 8</td>
<td>7 0</td>
<td>Byte Offset from Header</td>
<td>Byte Offset from XSAVE/XRSTOR Area</td>
</tr>
<tr>
<td>Rsrvd (Must be 0)</td>
<td>XSTATE_BV</td>
<td>0</td>
<td>512</td>
</tr>
<tr>
<td>Reserved</td>
<td>Rsrvd (Must be 0)</td>
<td>16</td>
<td>528</td>
</tr>
</table>
<table>
<caption>
<p>Table 4-19. XSAVE.HEADER Layout (Contd.)</p>
</caption>
<tr>
<th>15 8</th>
<th>7 0</th>
<th>Byte Offset from Header</th>
<th>Byte Offset from XSAVE/XRSTOR Area</th>
</tr>
<tr>
<td>Reserved</td>
<td>Reserved</td>
<td>32</td>
<td>544</td>
</tr>
<tr>
<td>Reserved</td>
<td>Reserved</td>
<td>48</td>
<td>560</td>
</tr>
</table>
<p>If a processor state component is not enabled in XCR0 but the corresponding save mask bit in XSAVE.HEADER.XSTATE_BV is 1, an attempt to execute XRSTOR will cause a #GP(0) exception. Software may specify all 1's in the implicit restore mask EDX:EAX, so that all the enabled processors states in XCR0 are restored from state information stored in memory or from processor supplied values.</p>
<p>An attempt to restore processor states with writing 1s to reserved bits in certain registers (see Table 4-21) will cause a #GP(0) exception.</p>
<p>Because bit 63 of the XFEATURE_ENABLED_MASK register is reserved for future bit vector expansion, it will not be used for any future processor state feature, and XRSTOR will ignore bit 63 of EDX:EAX (EDX[31].</p>
<table>
<caption>
<p>Table 4-20.  Processor Supplied Init Values XRSTOR May Use</p>
</caption>
<tr>
<th>Processor State Component</th>
<th>Processor Supplied Register Values</th>
</tr>
<tr>
<td>x87 FPU State</td>
<td>FCW = 037FH; FTW = 0FFFFH; FSW = 0H; FPU CS = 0H; FPU DS = 0H; FPU IP = 0H; FPU DP = 0; ST0-ST7 = 0;</td>
</tr>
<tr>
<td>SSE State1</td>
<td>If 64-bit Mode: XMM0-XMM15 = 0H; Else XMM0-XMM7 = 0H</td>
</tr>
</table>
<p>NOTES:</p>
<p>1. MXCSR state is not updated by processor supplied values. MXCSR state can only be updated by XRSTOR from state information stored in XSAVE/XRSTOR area.</p>
<table>
<caption>
<p>Table 4-21. Reserved Bit Checking and XRSTOR</p>
</caption>
<tr>
<th>Processor State Component</th>
<th>Reserved Bit Checking</th>
</tr>
<tr>
<td>X87 FPU State</td>
<td>None</td>
</tr>
<tr>
<td>SSE State</td>
<td>Reserved bits of MXCSR</td>
</tr>
</table>
<p>A source operand not aligned to 64-byte boundary (for 64-bit and 32-bit modes) will result in a general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.</p>
<p>XRSTORâ€”Restore Processor Extended States Vol. 2B 4-555</p>