sim:
	iverilog -o riscv_test -y ./ assembly_testbench.v alu.v branch_comparator.v control.v imm_gen.v reg_file.v rsicv.v mem/bios_mem.v mem/dmem.v mem/imem.v
