<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jan  7 16:35:34 2021" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zedboard:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="a_0" SIGIS="data" SIGNAME="External_Ports_a_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="simple_combinational_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="b_0" SIGIS="data" SIGNAME="External_Ports_b_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="simple_combinational_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="c_0" SIGIS="data" SIGNAME="External_Ports_c_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="simple_combinational_0" PORT="c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="d_0" SIGIS="data" SIGNAME="simple_combinational_0_d">
      <CONNECTIONS>
        <CONNECTION INSTANCE="simple_combinational_0" PORT="d"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2101071619" FULLNAME="/simple_combinational_0" HWVERSION="1.0" INSTANCE="simple_combinational_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="simple_combinational_circuit" VLNV="xilinx.com:hls:simple_combinational_circuit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_simple_combinational_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="1"/>
        <PARAMETER NAME="latency" VALUE="0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="data" SIGNAME="External_Ports_a_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="data" SIGNAME="External_Ports_b_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="b_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="data" SIGNAME="External_Ports_c_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="c_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="d" SIGIS="data" SIGNAME="simple_combinational_0_d">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="d_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
