#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000158c31aca90 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000158c323ebc0_0 .net "PC", 31 0, L_00000158c32cbd20;  1 drivers
v00000158c323d720_0 .net "cycles_consumed", 31 0, v00000158c323e940_0;  1 drivers
v00000158c323eee0_0 .var "input_clk", 0 0;
v00000158c323f0c0_0 .var "rst", 0 0;
S_00000158c2f69f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000158c31aca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000158c3181690 .functor NOR 1, v00000158c323eee0_0, v00000158c322eeb0_0, C4<0>, C4<0>;
L_00000158c3180ac0 .functor AND 1, v00000158c3215b10_0, v00000158c3215a70_0, C4<1>, C4<1>;
L_00000158c3181930 .functor AND 1, L_00000158c3180ac0, L_00000158c323f660, C4<1>, C4<1>;
L_00000158c31819a0 .functor AND 1, v00000158c3203990_0, v00000158c32026d0_0, C4<1>, C4<1>;
L_00000158c3181a10 .functor AND 1, L_00000158c31819a0, L_00000158c323f700, C4<1>, C4<1>;
L_00000158c3181cb0 .functor AND 1, v00000158c322fe50_0, v00000158c322ed70_0, C4<1>, C4<1>;
L_00000158c3180900 .functor AND 1, L_00000158c3181cb0, L_00000158c323f7a0, C4<1>, C4<1>;
L_00000158c3182110 .functor AND 1, v00000158c3215b10_0, v00000158c3215a70_0, C4<1>, C4<1>;
L_00000158c3181a80 .functor AND 1, L_00000158c3182110, L_00000158c323f980, C4<1>, C4<1>;
L_00000158c3181700 .functor AND 1, v00000158c3203990_0, v00000158c32026d0_0, C4<1>, C4<1>;
L_00000158c31822d0 .functor AND 1, L_00000158c3181700, L_00000158c323fa20, C4<1>, C4<1>;
L_00000158c3180890 .functor AND 1, v00000158c322fe50_0, v00000158c322ed70_0, C4<1>, C4<1>;
L_00000158c3181460 .functor AND 1, L_00000158c3180890, L_00000158c323d5e0, C4<1>, C4<1>;
L_00000158c32465b0 .functor NOT 1, L_00000158c3181690, C4<0>, C4<0>, C4<0>;
L_00000158c3246150 .functor NOT 1, L_00000158c3181690, C4<0>, C4<0>, C4<0>;
L_00000158c32af2d0 .functor NOT 1, L_00000158c3181690, C4<0>, C4<0>, C4<0>;
L_00000158c32b0220 .functor NOT 1, L_00000158c3181690, C4<0>, C4<0>, C4<0>;
L_00000158c32b0290 .functor NOT 1, L_00000158c3181690, C4<0>, C4<0>, C4<0>;
L_00000158c32cbd20 .functor BUFZ 32, v00000158c322c930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000158c32320b0_0 .net "EX1_ALU_OPER1", 31 0, L_00000158c3247180;  1 drivers
v00000158c3231a70_0 .net "EX1_ALU_OPER2", 31 0, L_00000158c32af570;  1 drivers
v00000158c3230d50_0 .net "EX1_PC", 31 0, v00000158c3212190_0;  1 drivers
v00000158c3230ad0_0 .net "EX1_PFC", 31 0, v00000158c3212e10_0;  1 drivers
v00000158c3230a30_0 .net "EX1_PFC_to_IF", 31 0, L_00000158c3244980;  1 drivers
v00000158c3231250_0 .net "EX1_forward_to_B", 31 0, v00000158c3213270_0;  1 drivers
v00000158c3231750_0 .net "EX1_is_beq", 0 0, v00000158c3212230_0;  1 drivers
v00000158c3230530_0 .net "EX1_is_bne", 0 0, v00000158c32143f0_0;  1 drivers
v00000158c32303f0_0 .net "EX1_is_jal", 0 0, v00000158c32142b0_0;  1 drivers
v00000158c32308f0_0 .net "EX1_is_jr", 0 0, v00000158c3213630_0;  1 drivers
v00000158c32321f0_0 .net "EX1_is_oper2_immed", 0 0, v00000158c3212a50_0;  1 drivers
v00000158c3230990_0 .net "EX1_memread", 0 0, v00000158c3212870_0;  1 drivers
v00000158c32312f0_0 .net "EX1_memwrite", 0 0, v00000158c32134f0_0;  1 drivers
v00000158c3230710_0 .net "EX1_opcode", 11 0, v00000158c32136d0_0;  1 drivers
v00000158c32316b0_0 .net "EX1_predicted", 0 0, v00000158c3213810_0;  1 drivers
v00000158c3232150_0 .net "EX1_rd_ind", 4 0, v00000158c32133b0_0;  1 drivers
v00000158c32311b0_0 .net "EX1_rd_indzero", 0 0, v00000158c3213e50_0;  1 drivers
v00000158c3231390_0 .net "EX1_regwrite", 0 0, v00000158c3211fb0_0;  1 drivers
v00000158c3231430_0 .net "EX1_rs1", 31 0, v00000158c3213ef0_0;  1 drivers
v00000158c32307b0_0 .net "EX1_rs1_ind", 4 0, v00000158c3213b30_0;  1 drivers
v00000158c3232510_0 .net "EX1_rs2", 31 0, v00000158c3212370_0;  1 drivers
v00000158c32314d0_0 .net "EX1_rs2_ind", 4 0, v00000158c3212410_0;  1 drivers
v00000158c3232650_0 .net "EX1_rs2_out", 31 0, L_00000158c32af030;  1 drivers
v00000158c3230fd0_0 .net "EX2_ALU_OPER1", 31 0, v00000158c32148f0_0;  1 drivers
v00000158c32300d0_0 .net "EX2_ALU_OPER2", 31 0, v00000158c3214e90_0;  1 drivers
v00000158c3230b70_0 .net "EX2_ALU_OUT", 31 0, L_00000158c3244340;  1 drivers
v00000158c3231e30_0 .net "EX2_PC", 31 0, v00000158c3214c10_0;  1 drivers
v00000158c3230490_0 .net "EX2_PFC_to_IF", 31 0, v00000158c3214b70_0;  1 drivers
v00000158c322ff90_0 .net "EX2_forward_to_B", 31 0, v00000158c3215930_0;  1 drivers
v00000158c3230030_0 .net "EX2_is_beq", 0 0, v00000158c3214a30_0;  1 drivers
v00000158c3231cf0_0 .net "EX2_is_bne", 0 0, v00000158c3214fd0_0;  1 drivers
v00000158c3231ed0_0 .net "EX2_is_jal", 0 0, v00000158c3214ad0_0;  1 drivers
v00000158c3231570_0 .net "EX2_is_jr", 0 0, v00000158c3215250_0;  1 drivers
v00000158c3231890_0 .net "EX2_is_oper2_immed", 0 0, v00000158c3215070_0;  1 drivers
v00000158c3230350_0 .net "EX2_memread", 0 0, v00000158c3215390_0;  1 drivers
v00000158c3230c10_0 .net "EX2_memwrite", 0 0, v00000158c3215430_0;  1 drivers
v00000158c32317f0_0 .net "EX2_opcode", 11 0, v00000158c32154d0_0;  1 drivers
v00000158c3232470_0 .net "EX2_predicted", 0 0, v00000158c32157f0_0;  1 drivers
v00000158c3230df0_0 .net "EX2_rd_ind", 4 0, v00000158c3215890_0;  1 drivers
v00000158c3230cb0_0 .net "EX2_rd_indzero", 0 0, v00000158c3215a70_0;  1 drivers
v00000158c32323d0_0 .net "EX2_regwrite", 0 0, v00000158c3215b10_0;  1 drivers
v00000158c3231930_0 .net "EX2_rs1", 31 0, v00000158c3215bb0_0;  1 drivers
v00000158c3232290_0 .net "EX2_rs1_ind", 4 0, v00000158c32145d0_0;  1 drivers
v00000158c3230e90_0 .net "EX2_rs2_ind", 4 0, v00000158c3214530_0;  1 drivers
v00000158c322fef0_0 .net "EX2_rs2_out", 31 0, v00000158c32147b0_0;  1 drivers
v00000158c3230f30_0 .net "ID_INST", 31 0, v00000158c3217380_0;  1 drivers
v00000158c3232330_0 .net "ID_PC", 31 0, v00000158c3217b00_0;  1 drivers
v00000158c3230170_0 .net "ID_PFC_to_EX", 31 0, L_00000158c3241fa0;  1 drivers
v00000158c3231070_0 .net "ID_PFC_to_IF", 31 0, L_00000158c32418c0;  1 drivers
v00000158c32302b0_0 .net "ID_forward_to_B", 31 0, L_00000158c3240380;  1 drivers
v00000158c32305d0_0 .net "ID_is_beq", 0 0, L_00000158c3241320;  1 drivers
v00000158c3231610_0 .net "ID_is_bne", 0 0, L_00000158c3241460;  1 drivers
v00000158c3231c50_0 .net "ID_is_j", 0 0, L_00000158c3242540;  1 drivers
v00000158c3230670_0 .net "ID_is_jal", 0 0, L_00000158c3242ae0;  1 drivers
v00000158c3230850_0 .net "ID_is_jr", 0 0, L_00000158c3241be0;  1 drivers
v00000158c32319d0_0 .net "ID_is_oper2_immed", 0 0, L_00000158c3246770;  1 drivers
v00000158c3232010_0 .net "ID_memread", 0 0, L_00000158c3243da0;  1 drivers
v00000158c3231bb0_0 .net "ID_memwrite", 0 0, L_00000158c3244200;  1 drivers
v00000158c3231d90_0 .net "ID_opcode", 11 0, v00000158c322b990_0;  1 drivers
v00000158c3231f70_0 .net "ID_predicted", 0 0, v00000158c321b3e0_0;  1 drivers
v00000158c3232790_0 .net "ID_rd_ind", 4 0, v00000158c322d330_0;  1 drivers
v00000158c3232a10_0 .net "ID_regwrite", 0 0, L_00000158c3242900;  1 drivers
v00000158c3232c90_0 .net "ID_rs1", 31 0, v00000158c321e040_0;  1 drivers
v00000158c3232830_0 .net "ID_rs1_ind", 4 0, v00000158c322b5d0_0;  1 drivers
v00000158c32328d0_0 .net "ID_rs2", 31 0, v00000158c321e5e0_0;  1 drivers
v00000158c3232970_0 .net "ID_rs2_ind", 4 0, v00000158c322ba30_0;  1 drivers
v00000158c3232ab0_0 .net "IF_INST", 31 0, L_00000158c32468c0;  1 drivers
v00000158c3232b50_0 .net "IF_pc", 31 0, v00000158c322c930_0;  1 drivers
v00000158c3232bf0_0 .net "MEM_ALU_OUT", 31 0, v00000158c3202e50_0;  1 drivers
v00000158c3232d30_0 .net "MEM_Data_mem_out", 31 0, v00000158c322dfb0_0;  1 drivers
v00000158c3232dd0_0 .net "MEM_memread", 0 0, v00000158c3203530_0;  1 drivers
v00000158c32326f0_0 .net "MEM_memwrite", 0 0, v00000158c3202d10_0;  1 drivers
v00000158c323d9a0_0 .net "MEM_opcode", 11 0, v00000158c32042f0_0;  1 drivers
v00000158c323e300_0 .net "MEM_rd_ind", 4 0, v00000158c3202db0_0;  1 drivers
v00000158c323f340_0 .net "MEM_rd_indzero", 0 0, v00000158c32026d0_0;  1 drivers
v00000158c323dc20_0 .net "MEM_regwrite", 0 0, v00000158c3203990_0;  1 drivers
v00000158c323fac0_0 .net "MEM_rs2", 31 0, v00000158c32038f0_0;  1 drivers
v00000158c323dcc0_0 .net "PC", 31 0, L_00000158c32cbd20;  alias, 1 drivers
v00000158c323fc00_0 .net "STALL_ID1_FLUSH", 0 0, v00000158c321a1c0_0;  1 drivers
v00000158c323f520_0 .net "STALL_ID2_FLUSH", 0 0, v00000158c321a3a0_0;  1 drivers
v00000158c323d860_0 .net "STALL_IF_FLUSH", 0 0, v00000158c321c9c0_0;  1 drivers
v00000158c323e580_0 .net "WB_ALU_OUT", 31 0, v00000158c322e230_0;  1 drivers
v00000158c323f160_0 .net "WB_Data_mem_out", 31 0, v00000158c322e370_0;  1 drivers
v00000158c323e620_0 .net "WB_memread", 0 0, v00000158c322e9b0_0;  1 drivers
v00000158c323ed00_0 .net "WB_rd_ind", 4 0, v00000158c322ea50_0;  1 drivers
v00000158c323ef80_0 .net "WB_rd_indzero", 0 0, v00000158c322ed70_0;  1 drivers
v00000158c323db80_0 .net "WB_regwrite", 0 0, v00000158c322fe50_0;  1 drivers
v00000158c323d7c0_0 .net "Wrong_prediction", 0 0, L_00000158c32aff80;  1 drivers
v00000158c323df40_0 .net *"_ivl_1", 0 0, L_00000158c3180ac0;  1 drivers
v00000158c323f8e0_0 .net *"_ivl_13", 0 0, L_00000158c3181cb0;  1 drivers
v00000158c323e760_0 .net *"_ivl_14", 0 0, L_00000158c323f7a0;  1 drivers
v00000158c323d680_0 .net *"_ivl_19", 0 0, L_00000158c3182110;  1 drivers
v00000158c323f200_0 .net *"_ivl_2", 0 0, L_00000158c323f660;  1 drivers
v00000158c323d900_0 .net *"_ivl_20", 0 0, L_00000158c323f980;  1 drivers
v00000158c323d4a0_0 .net *"_ivl_25", 0 0, L_00000158c3181700;  1 drivers
v00000158c323da40_0 .net *"_ivl_26", 0 0, L_00000158c323fa20;  1 drivers
v00000158c323eda0_0 .net *"_ivl_31", 0 0, L_00000158c3180890;  1 drivers
v00000158c323e3a0_0 .net *"_ivl_32", 0 0, L_00000158c323d5e0;  1 drivers
v00000158c323dae0_0 .net *"_ivl_40", 31 0, L_00000158c3243940;  1 drivers
L_00000158c3260c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c323e4e0_0 .net *"_ivl_43", 26 0, L_00000158c3260c58;  1 drivers
L_00000158c3260ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c323dd60_0 .net/2u *"_ivl_44", 31 0, L_00000158c3260ca0;  1 drivers
v00000158c323e8a0_0 .net *"_ivl_52", 31 0, L_00000158c32b2d10;  1 drivers
L_00000158c3260d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c323e6c0_0 .net *"_ivl_55", 26 0, L_00000158c3260d30;  1 drivers
L_00000158c3260d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c323de00_0 .net/2u *"_ivl_56", 31 0, L_00000158c3260d78;  1 drivers
v00000158c323ec60_0 .net *"_ivl_7", 0 0, L_00000158c31819a0;  1 drivers
v00000158c323e440_0 .net *"_ivl_8", 0 0, L_00000158c323f700;  1 drivers
v00000158c323e800_0 .net "alu_selA", 1 0, L_00000158c323f840;  1 drivers
v00000158c323dea0_0 .net "alu_selB", 1 0, L_00000158c32410a0;  1 drivers
v00000158c323ee40_0 .net "clk", 0 0, L_00000158c3181690;  1 drivers
v00000158c323e940_0 .var "cycles_consumed", 31 0;
v00000158c323f3e0_0 .net "exhaz", 0 0, L_00000158c3181a10;  1 drivers
v00000158c323dfe0_0 .net "exhaz2", 0 0, L_00000158c31822d0;  1 drivers
v00000158c323fb60_0 .net "hlt", 0 0, v00000158c322eeb0_0;  1 drivers
v00000158c323e080_0 .net "idhaz", 0 0, L_00000158c3181930;  1 drivers
v00000158c323f2a0_0 .net "idhaz2", 0 0, L_00000158c3181a80;  1 drivers
v00000158c323f5c0_0 .net "if_id_write", 0 0, v00000158c321bde0_0;  1 drivers
v00000158c323e120_0 .net "input_clk", 0 0, v00000158c323eee0_0;  1 drivers
v00000158c323e1c0_0 .net "is_branch_and_taken", 0 0, L_00000158c3245c80;  1 drivers
v00000158c323f480_0 .net "memhaz", 0 0, L_00000158c3180900;  1 drivers
v00000158c323e9e0_0 .net "memhaz2", 0 0, L_00000158c3181460;  1 drivers
v00000158c323ea80_0 .net "pc_src", 2 0, L_00000158c3240420;  1 drivers
v00000158c323f020_0 .net "pc_write", 0 0, v00000158c321bf20_0;  1 drivers
v00000158c323e260_0 .net "rst", 0 0, v00000158c323f0c0_0;  1 drivers
v00000158c323eb20_0 .net "store_rs2_forward", 1 0, L_00000158c32422c0;  1 drivers
v00000158c323d540_0 .net "wdata_to_reg_file", 31 0, L_00000158c32cb1c0;  1 drivers
E_00000158c318a2a0/0 .event negedge, v00000158c3219cc0_0;
E_00000158c318a2a0/1 .event posedge, v00000158c3202a90_0;
E_00000158c318a2a0 .event/or E_00000158c318a2a0/0, E_00000158c318a2a0/1;
L_00000158c323f660 .cmp/eq 5, v00000158c3215890_0, v00000158c3213b30_0;
L_00000158c323f700 .cmp/eq 5, v00000158c3202db0_0, v00000158c3213b30_0;
L_00000158c323f7a0 .cmp/eq 5, v00000158c322ea50_0, v00000158c3213b30_0;
L_00000158c323f980 .cmp/eq 5, v00000158c3215890_0, v00000158c3212410_0;
L_00000158c323fa20 .cmp/eq 5, v00000158c3202db0_0, v00000158c3212410_0;
L_00000158c323d5e0 .cmp/eq 5, v00000158c322ea50_0, v00000158c3212410_0;
L_00000158c3243940 .concat [ 5 27 0 0], v00000158c322d330_0, L_00000158c3260c58;
L_00000158c3244a20 .cmp/ne 32, L_00000158c3243940, L_00000158c3260ca0;
L_00000158c32b2d10 .concat [ 5 27 0 0], v00000158c3215890_0, L_00000158c3260d30;
L_00000158c32b3210 .cmp/ne 32, L_00000158c32b2d10, L_00000158c3260d78;
S_00000158c305d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000158c3181310 .functor NOT 1, L_00000158c3181a10, C4<0>, C4<0>, C4<0>;
L_00000158c3180c80 .functor AND 1, L_00000158c3180900, L_00000158c3181310, C4<1>, C4<1>;
L_00000158c31813f0 .functor OR 1, L_00000158c3181930, L_00000158c3180c80, C4<0>, C4<0>;
L_00000158c3180cf0 .functor OR 1, L_00000158c3181930, L_00000158c3181a10, C4<0>, C4<0>;
v00000158c31abf30_0 .net *"_ivl_12", 0 0, L_00000158c3180cf0;  1 drivers
v00000158c31ac570_0 .net *"_ivl_2", 0 0, L_00000158c3181310;  1 drivers
v00000158c31aab30_0 .net *"_ivl_5", 0 0, L_00000158c3180c80;  1 drivers
v00000158c31ac430_0 .net *"_ivl_7", 0 0, L_00000158c31813f0;  1 drivers
v00000158c31ab850_0 .net "alu_selA", 1 0, L_00000158c323f840;  alias, 1 drivers
v00000158c31aa950_0 .net "exhaz", 0 0, L_00000158c3181a10;  alias, 1 drivers
v00000158c31ac110_0 .net "idhaz", 0 0, L_00000158c3181930;  alias, 1 drivers
v00000158c31aabd0_0 .net "memhaz", 0 0, L_00000158c3180900;  alias, 1 drivers
L_00000158c323f840 .concat8 [ 1 1 0 0], L_00000158c31813f0, L_00000158c3180cf0;
S_00000158c305d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000158c3181d20 .functor NOT 1, L_00000158c31822d0, C4<0>, C4<0>, C4<0>;
L_00000158c3181e70 .functor AND 1, L_00000158c3181460, L_00000158c3181d20, C4<1>, C4<1>;
L_00000158c3180e40 .functor OR 1, L_00000158c3181a80, L_00000158c3181e70, C4<0>, C4<0>;
L_00000158c3182180 .functor NOT 1, v00000158c3212a50_0, C4<0>, C4<0>, C4<0>;
L_00000158c3181070 .functor AND 1, L_00000158c3180e40, L_00000158c3182180, C4<1>, C4<1>;
L_00000158c3181bd0 .functor OR 1, L_00000158c3181a80, L_00000158c31822d0, C4<0>, C4<0>;
L_00000158c3181c40 .functor NOT 1, v00000158c3212a50_0, C4<0>, C4<0>, C4<0>;
L_00000158c31823b0 .functor AND 1, L_00000158c3181bd0, L_00000158c3181c40, C4<1>, C4<1>;
v00000158c31aa9f0_0 .net "EX1_is_oper2_immed", 0 0, v00000158c3212a50_0;  alias, 1 drivers
v00000158c31abcb0_0 .net *"_ivl_11", 0 0, L_00000158c3181070;  1 drivers
v00000158c31ac070_0 .net *"_ivl_16", 0 0, L_00000158c3181bd0;  1 drivers
v00000158c31ac1b0_0 .net *"_ivl_17", 0 0, L_00000158c3181c40;  1 drivers
v00000158c31ab490_0 .net *"_ivl_2", 0 0, L_00000158c3181d20;  1 drivers
v00000158c31aadb0_0 .net *"_ivl_20", 0 0, L_00000158c31823b0;  1 drivers
v00000158c31ac390_0 .net *"_ivl_5", 0 0, L_00000158c3181e70;  1 drivers
v00000158c31ab2b0_0 .net *"_ivl_7", 0 0, L_00000158c3180e40;  1 drivers
v00000158c31ac2f0_0 .net *"_ivl_8", 0 0, L_00000158c3182180;  1 drivers
v00000158c31ac4d0_0 .net "alu_selB", 1 0, L_00000158c32410a0;  alias, 1 drivers
v00000158c31aaa90_0 .net "exhaz", 0 0, L_00000158c31822d0;  alias, 1 drivers
v00000158c31aae50_0 .net "idhaz", 0 0, L_00000158c3181a80;  alias, 1 drivers
v00000158c31ab530_0 .net "memhaz", 0 0, L_00000158c3181460;  alias, 1 drivers
L_00000158c32410a0 .concat8 [ 1 1 0 0], L_00000158c3181070, L_00000158c31823b0;
S_00000158c2f36030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000158c3182570 .functor NOT 1, L_00000158c31822d0, C4<0>, C4<0>, C4<0>;
L_00000158c3182490 .functor AND 1, L_00000158c3181460, L_00000158c3182570, C4<1>, C4<1>;
L_00000158c3182500 .functor OR 1, L_00000158c3181a80, L_00000158c3182490, C4<0>, C4<0>;
L_00000158c31826c0 .functor OR 1, L_00000158c3181a80, L_00000158c31822d0, C4<0>, C4<0>;
v00000158c31aaef0_0 .net *"_ivl_12", 0 0, L_00000158c31826c0;  1 drivers
v00000158c31ab710_0 .net *"_ivl_2", 0 0, L_00000158c3182570;  1 drivers
v00000158c31ab030_0 .net *"_ivl_5", 0 0, L_00000158c3182490;  1 drivers
v00000158c31ab0d0_0 .net *"_ivl_7", 0 0, L_00000158c3182500;  1 drivers
v00000158c31ab170_0 .net "exhaz", 0 0, L_00000158c31822d0;  alias, 1 drivers
v00000158c31ab3f0_0 .net "idhaz", 0 0, L_00000158c3181a80;  alias, 1 drivers
v00000158c3125850_0 .net "memhaz", 0 0, L_00000158c3181460;  alias, 1 drivers
v00000158c3124590_0 .net "store_rs2_forward", 1 0, L_00000158c32422c0;  alias, 1 drivers
L_00000158c32422c0 .concat8 [ 1 1 0 0], L_00000158c3182500, L_00000158c31826c0;
S_00000158c2f361c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000158c3124810_0 .net "EX_ALU_OUT", 31 0, L_00000158c3244340;  alias, 1 drivers
v00000158c31243b0_0 .net "EX_memread", 0 0, v00000158c3215390_0;  alias, 1 drivers
v00000158c3110480_0 .net "EX_memwrite", 0 0, v00000158c3215430_0;  alias, 1 drivers
v00000158c3110fc0_0 .net "EX_opcode", 11 0, v00000158c32154d0_0;  alias, 1 drivers
v00000158c32041b0_0 .net "EX_rd_ind", 4 0, v00000158c3215890_0;  alias, 1 drivers
v00000158c3203ad0_0 .net "EX_rd_indzero", 0 0, L_00000158c32b3210;  1 drivers
v00000158c32037b0_0 .net "EX_regwrite", 0 0, v00000158c3215b10_0;  alias, 1 drivers
v00000158c3204250_0 .net "EX_rs2_out", 31 0, v00000158c32147b0_0;  alias, 1 drivers
v00000158c3202e50_0 .var "MEM_ALU_OUT", 31 0;
v00000158c3203530_0 .var "MEM_memread", 0 0;
v00000158c3202d10_0 .var "MEM_memwrite", 0 0;
v00000158c32042f0_0 .var "MEM_opcode", 11 0;
v00000158c3202db0_0 .var "MEM_rd_ind", 4 0;
v00000158c32026d0_0 .var "MEM_rd_indzero", 0 0;
v00000158c3203990_0 .var "MEM_regwrite", 0 0;
v00000158c32038f0_0 .var "MEM_rs2", 31 0;
v00000158c3202950_0 .net "clk", 0 0, L_00000158c32b0220;  1 drivers
v00000158c3202a90_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
E_00000158c3189aa0 .event posedge, v00000158c3202a90_0, v00000158c3202950_0;
S_00000158c30569c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000158c2f41490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c2f414c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c2f41500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c2f41538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c2f41570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c2f415a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c2f415e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c2f41618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c2f41650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c2f41688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c2f416c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c2f416f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c2f41730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c2f41768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c2f417a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c2f417d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c2f41810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c2f41848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c2f41880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c2f418b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c2f418f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c2f41928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c2f41960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c2f41998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c2f419d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000158c32aea10 .functor XOR 1, L_00000158c32ae930, v00000158c32157f0_0, C4<0>, C4<0>;
L_00000158c32b01b0 .functor NOT 1, L_00000158c32aea10, C4<0>, C4<0>, C4<0>;
L_00000158c32b0140 .functor OR 1, v00000158c323f0c0_0, L_00000158c32b01b0, C4<0>, C4<0>;
L_00000158c32aff80 .functor NOT 1, L_00000158c32b0140, C4<0>, C4<0>, C4<0>;
v00000158c3207d60_0 .net "ALU_OP", 3 0, v00000158c32074a0_0;  1 drivers
v00000158c3209340_0 .net "BranchDecision", 0 0, L_00000158c32ae930;  1 drivers
v00000158c3208c60_0 .net "CF", 0 0, v00000158c3206c80_0;  1 drivers
v00000158c3209d40_0 .net "EX_opcode", 11 0, v00000158c32154d0_0;  alias, 1 drivers
v00000158c3209a20_0 .net "Wrong_prediction", 0 0, L_00000158c32aff80;  alias, 1 drivers
v00000158c3208800_0 .net "ZF", 0 0, L_00000158c32aecb0;  1 drivers
L_00000158c3260ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000158c3208d00_0 .net/2u *"_ivl_0", 31 0, L_00000158c3260ce8;  1 drivers
v00000158c32088a0_0 .net *"_ivl_11", 0 0, L_00000158c32b0140;  1 drivers
v00000158c3209980_0 .net *"_ivl_2", 31 0, L_00000158c3243800;  1 drivers
v00000158c3208940_0 .net *"_ivl_6", 0 0, L_00000158c32aea10;  1 drivers
v00000158c32095c0_0 .net *"_ivl_8", 0 0, L_00000158c32b01b0;  1 drivers
v00000158c3209ac0_0 .net "alu_out", 31 0, L_00000158c3244340;  alias, 1 drivers
v00000158c3209b60_0 .net "alu_outw", 31 0, v00000158c3206f00_0;  1 drivers
v00000158c32089e0_0 .net "is_beq", 0 0, v00000158c3214a30_0;  alias, 1 drivers
v00000158c3209480_0 .net "is_bne", 0 0, v00000158c3214fd0_0;  alias, 1 drivers
v00000158c3208a80_0 .net "is_jal", 0 0, v00000158c3214ad0_0;  alias, 1 drivers
v00000158c3209de0_0 .net "oper1", 31 0, v00000158c32148f0_0;  alias, 1 drivers
v00000158c3209c00_0 .net "oper2", 31 0, v00000158c3214e90_0;  alias, 1 drivers
v00000158c3208e40_0 .net "pc", 31 0, v00000158c3214c10_0;  alias, 1 drivers
v00000158c3209660_0 .net "predicted", 0 0, v00000158c32157f0_0;  alias, 1 drivers
v00000158c32092a0_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
L_00000158c3243800 .arith/sum 32, v00000158c3214c10_0, L_00000158c3260ce8;
L_00000158c3244340 .functor MUXZ 32, v00000158c3206f00_0, L_00000158c3243800, v00000158c3214ad0_0, C4<>;
S_00000158c3056b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000158c30569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000158c32ae700 .functor AND 1, v00000158c3214a30_0, L_00000158c32ae9a0, C4<1>, C4<1>;
L_00000158c32ae8c0 .functor NOT 1, L_00000158c32ae9a0, C4<0>, C4<0>, C4<0>;
L_00000158c32af490 .functor AND 1, v00000158c3214fd0_0, L_00000158c32ae8c0, C4<1>, C4<1>;
L_00000158c32ae930 .functor OR 1, L_00000158c32ae700, L_00000158c32af490, C4<0>, C4<0>;
v00000158c3206640_0 .net "BranchDecision", 0 0, L_00000158c32ae930;  alias, 1 drivers
v00000158c3207040_0 .net *"_ivl_2", 0 0, L_00000158c32ae8c0;  1 drivers
v00000158c32066e0_0 .net "is_beq", 0 0, v00000158c3214a30_0;  alias, 1 drivers
v00000158c3206780_0 .net "is_beq_taken", 0 0, L_00000158c32ae700;  1 drivers
v00000158c32070e0_0 .net "is_bne", 0 0, v00000158c3214fd0_0;  alias, 1 drivers
v00000158c32068c0_0 .net "is_bne_taken", 0 0, L_00000158c32af490;  1 drivers
v00000158c3207ea0_0 .net "is_eq", 0 0, L_00000158c32ae9a0;  1 drivers
v00000158c3207680_0 .net "oper1", 31 0, v00000158c32148f0_0;  alias, 1 drivers
v00000158c3206be0_0 .net "oper2", 31 0, v00000158c3214e90_0;  alias, 1 drivers
S_00000158c2f59aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000158c3056b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000158c32ae540 .functor XOR 1, L_00000158c3244de0, L_00000158c3244f20, C4<0>, C4<0>;
L_00000158c32afb90 .functor XOR 1, L_00000158c3244fc0, L_00000158c3244e80, C4<0>, C4<0>;
L_00000158c32afc00 .functor XOR 1, L_00000158c3244ca0, L_00000158c3245380, C4<0>, C4<0>;
L_00000158c32aee70 .functor XOR 1, L_00000158c3245060, L_00000158c3245100, C4<0>, C4<0>;
L_00000158c32ae850 .functor XOR 1, L_00000158c3244d40, L_00000158c32452e0, C4<0>, C4<0>;
L_00000158c32aeb60 .functor XOR 1, L_00000158c32451a0, L_00000158c3245240, C4<0>, C4<0>;
L_00000158c32aea80 .functor XOR 1, L_00000158c32b9570, L_00000158c32b8a30, C4<0>, C4<0>;
L_00000158c32af260 .functor XOR 1, L_00000158c32b88f0, L_00000158c32b9a70, C4<0>, C4<0>;
L_00000158c32af730 .functor XOR 1, L_00000158c32b74f0, L_00000158c32b7e50, C4<0>, C4<0>;
L_00000158c32aeee0 .functor XOR 1, L_00000158c32b8b70, L_00000158c32b9610, C4<0>, C4<0>;
L_00000158c32af7a0 .functor XOR 1, L_00000158c32b7f90, L_00000158c32b7ef0, C4<0>, C4<0>;
L_00000158c32af810 .functor XOR 1, L_00000158c32b8850, L_00000158c32b7bd0, C4<0>, C4<0>;
L_00000158c32afd50 .functor XOR 1, L_00000158c32b8710, L_00000158c32b7c70, C4<0>, C4<0>;
L_00000158c32af0a0 .functor XOR 1, L_00000158c32b8670, L_00000158c32b7630, C4<0>, C4<0>;
L_00000158c32aefc0 .functor XOR 1, L_00000158c32b9390, L_00000158c32b7450, C4<0>, C4<0>;
L_00000158c32ae690 .functor XOR 1, L_00000158c32b7590, L_00000158c32b8030, C4<0>, C4<0>;
L_00000158c32af960 .functor XOR 1, L_00000158c32b9b10, L_00000158c32b76d0, C4<0>, C4<0>;
L_00000158c32afa40 .functor XOR 1, L_00000158c32b78b0, L_00000158c32b80d0, C4<0>, C4<0>;
L_00000158c32af8f0 .functor XOR 1, L_00000158c32b73b0, L_00000158c32b85d0, C4<0>, C4<0>;
L_00000158c32afab0 .functor XOR 1, L_00000158c32b82b0, L_00000158c32b8170, C4<0>, C4<0>;
L_00000158c32aebd0 .functor XOR 1, L_00000158c32b8350, L_00000158c32b7d10, C4<0>, C4<0>;
L_00000158c32af180 .functor XOR 1, L_00000158c32b8210, L_00000158c32b99d0, C4<0>, C4<0>;
L_00000158c32afe30 .functor XOR 1, L_00000158c32b8cb0, L_00000158c32b83f0, C4<0>, C4<0>;
L_00000158c32ae7e0 .functor XOR 1, L_00000158c32b9930, L_00000158c32b79f0, C4<0>, C4<0>;
L_00000158c32af340 .functor XOR 1, L_00000158c32b7770, L_00000158c32b9430, C4<0>, C4<0>;
L_00000158c32af420 .functor XOR 1, L_00000158c32b8490, L_00000158c32b7810, C4<0>, C4<0>;
L_00000158c32af3b0 .functor XOR 1, L_00000158c32b7b30, L_00000158c32b8c10, C4<0>, C4<0>;
L_00000158c32ae3f0 .functor XOR 1, L_00000158c32b8530, L_00000158c32b7950, C4<0>, C4<0>;
L_00000158c32ae5b0 .functor XOR 1, L_00000158c32b87b0, L_00000158c32b8990, C4<0>, C4<0>;
L_00000158c32afb20 .functor XOR 1, L_00000158c32b8ad0, L_00000158c32b8d50, C4<0>, C4<0>;
L_00000158c32ae620 .functor XOR 1, L_00000158c32b96b0, L_00000158c32b8df0, C4<0>, C4<0>;
L_00000158c32aec40 .functor XOR 1, L_00000158c32b8e90, L_00000158c32b8f30, C4<0>, C4<0>;
L_00000158c32ae9a0/0/0 .functor OR 1, L_00000158c32b8fd0, L_00000158c32b9070, L_00000158c32b9110, L_00000158c32b7a90;
L_00000158c32ae9a0/0/4 .functor OR 1, L_00000158c32b91b0, L_00000158c32b9250, L_00000158c32b9750, L_00000158c32b92f0;
L_00000158c32ae9a0/0/8 .functor OR 1, L_00000158c32b94d0, L_00000158c32b97f0, L_00000158c32b9890, L_00000158c32b9d90;
L_00000158c32ae9a0/0/12 .functor OR 1, L_00000158c32b9e30, L_00000158c32b9cf0, L_00000158c32b9ed0, L_00000158c32b9f70;
L_00000158c32ae9a0/0/16 .functor OR 1, L_00000158c32b9bb0, L_00000158c32ba150, L_00000158c32ba010, L_00000158c32b9c50;
L_00000158c32ae9a0/0/20 .functor OR 1, L_00000158c32ba1f0, L_00000158c32ba0b0, L_00000158c32ba290, L_00000158c32b29f0;
L_00000158c32ae9a0/0/24 .functor OR 1, L_00000158c32b2630, L_00000158c32b4390, L_00000158c32b28b0, L_00000158c32b2c70;
L_00000158c32ae9a0/0/28 .functor OR 1, L_00000158c32b4570, L_00000158c32b3710, L_00000158c32b2450, L_00000158c32b4430;
L_00000158c32ae9a0/1/0 .functor OR 1, L_00000158c32ae9a0/0/0, L_00000158c32ae9a0/0/4, L_00000158c32ae9a0/0/8, L_00000158c32ae9a0/0/12;
L_00000158c32ae9a0/1/4 .functor OR 1, L_00000158c32ae9a0/0/16, L_00000158c32ae9a0/0/20, L_00000158c32ae9a0/0/24, L_00000158c32ae9a0/0/28;
L_00000158c32ae9a0 .functor NOR 1, L_00000158c32ae9a0/1/0, L_00000158c32ae9a0/1/4, C4<0>, C4<0>;
v00000158c3204390_0 .net *"_ivl_0", 0 0, L_00000158c32ae540;  1 drivers
v00000158c32035d0_0 .net *"_ivl_101", 0 0, L_00000158c32b76d0;  1 drivers
v00000158c3202090_0 .net *"_ivl_102", 0 0, L_00000158c32afa40;  1 drivers
v00000158c3203a30_0 .net *"_ivl_105", 0 0, L_00000158c32b78b0;  1 drivers
v00000158c3203f30_0 .net *"_ivl_107", 0 0, L_00000158c32b80d0;  1 drivers
v00000158c32021d0_0 .net *"_ivl_108", 0 0, L_00000158c32af8f0;  1 drivers
v00000158c3203850_0 .net *"_ivl_11", 0 0, L_00000158c3244e80;  1 drivers
v00000158c3203fd0_0 .net *"_ivl_111", 0 0, L_00000158c32b73b0;  1 drivers
v00000158c3204430_0 .net *"_ivl_113", 0 0, L_00000158c32b85d0;  1 drivers
v00000158c3203210_0 .net *"_ivl_114", 0 0, L_00000158c32afab0;  1 drivers
v00000158c3202450_0 .net *"_ivl_117", 0 0, L_00000158c32b82b0;  1 drivers
v00000158c3202ef0_0 .net *"_ivl_119", 0 0, L_00000158c32b8170;  1 drivers
v00000158c32024f0_0 .net *"_ivl_12", 0 0, L_00000158c32afc00;  1 drivers
v00000158c3203b70_0 .net *"_ivl_120", 0 0, L_00000158c32aebd0;  1 drivers
v00000158c3203350_0 .net *"_ivl_123", 0 0, L_00000158c32b8350;  1 drivers
v00000158c3203c10_0 .net *"_ivl_125", 0 0, L_00000158c32b7d10;  1 drivers
v00000158c32033f0_0 .net *"_ivl_126", 0 0, L_00000158c32af180;  1 drivers
v00000158c3202f90_0 .net *"_ivl_129", 0 0, L_00000158c32b8210;  1 drivers
v00000158c32044d0_0 .net *"_ivl_131", 0 0, L_00000158c32b99d0;  1 drivers
v00000158c32029f0_0 .net *"_ivl_132", 0 0, L_00000158c32afe30;  1 drivers
v00000158c3204110_0 .net *"_ivl_135", 0 0, L_00000158c32b8cb0;  1 drivers
v00000158c3202270_0 .net *"_ivl_137", 0 0, L_00000158c32b83f0;  1 drivers
v00000158c3204570_0 .net *"_ivl_138", 0 0, L_00000158c32ae7e0;  1 drivers
v00000158c3201f50_0 .net *"_ivl_141", 0 0, L_00000158c32b9930;  1 drivers
v00000158c3203d50_0 .net *"_ivl_143", 0 0, L_00000158c32b79f0;  1 drivers
v00000158c3203030_0 .net *"_ivl_144", 0 0, L_00000158c32af340;  1 drivers
v00000158c3203cb0_0 .net *"_ivl_147", 0 0, L_00000158c32b7770;  1 drivers
v00000158c3204070_0 .net *"_ivl_149", 0 0, L_00000158c32b9430;  1 drivers
v00000158c3202590_0 .net *"_ivl_15", 0 0, L_00000158c3244ca0;  1 drivers
v00000158c3202630_0 .net *"_ivl_150", 0 0, L_00000158c32af420;  1 drivers
v00000158c3204610_0 .net *"_ivl_153", 0 0, L_00000158c32b8490;  1 drivers
v00000158c3202b30_0 .net *"_ivl_155", 0 0, L_00000158c32b7810;  1 drivers
v00000158c3203670_0 .net *"_ivl_156", 0 0, L_00000158c32af3b0;  1 drivers
v00000158c3202bd0_0 .net *"_ivl_159", 0 0, L_00000158c32b7b30;  1 drivers
v00000158c32046b0_0 .net *"_ivl_161", 0 0, L_00000158c32b8c10;  1 drivers
v00000158c32032b0_0 .net *"_ivl_162", 0 0, L_00000158c32ae3f0;  1 drivers
v00000158c3201ff0_0 .net *"_ivl_165", 0 0, L_00000158c32b8530;  1 drivers
v00000158c3202310_0 .net *"_ivl_167", 0 0, L_00000158c32b7950;  1 drivers
v00000158c3203df0_0 .net *"_ivl_168", 0 0, L_00000158c32ae5b0;  1 drivers
v00000158c32023b0_0 .net *"_ivl_17", 0 0, L_00000158c3245380;  1 drivers
v00000158c3202770_0 .net *"_ivl_171", 0 0, L_00000158c32b87b0;  1 drivers
v00000158c3202810_0 .net *"_ivl_173", 0 0, L_00000158c32b8990;  1 drivers
v00000158c3203710_0 .net *"_ivl_174", 0 0, L_00000158c32afb20;  1 drivers
v00000158c3203e90_0 .net *"_ivl_177", 0 0, L_00000158c32b8ad0;  1 drivers
v00000158c3202c70_0 .net *"_ivl_179", 0 0, L_00000158c32b8d50;  1 drivers
v00000158c32028b0_0 .net *"_ivl_18", 0 0, L_00000158c32aee70;  1 drivers
v00000158c32030d0_0 .net *"_ivl_180", 0 0, L_00000158c32ae620;  1 drivers
v00000158c3203170_0 .net *"_ivl_183", 0 0, L_00000158c32b96b0;  1 drivers
v00000158c3203490_0 .net *"_ivl_185", 0 0, L_00000158c32b8df0;  1 drivers
v00000158c3205010_0 .net *"_ivl_186", 0 0, L_00000158c32aec40;  1 drivers
v00000158c32050b0_0 .net *"_ivl_190", 0 0, L_00000158c32b8e90;  1 drivers
v00000158c3205510_0 .net *"_ivl_192", 0 0, L_00000158c32b8f30;  1 drivers
v00000158c3205bf0_0 .net *"_ivl_194", 0 0, L_00000158c32b8fd0;  1 drivers
v00000158c3204bb0_0 .net *"_ivl_196", 0 0, L_00000158c32b9070;  1 drivers
v00000158c3205790_0 .net *"_ivl_198", 0 0, L_00000158c32b9110;  1 drivers
v00000158c3204930_0 .net *"_ivl_200", 0 0, L_00000158c32b7a90;  1 drivers
v00000158c3204cf0_0 .net *"_ivl_202", 0 0, L_00000158c32b91b0;  1 drivers
v00000158c32047f0_0 .net *"_ivl_204", 0 0, L_00000158c32b9250;  1 drivers
v00000158c3205650_0 .net *"_ivl_206", 0 0, L_00000158c32b9750;  1 drivers
v00000158c32056f0_0 .net *"_ivl_208", 0 0, L_00000158c32b92f0;  1 drivers
v00000158c3205150_0 .net *"_ivl_21", 0 0, L_00000158c3245060;  1 drivers
v00000158c3205a10_0 .net *"_ivl_210", 0 0, L_00000158c32b94d0;  1 drivers
v00000158c3205ab0_0 .net *"_ivl_212", 0 0, L_00000158c32b97f0;  1 drivers
v00000158c3205830_0 .net *"_ivl_214", 0 0, L_00000158c32b9890;  1 drivers
v00000158c32055b0_0 .net *"_ivl_216", 0 0, L_00000158c32b9d90;  1 drivers
v00000158c3204ed0_0 .net *"_ivl_218", 0 0, L_00000158c32b9e30;  1 drivers
v00000158c3205470_0 .net *"_ivl_220", 0 0, L_00000158c32b9cf0;  1 drivers
v00000158c3204890_0 .net *"_ivl_222", 0 0, L_00000158c32b9ed0;  1 drivers
v00000158c3205b50_0 .net *"_ivl_224", 0 0, L_00000158c32b9f70;  1 drivers
v00000158c3205970_0 .net *"_ivl_226", 0 0, L_00000158c32b9bb0;  1 drivers
v00000158c3205dd0_0 .net *"_ivl_228", 0 0, L_00000158c32ba150;  1 drivers
v00000158c32058d0_0 .net *"_ivl_23", 0 0, L_00000158c3245100;  1 drivers
v00000158c32049d0_0 .net *"_ivl_230", 0 0, L_00000158c32ba010;  1 drivers
v00000158c32051f0_0 .net *"_ivl_232", 0 0, L_00000158c32b9c50;  1 drivers
v00000158c3204a70_0 .net *"_ivl_234", 0 0, L_00000158c32ba1f0;  1 drivers
v00000158c3205c90_0 .net *"_ivl_236", 0 0, L_00000158c32ba0b0;  1 drivers
v00000158c3205d30_0 .net *"_ivl_238", 0 0, L_00000158c32ba290;  1 drivers
v00000158c3205290_0 .net *"_ivl_24", 0 0, L_00000158c32ae850;  1 drivers
v00000158c3204750_0 .net *"_ivl_240", 0 0, L_00000158c32b29f0;  1 drivers
v00000158c3205330_0 .net *"_ivl_242", 0 0, L_00000158c32b2630;  1 drivers
v00000158c3204b10_0 .net *"_ivl_244", 0 0, L_00000158c32b4390;  1 drivers
v00000158c3204c50_0 .net *"_ivl_246", 0 0, L_00000158c32b28b0;  1 drivers
v00000158c32053d0_0 .net *"_ivl_248", 0 0, L_00000158c32b2c70;  1 drivers
v00000158c3204d90_0 .net *"_ivl_250", 0 0, L_00000158c32b4570;  1 drivers
v00000158c3204e30_0 .net *"_ivl_252", 0 0, L_00000158c32b3710;  1 drivers
v00000158c3204f70_0 .net *"_ivl_254", 0 0, L_00000158c32b2450;  1 drivers
v00000158c3124270_0 .net *"_ivl_256", 0 0, L_00000158c32b4430;  1 drivers
v00000158c3207720_0 .net *"_ivl_27", 0 0, L_00000158c3244d40;  1 drivers
v00000158c3208580_0 .net *"_ivl_29", 0 0, L_00000158c32452e0;  1 drivers
v00000158c32083a0_0 .net *"_ivl_3", 0 0, L_00000158c3244de0;  1 drivers
v00000158c3206dc0_0 .net *"_ivl_30", 0 0, L_00000158c32aeb60;  1 drivers
v00000158c3206280_0 .net *"_ivl_33", 0 0, L_00000158c32451a0;  1 drivers
v00000158c3207f40_0 .net *"_ivl_35", 0 0, L_00000158c3245240;  1 drivers
v00000158c3207540_0 .net *"_ivl_36", 0 0, L_00000158c32aea80;  1 drivers
v00000158c3207220_0 .net *"_ivl_39", 0 0, L_00000158c32b9570;  1 drivers
v00000158c3206a00_0 .net *"_ivl_41", 0 0, L_00000158c32b8a30;  1 drivers
v00000158c32061e0_0 .net *"_ivl_42", 0 0, L_00000158c32af260;  1 drivers
v00000158c3206960_0 .net *"_ivl_45", 0 0, L_00000158c32b88f0;  1 drivers
v00000158c32060a0_0 .net *"_ivl_47", 0 0, L_00000158c32b9a70;  1 drivers
v00000158c3207860_0 .net *"_ivl_48", 0 0, L_00000158c32af730;  1 drivers
v00000158c3207fe0_0 .net *"_ivl_5", 0 0, L_00000158c3244f20;  1 drivers
v00000158c32081c0_0 .net *"_ivl_51", 0 0, L_00000158c32b74f0;  1 drivers
v00000158c3206000_0 .net *"_ivl_53", 0 0, L_00000158c32b7e50;  1 drivers
v00000158c3206fa0_0 .net *"_ivl_54", 0 0, L_00000158c32aeee0;  1 drivers
v00000158c32084e0_0 .net *"_ivl_57", 0 0, L_00000158c32b8b70;  1 drivers
v00000158c3208260_0 .net *"_ivl_59", 0 0, L_00000158c32b9610;  1 drivers
v00000158c3208440_0 .net *"_ivl_6", 0 0, L_00000158c32afb90;  1 drivers
v00000158c32077c0_0 .net *"_ivl_60", 0 0, L_00000158c32af7a0;  1 drivers
v00000158c3208080_0 .net *"_ivl_63", 0 0, L_00000158c32b7f90;  1 drivers
v00000158c3208620_0 .net *"_ivl_65", 0 0, L_00000158c32b7ef0;  1 drivers
v00000158c32075e0_0 .net *"_ivl_66", 0 0, L_00000158c32af810;  1 drivers
v00000158c3207ae0_0 .net *"_ivl_69", 0 0, L_00000158c32b8850;  1 drivers
v00000158c3206140_0 .net *"_ivl_71", 0 0, L_00000158c32b7bd0;  1 drivers
v00000158c3206aa0_0 .net *"_ivl_72", 0 0, L_00000158c32afd50;  1 drivers
v00000158c32072c0_0 .net *"_ivl_75", 0 0, L_00000158c32b8710;  1 drivers
v00000158c3206e60_0 .net *"_ivl_77", 0 0, L_00000158c32b7c70;  1 drivers
v00000158c32063c0_0 .net *"_ivl_78", 0 0, L_00000158c32af0a0;  1 drivers
v00000158c3208120_0 .net *"_ivl_81", 0 0, L_00000158c32b8670;  1 drivers
v00000158c3207900_0 .net *"_ivl_83", 0 0, L_00000158c32b7630;  1 drivers
v00000158c32086c0_0 .net *"_ivl_84", 0 0, L_00000158c32aefc0;  1 drivers
v00000158c3206320_0 .net *"_ivl_87", 0 0, L_00000158c32b9390;  1 drivers
v00000158c3205f60_0 .net *"_ivl_89", 0 0, L_00000158c32b7450;  1 drivers
v00000158c3206820_0 .net *"_ivl_9", 0 0, L_00000158c3244fc0;  1 drivers
v00000158c3207180_0 .net *"_ivl_90", 0 0, L_00000158c32ae690;  1 drivers
v00000158c32079a0_0 .net *"_ivl_93", 0 0, L_00000158c32b7590;  1 drivers
v00000158c3207e00_0 .net *"_ivl_95", 0 0, L_00000158c32b8030;  1 drivers
v00000158c3206460_0 .net *"_ivl_96", 0 0, L_00000158c32af960;  1 drivers
v00000158c3206500_0 .net *"_ivl_99", 0 0, L_00000158c32b9b10;  1 drivers
v00000158c3207a40_0 .net "a", 31 0, v00000158c32148f0_0;  alias, 1 drivers
v00000158c3207cc0_0 .net "b", 31 0, v00000158c3214e90_0;  alias, 1 drivers
v00000158c3208300_0 .net "out", 0 0, L_00000158c32ae9a0;  alias, 1 drivers
v00000158c32065a0_0 .net "temp", 31 0, L_00000158c32b7db0;  1 drivers
L_00000158c3244de0 .part v00000158c32148f0_0, 0, 1;
L_00000158c3244f20 .part v00000158c3214e90_0, 0, 1;
L_00000158c3244fc0 .part v00000158c32148f0_0, 1, 1;
L_00000158c3244e80 .part v00000158c3214e90_0, 1, 1;
L_00000158c3244ca0 .part v00000158c32148f0_0, 2, 1;
L_00000158c3245380 .part v00000158c3214e90_0, 2, 1;
L_00000158c3245060 .part v00000158c32148f0_0, 3, 1;
L_00000158c3245100 .part v00000158c3214e90_0, 3, 1;
L_00000158c3244d40 .part v00000158c32148f0_0, 4, 1;
L_00000158c32452e0 .part v00000158c3214e90_0, 4, 1;
L_00000158c32451a0 .part v00000158c32148f0_0, 5, 1;
L_00000158c3245240 .part v00000158c3214e90_0, 5, 1;
L_00000158c32b9570 .part v00000158c32148f0_0, 6, 1;
L_00000158c32b8a30 .part v00000158c3214e90_0, 6, 1;
L_00000158c32b88f0 .part v00000158c32148f0_0, 7, 1;
L_00000158c32b9a70 .part v00000158c3214e90_0, 7, 1;
L_00000158c32b74f0 .part v00000158c32148f0_0, 8, 1;
L_00000158c32b7e50 .part v00000158c3214e90_0, 8, 1;
L_00000158c32b8b70 .part v00000158c32148f0_0, 9, 1;
L_00000158c32b9610 .part v00000158c3214e90_0, 9, 1;
L_00000158c32b7f90 .part v00000158c32148f0_0, 10, 1;
L_00000158c32b7ef0 .part v00000158c3214e90_0, 10, 1;
L_00000158c32b8850 .part v00000158c32148f0_0, 11, 1;
L_00000158c32b7bd0 .part v00000158c3214e90_0, 11, 1;
L_00000158c32b8710 .part v00000158c32148f0_0, 12, 1;
L_00000158c32b7c70 .part v00000158c3214e90_0, 12, 1;
L_00000158c32b8670 .part v00000158c32148f0_0, 13, 1;
L_00000158c32b7630 .part v00000158c3214e90_0, 13, 1;
L_00000158c32b9390 .part v00000158c32148f0_0, 14, 1;
L_00000158c32b7450 .part v00000158c3214e90_0, 14, 1;
L_00000158c32b7590 .part v00000158c32148f0_0, 15, 1;
L_00000158c32b8030 .part v00000158c3214e90_0, 15, 1;
L_00000158c32b9b10 .part v00000158c32148f0_0, 16, 1;
L_00000158c32b76d0 .part v00000158c3214e90_0, 16, 1;
L_00000158c32b78b0 .part v00000158c32148f0_0, 17, 1;
L_00000158c32b80d0 .part v00000158c3214e90_0, 17, 1;
L_00000158c32b73b0 .part v00000158c32148f0_0, 18, 1;
L_00000158c32b85d0 .part v00000158c3214e90_0, 18, 1;
L_00000158c32b82b0 .part v00000158c32148f0_0, 19, 1;
L_00000158c32b8170 .part v00000158c3214e90_0, 19, 1;
L_00000158c32b8350 .part v00000158c32148f0_0, 20, 1;
L_00000158c32b7d10 .part v00000158c3214e90_0, 20, 1;
L_00000158c32b8210 .part v00000158c32148f0_0, 21, 1;
L_00000158c32b99d0 .part v00000158c3214e90_0, 21, 1;
L_00000158c32b8cb0 .part v00000158c32148f0_0, 22, 1;
L_00000158c32b83f0 .part v00000158c3214e90_0, 22, 1;
L_00000158c32b9930 .part v00000158c32148f0_0, 23, 1;
L_00000158c32b79f0 .part v00000158c3214e90_0, 23, 1;
L_00000158c32b7770 .part v00000158c32148f0_0, 24, 1;
L_00000158c32b9430 .part v00000158c3214e90_0, 24, 1;
L_00000158c32b8490 .part v00000158c32148f0_0, 25, 1;
L_00000158c32b7810 .part v00000158c3214e90_0, 25, 1;
L_00000158c32b7b30 .part v00000158c32148f0_0, 26, 1;
L_00000158c32b8c10 .part v00000158c3214e90_0, 26, 1;
L_00000158c32b8530 .part v00000158c32148f0_0, 27, 1;
L_00000158c32b7950 .part v00000158c3214e90_0, 27, 1;
L_00000158c32b87b0 .part v00000158c32148f0_0, 28, 1;
L_00000158c32b8990 .part v00000158c3214e90_0, 28, 1;
L_00000158c32b8ad0 .part v00000158c32148f0_0, 29, 1;
L_00000158c32b8d50 .part v00000158c3214e90_0, 29, 1;
L_00000158c32b96b0 .part v00000158c32148f0_0, 30, 1;
L_00000158c32b8df0 .part v00000158c3214e90_0, 30, 1;
LS_00000158c32b7db0_0_0 .concat8 [ 1 1 1 1], L_00000158c32ae540, L_00000158c32afb90, L_00000158c32afc00, L_00000158c32aee70;
LS_00000158c32b7db0_0_4 .concat8 [ 1 1 1 1], L_00000158c32ae850, L_00000158c32aeb60, L_00000158c32aea80, L_00000158c32af260;
LS_00000158c32b7db0_0_8 .concat8 [ 1 1 1 1], L_00000158c32af730, L_00000158c32aeee0, L_00000158c32af7a0, L_00000158c32af810;
LS_00000158c32b7db0_0_12 .concat8 [ 1 1 1 1], L_00000158c32afd50, L_00000158c32af0a0, L_00000158c32aefc0, L_00000158c32ae690;
LS_00000158c32b7db0_0_16 .concat8 [ 1 1 1 1], L_00000158c32af960, L_00000158c32afa40, L_00000158c32af8f0, L_00000158c32afab0;
LS_00000158c32b7db0_0_20 .concat8 [ 1 1 1 1], L_00000158c32aebd0, L_00000158c32af180, L_00000158c32afe30, L_00000158c32ae7e0;
LS_00000158c32b7db0_0_24 .concat8 [ 1 1 1 1], L_00000158c32af340, L_00000158c32af420, L_00000158c32af3b0, L_00000158c32ae3f0;
LS_00000158c32b7db0_0_28 .concat8 [ 1 1 1 1], L_00000158c32ae5b0, L_00000158c32afb20, L_00000158c32ae620, L_00000158c32aec40;
LS_00000158c32b7db0_1_0 .concat8 [ 4 4 4 4], LS_00000158c32b7db0_0_0, LS_00000158c32b7db0_0_4, LS_00000158c32b7db0_0_8, LS_00000158c32b7db0_0_12;
LS_00000158c32b7db0_1_4 .concat8 [ 4 4 4 4], LS_00000158c32b7db0_0_16, LS_00000158c32b7db0_0_20, LS_00000158c32b7db0_0_24, LS_00000158c32b7db0_0_28;
L_00000158c32b7db0 .concat8 [ 16 16 0 0], LS_00000158c32b7db0_1_0, LS_00000158c32b7db0_1_4;
L_00000158c32b8e90 .part v00000158c32148f0_0, 31, 1;
L_00000158c32b8f30 .part v00000158c3214e90_0, 31, 1;
L_00000158c32b8fd0 .part L_00000158c32b7db0, 0, 1;
L_00000158c32b9070 .part L_00000158c32b7db0, 1, 1;
L_00000158c32b9110 .part L_00000158c32b7db0, 2, 1;
L_00000158c32b7a90 .part L_00000158c32b7db0, 3, 1;
L_00000158c32b91b0 .part L_00000158c32b7db0, 4, 1;
L_00000158c32b9250 .part L_00000158c32b7db0, 5, 1;
L_00000158c32b9750 .part L_00000158c32b7db0, 6, 1;
L_00000158c32b92f0 .part L_00000158c32b7db0, 7, 1;
L_00000158c32b94d0 .part L_00000158c32b7db0, 8, 1;
L_00000158c32b97f0 .part L_00000158c32b7db0, 9, 1;
L_00000158c32b9890 .part L_00000158c32b7db0, 10, 1;
L_00000158c32b9d90 .part L_00000158c32b7db0, 11, 1;
L_00000158c32b9e30 .part L_00000158c32b7db0, 12, 1;
L_00000158c32b9cf0 .part L_00000158c32b7db0, 13, 1;
L_00000158c32b9ed0 .part L_00000158c32b7db0, 14, 1;
L_00000158c32b9f70 .part L_00000158c32b7db0, 15, 1;
L_00000158c32b9bb0 .part L_00000158c32b7db0, 16, 1;
L_00000158c32ba150 .part L_00000158c32b7db0, 17, 1;
L_00000158c32ba010 .part L_00000158c32b7db0, 18, 1;
L_00000158c32b9c50 .part L_00000158c32b7db0, 19, 1;
L_00000158c32ba1f0 .part L_00000158c32b7db0, 20, 1;
L_00000158c32ba0b0 .part L_00000158c32b7db0, 21, 1;
L_00000158c32ba290 .part L_00000158c32b7db0, 22, 1;
L_00000158c32b29f0 .part L_00000158c32b7db0, 23, 1;
L_00000158c32b2630 .part L_00000158c32b7db0, 24, 1;
L_00000158c32b4390 .part L_00000158c32b7db0, 25, 1;
L_00000158c32b28b0 .part L_00000158c32b7db0, 26, 1;
L_00000158c32b2c70 .part L_00000158c32b7db0, 27, 1;
L_00000158c32b4570 .part L_00000158c32b7db0, 28, 1;
L_00000158c32b3710 .part L_00000158c32b7db0, 29, 1;
L_00000158c32b2450 .part L_00000158c32b7db0, 30, 1;
L_00000158c32b4430 .part L_00000158c32b7db0, 31, 1;
S_00000158c2f59c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000158c30569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000158c3189860 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000158c32aecb0 .functor NOT 1, L_00000158c3243760, C4<0>, C4<0>, C4<0>;
v00000158c3206b40_0 .net "A", 31 0, v00000158c32148f0_0;  alias, 1 drivers
v00000158c3207360_0 .net "ALUOP", 3 0, v00000158c32074a0_0;  alias, 1 drivers
v00000158c3207400_0 .net "B", 31 0, v00000158c3214e90_0;  alias, 1 drivers
v00000158c3206c80_0 .var "CF", 0 0;
v00000158c3206d20_0 .net "ZF", 0 0, L_00000158c32aecb0;  alias, 1 drivers
v00000158c3207b80_0 .net *"_ivl_1", 0 0, L_00000158c3243760;  1 drivers
v00000158c3206f00_0 .var "res", 31 0;
E_00000158c318a620 .event anyedge, v00000158c3207360_0, v00000158c3207a40_0, v00000158c3207cc0_0, v00000158c3206c80_0;
L_00000158c3243760 .reduce/or v00000158c3206f00_0;
S_00000158c2fa0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000158c30569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000158c320a720 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c320a758 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c320a790 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c320a7c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c320a800 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c320a838 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c320a870 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c320a8a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c320a8e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c320a918 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c320a950 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c320a988 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c320a9c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c320a9f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c320aa30 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c320aa68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c320aaa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c320aad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c320ab10 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c320ab48 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c320ab80 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c320abb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c320abf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c320ac28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c320ac60 .param/l "xori" 0 9 12, C4<001110000000>;
v00000158c32074a0_0 .var "ALU_OP", 3 0;
v00000158c3207c20_0 .net "opcode", 11 0, v00000158c32154d0_0;  alias, 1 drivers
E_00000158c31898a0 .event anyedge, v00000158c3110fc0_0;
S_00000158c2fa02d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000158c3212730_0 .net "EX1_forward_to_B", 31 0, v00000158c3213270_0;  alias, 1 drivers
v00000158c3212550_0 .net "EX_PFC", 31 0, v00000158c3212e10_0;  alias, 1 drivers
v00000158c3213130_0 .net "EX_PFC_to_IF", 31 0, L_00000158c3244980;  alias, 1 drivers
v00000158c3212ff0_0 .net "alu_selA", 1 0, L_00000158c323f840;  alias, 1 drivers
v00000158c3213090_0 .net "alu_selB", 1 0, L_00000158c32410a0;  alias, 1 drivers
v00000158c3212050_0 .net "ex_haz", 31 0, v00000158c3202e50_0;  alias, 1 drivers
v00000158c3213d10_0 .net "id_haz", 31 0, L_00000158c3244340;  alias, 1 drivers
v00000158c3211dd0_0 .net "is_jr", 0 0, v00000158c3213630_0;  alias, 1 drivers
v00000158c3213db0_0 .net "mem_haz", 31 0, L_00000158c32cb1c0;  alias, 1 drivers
v00000158c3211e70_0 .net "oper1", 31 0, L_00000158c3247180;  alias, 1 drivers
v00000158c3213310_0 .net "oper2", 31 0, L_00000158c32af570;  alias, 1 drivers
v00000158c32131d0_0 .net "pc", 31 0, v00000158c3212190_0;  alias, 1 drivers
v00000158c32140d0_0 .net "rs1", 31 0, v00000158c3213ef0_0;  alias, 1 drivers
v00000158c3212eb0_0 .net "rs2_in", 31 0, v00000158c3212370_0;  alias, 1 drivers
v00000158c3211f10_0 .net "rs2_out", 31 0, L_00000158c32af030;  alias, 1 drivers
v00000158c32120f0_0 .net "store_rs2_forward", 1 0, L_00000158c32422c0;  alias, 1 drivers
L_00000158c3244980 .functor MUXZ 32, v00000158c3212e10_0, L_00000158c3247180, v00000158c3213630_0, C4<>;
S_00000158c2f9d8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000158c2fa02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000158c3189b60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000158c3245b30 .functor NOT 1, L_00000158c32448e0, C4<0>, C4<0>, C4<0>;
L_00000158c3245ba0 .functor NOT 1, L_00000158c3244ac0, C4<0>, C4<0>, C4<0>;
L_00000158c3246930 .functor NOT 1, L_00000158c3243c60, C4<0>, C4<0>, C4<0>;
L_00000158c3246c40 .functor NOT 1, L_00000158c3244c00, C4<0>, C4<0>, C4<0>;
L_00000158c3245d60 .functor AND 32, L_00000158c32459e0, v00000158c3213ef0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c3245f90 .functor AND 32, L_00000158c3246850, L_00000158c32cb1c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c3246070 .functor OR 32, L_00000158c3245d60, L_00000158c3245f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000158c32460e0 .functor AND 32, L_00000158c3246bd0, v00000158c3202e50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c3247260 .functor OR 32, L_00000158c3246070, L_00000158c32460e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000158c32470a0 .functor AND 32, L_00000158c3245f20, L_00000158c3244340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c3247180 .functor OR 32, L_00000158c3247260, L_00000158c32470a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000158c3209020_0 .net *"_ivl_1", 0 0, L_00000158c32448e0;  1 drivers
v00000158c32090c0_0 .net *"_ivl_13", 0 0, L_00000158c3243c60;  1 drivers
v00000158c3209160_0 .net *"_ivl_14", 0 0, L_00000158c3246930;  1 drivers
v00000158c32097a0_0 .net *"_ivl_19", 0 0, L_00000158c32443e0;  1 drivers
v00000158c3209840_0 .net *"_ivl_2", 0 0, L_00000158c3245b30;  1 drivers
v00000158c320cb70_0 .net *"_ivl_23", 0 0, L_00000158c3242a40;  1 drivers
v00000158c320ca30_0 .net *"_ivl_27", 0 0, L_00000158c3244c00;  1 drivers
v00000158c320db10_0 .net *"_ivl_28", 0 0, L_00000158c3246c40;  1 drivers
v00000158c320dc50_0 .net *"_ivl_33", 0 0, L_00000158c3243d00;  1 drivers
v00000158c320cf30_0 .net *"_ivl_37", 0 0, L_00000158c3243ee0;  1 drivers
v00000158c320bef0_0 .net *"_ivl_40", 31 0, L_00000158c3245d60;  1 drivers
v00000158c320e010_0 .net *"_ivl_42", 31 0, L_00000158c3245f90;  1 drivers
v00000158c320d4d0_0 .net *"_ivl_44", 31 0, L_00000158c3246070;  1 drivers
v00000158c320ce90_0 .net *"_ivl_46", 31 0, L_00000158c32460e0;  1 drivers
v00000158c320d6b0_0 .net *"_ivl_48", 31 0, L_00000158c3247260;  1 drivers
v00000158c320cad0_0 .net *"_ivl_50", 31 0, L_00000158c32470a0;  1 drivers
v00000158c320d070_0 .net *"_ivl_7", 0 0, L_00000158c3244ac0;  1 drivers
v00000158c320c490_0 .net *"_ivl_8", 0 0, L_00000158c3245ba0;  1 drivers
v00000158c320d390_0 .net "ina", 31 0, v00000158c3213ef0_0;  alias, 1 drivers
v00000158c320c210_0 .net "inb", 31 0, L_00000158c32cb1c0;  alias, 1 drivers
v00000158c320c710_0 .net "inc", 31 0, v00000158c3202e50_0;  alias, 1 drivers
v00000158c320c8f0_0 .net "ind", 31 0, L_00000158c3244340;  alias, 1 drivers
v00000158c320c530_0 .net "out", 31 0, L_00000158c3247180;  alias, 1 drivers
v00000158c320d570_0 .net "s0", 31 0, L_00000158c32459e0;  1 drivers
v00000158c320e330_0 .net "s1", 31 0, L_00000158c3246850;  1 drivers
v00000158c320e150_0 .net "s2", 31 0, L_00000158c3246bd0;  1 drivers
v00000158c320cc10_0 .net "s3", 31 0, L_00000158c3245f20;  1 drivers
v00000158c320c030_0 .net "sel", 1 0, L_00000158c323f840;  alias, 1 drivers
L_00000158c32448e0 .part L_00000158c323f840, 1, 1;
LS_00000158c32429a0_0_0 .concat [ 1 1 1 1], L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30;
LS_00000158c32429a0_0_4 .concat [ 1 1 1 1], L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30;
LS_00000158c32429a0_0_8 .concat [ 1 1 1 1], L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30;
LS_00000158c32429a0_0_12 .concat [ 1 1 1 1], L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30;
LS_00000158c32429a0_0_16 .concat [ 1 1 1 1], L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30;
LS_00000158c32429a0_0_20 .concat [ 1 1 1 1], L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30;
LS_00000158c32429a0_0_24 .concat [ 1 1 1 1], L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30;
LS_00000158c32429a0_0_28 .concat [ 1 1 1 1], L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30, L_00000158c3245b30;
LS_00000158c32429a0_1_0 .concat [ 4 4 4 4], LS_00000158c32429a0_0_0, LS_00000158c32429a0_0_4, LS_00000158c32429a0_0_8, LS_00000158c32429a0_0_12;
LS_00000158c32429a0_1_4 .concat [ 4 4 4 4], LS_00000158c32429a0_0_16, LS_00000158c32429a0_0_20, LS_00000158c32429a0_0_24, LS_00000158c32429a0_0_28;
L_00000158c32429a0 .concat [ 16 16 0 0], LS_00000158c32429a0_1_0, LS_00000158c32429a0_1_4;
L_00000158c3244ac0 .part L_00000158c323f840, 0, 1;
LS_00000158c3244b60_0_0 .concat [ 1 1 1 1], L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0;
LS_00000158c3244b60_0_4 .concat [ 1 1 1 1], L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0;
LS_00000158c3244b60_0_8 .concat [ 1 1 1 1], L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0;
LS_00000158c3244b60_0_12 .concat [ 1 1 1 1], L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0;
LS_00000158c3244b60_0_16 .concat [ 1 1 1 1], L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0;
LS_00000158c3244b60_0_20 .concat [ 1 1 1 1], L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0;
LS_00000158c3244b60_0_24 .concat [ 1 1 1 1], L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0;
LS_00000158c3244b60_0_28 .concat [ 1 1 1 1], L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0, L_00000158c3245ba0;
LS_00000158c3244b60_1_0 .concat [ 4 4 4 4], LS_00000158c3244b60_0_0, LS_00000158c3244b60_0_4, LS_00000158c3244b60_0_8, LS_00000158c3244b60_0_12;
LS_00000158c3244b60_1_4 .concat [ 4 4 4 4], LS_00000158c3244b60_0_16, LS_00000158c3244b60_0_20, LS_00000158c3244b60_0_24, LS_00000158c3244b60_0_28;
L_00000158c3244b60 .concat [ 16 16 0 0], LS_00000158c3244b60_1_0, LS_00000158c3244b60_1_4;
L_00000158c3243c60 .part L_00000158c323f840, 1, 1;
LS_00000158c3243e40_0_0 .concat [ 1 1 1 1], L_00000158c3246930, L_00000158c3246930, L_00000158c3246930, L_00000158c3246930;
LS_00000158c3243e40_0_4 .concat [ 1 1 1 1], L_00000158c3246930, L_00000158c3246930, L_00000158c3246930, L_00000158c3246930;
LS_00000158c3243e40_0_8 .concat [ 1 1 1 1], L_00000158c3246930, L_00000158c3246930, L_00000158c3246930, L_00000158c3246930;
LS_00000158c3243e40_0_12 .concat [ 1 1 1 1], L_00000158c3246930, L_00000158c3246930, L_00000158c3246930, L_00000158c3246930;
LS_00000158c3243e40_0_16 .concat [ 1 1 1 1], L_00000158c3246930, L_00000158c3246930, L_00000158c3246930, L_00000158c3246930;
LS_00000158c3243e40_0_20 .concat [ 1 1 1 1], L_00000158c3246930, L_00000158c3246930, L_00000158c3246930, L_00000158c3246930;
LS_00000158c3243e40_0_24 .concat [ 1 1 1 1], L_00000158c3246930, L_00000158c3246930, L_00000158c3246930, L_00000158c3246930;
LS_00000158c3243e40_0_28 .concat [ 1 1 1 1], L_00000158c3246930, L_00000158c3246930, L_00000158c3246930, L_00000158c3246930;
LS_00000158c3243e40_1_0 .concat [ 4 4 4 4], LS_00000158c3243e40_0_0, LS_00000158c3243e40_0_4, LS_00000158c3243e40_0_8, LS_00000158c3243e40_0_12;
LS_00000158c3243e40_1_4 .concat [ 4 4 4 4], LS_00000158c3243e40_0_16, LS_00000158c3243e40_0_20, LS_00000158c3243e40_0_24, LS_00000158c3243e40_0_28;
L_00000158c3243e40 .concat [ 16 16 0 0], LS_00000158c3243e40_1_0, LS_00000158c3243e40_1_4;
L_00000158c32443e0 .part L_00000158c323f840, 0, 1;
LS_00000158c3243440_0_0 .concat [ 1 1 1 1], L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0;
LS_00000158c3243440_0_4 .concat [ 1 1 1 1], L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0;
LS_00000158c3243440_0_8 .concat [ 1 1 1 1], L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0;
LS_00000158c3243440_0_12 .concat [ 1 1 1 1], L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0;
LS_00000158c3243440_0_16 .concat [ 1 1 1 1], L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0;
LS_00000158c3243440_0_20 .concat [ 1 1 1 1], L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0;
LS_00000158c3243440_0_24 .concat [ 1 1 1 1], L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0;
LS_00000158c3243440_0_28 .concat [ 1 1 1 1], L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0, L_00000158c32443e0;
LS_00000158c3243440_1_0 .concat [ 4 4 4 4], LS_00000158c3243440_0_0, LS_00000158c3243440_0_4, LS_00000158c3243440_0_8, LS_00000158c3243440_0_12;
LS_00000158c3243440_1_4 .concat [ 4 4 4 4], LS_00000158c3243440_0_16, LS_00000158c3243440_0_20, LS_00000158c3243440_0_24, LS_00000158c3243440_0_28;
L_00000158c3243440 .concat [ 16 16 0 0], LS_00000158c3243440_1_0, LS_00000158c3243440_1_4;
L_00000158c3242a40 .part L_00000158c323f840, 1, 1;
LS_00000158c3242680_0_0 .concat [ 1 1 1 1], L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40;
LS_00000158c3242680_0_4 .concat [ 1 1 1 1], L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40;
LS_00000158c3242680_0_8 .concat [ 1 1 1 1], L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40;
LS_00000158c3242680_0_12 .concat [ 1 1 1 1], L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40;
LS_00000158c3242680_0_16 .concat [ 1 1 1 1], L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40;
LS_00000158c3242680_0_20 .concat [ 1 1 1 1], L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40;
LS_00000158c3242680_0_24 .concat [ 1 1 1 1], L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40;
LS_00000158c3242680_0_28 .concat [ 1 1 1 1], L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40, L_00000158c3242a40;
LS_00000158c3242680_1_0 .concat [ 4 4 4 4], LS_00000158c3242680_0_0, LS_00000158c3242680_0_4, LS_00000158c3242680_0_8, LS_00000158c3242680_0_12;
LS_00000158c3242680_1_4 .concat [ 4 4 4 4], LS_00000158c3242680_0_16, LS_00000158c3242680_0_20, LS_00000158c3242680_0_24, LS_00000158c3242680_0_28;
L_00000158c3242680 .concat [ 16 16 0 0], LS_00000158c3242680_1_0, LS_00000158c3242680_1_4;
L_00000158c3244c00 .part L_00000158c323f840, 0, 1;
LS_00000158c32439e0_0_0 .concat [ 1 1 1 1], L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40;
LS_00000158c32439e0_0_4 .concat [ 1 1 1 1], L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40;
LS_00000158c32439e0_0_8 .concat [ 1 1 1 1], L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40;
LS_00000158c32439e0_0_12 .concat [ 1 1 1 1], L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40;
LS_00000158c32439e0_0_16 .concat [ 1 1 1 1], L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40;
LS_00000158c32439e0_0_20 .concat [ 1 1 1 1], L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40;
LS_00000158c32439e0_0_24 .concat [ 1 1 1 1], L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40;
LS_00000158c32439e0_0_28 .concat [ 1 1 1 1], L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40, L_00000158c3246c40;
LS_00000158c32439e0_1_0 .concat [ 4 4 4 4], LS_00000158c32439e0_0_0, LS_00000158c32439e0_0_4, LS_00000158c32439e0_0_8, LS_00000158c32439e0_0_12;
LS_00000158c32439e0_1_4 .concat [ 4 4 4 4], LS_00000158c32439e0_0_16, LS_00000158c32439e0_0_20, LS_00000158c32439e0_0_24, LS_00000158c32439e0_0_28;
L_00000158c32439e0 .concat [ 16 16 0 0], LS_00000158c32439e0_1_0, LS_00000158c32439e0_1_4;
L_00000158c3243d00 .part L_00000158c323f840, 1, 1;
LS_00000158c3244660_0_0 .concat [ 1 1 1 1], L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00;
LS_00000158c3244660_0_4 .concat [ 1 1 1 1], L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00;
LS_00000158c3244660_0_8 .concat [ 1 1 1 1], L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00;
LS_00000158c3244660_0_12 .concat [ 1 1 1 1], L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00;
LS_00000158c3244660_0_16 .concat [ 1 1 1 1], L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00;
LS_00000158c3244660_0_20 .concat [ 1 1 1 1], L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00;
LS_00000158c3244660_0_24 .concat [ 1 1 1 1], L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00;
LS_00000158c3244660_0_28 .concat [ 1 1 1 1], L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00, L_00000158c3243d00;
LS_00000158c3244660_1_0 .concat [ 4 4 4 4], LS_00000158c3244660_0_0, LS_00000158c3244660_0_4, LS_00000158c3244660_0_8, LS_00000158c3244660_0_12;
LS_00000158c3244660_1_4 .concat [ 4 4 4 4], LS_00000158c3244660_0_16, LS_00000158c3244660_0_20, LS_00000158c3244660_0_24, LS_00000158c3244660_0_28;
L_00000158c3244660 .concat [ 16 16 0 0], LS_00000158c3244660_1_0, LS_00000158c3244660_1_4;
L_00000158c3243ee0 .part L_00000158c323f840, 0, 1;
LS_00000158c32431c0_0_0 .concat [ 1 1 1 1], L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0;
LS_00000158c32431c0_0_4 .concat [ 1 1 1 1], L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0;
LS_00000158c32431c0_0_8 .concat [ 1 1 1 1], L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0;
LS_00000158c32431c0_0_12 .concat [ 1 1 1 1], L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0;
LS_00000158c32431c0_0_16 .concat [ 1 1 1 1], L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0;
LS_00000158c32431c0_0_20 .concat [ 1 1 1 1], L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0;
LS_00000158c32431c0_0_24 .concat [ 1 1 1 1], L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0;
LS_00000158c32431c0_0_28 .concat [ 1 1 1 1], L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0, L_00000158c3243ee0;
LS_00000158c32431c0_1_0 .concat [ 4 4 4 4], LS_00000158c32431c0_0_0, LS_00000158c32431c0_0_4, LS_00000158c32431c0_0_8, LS_00000158c32431c0_0_12;
LS_00000158c32431c0_1_4 .concat [ 4 4 4 4], LS_00000158c32431c0_0_16, LS_00000158c32431c0_0_20, LS_00000158c32431c0_0_24, LS_00000158c32431c0_0_28;
L_00000158c32431c0 .concat [ 16 16 0 0], LS_00000158c32431c0_1_0, LS_00000158c32431c0_1_4;
S_00000158c2f9da30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000158c2f9d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c32459e0 .functor AND 32, L_00000158c32429a0, L_00000158c3244b60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c3208b20_0 .net "in1", 31 0, L_00000158c32429a0;  1 drivers
v00000158c3208bc0_0 .net "in2", 31 0, L_00000158c3244b60;  1 drivers
v00000158c3209520_0 .net "out", 31 0, L_00000158c32459e0;  alias, 1 drivers
S_00000158c2f58200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000158c2f9d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c3246850 .functor AND 32, L_00000158c3243e40, L_00000158c3243440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c3209700_0 .net "in1", 31 0, L_00000158c3243e40;  1 drivers
v00000158c32098e0_0 .net "in2", 31 0, L_00000158c3243440;  1 drivers
v00000158c3208760_0 .net "out", 31 0, L_00000158c3246850;  alias, 1 drivers
S_00000158c2f58390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000158c2f9d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c3246bd0 .functor AND 32, L_00000158c3242680, L_00000158c32439e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c3208da0_0 .net "in1", 31 0, L_00000158c3242680;  1 drivers
v00000158c3209ca0_0 .net "in2", 31 0, L_00000158c32439e0;  1 drivers
v00000158c32093e0_0 .net "out", 31 0, L_00000158c3246bd0;  alias, 1 drivers
S_00000158c320b010 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000158c2f9d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c3245f20 .functor AND 32, L_00000158c3244660, L_00000158c32431c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c3208ee0_0 .net "in1", 31 0, L_00000158c3244660;  1 drivers
v00000158c3208f80_0 .net "in2", 31 0, L_00000158c32431c0;  1 drivers
v00000158c3209200_0 .net "out", 31 0, L_00000158c3245f20;  alias, 1 drivers
S_00000158c320acf0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000158c2fa02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000158c3189ba0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000158c32471f0 .functor NOT 1, L_00000158c3243620, C4<0>, C4<0>, C4<0>;
L_00000158c32472d0 .functor NOT 1, L_00000158c32442a0, C4<0>, C4<0>, C4<0>;
L_00000158c32473b0 .functor NOT 1, L_00000158c3243f80, C4<0>, C4<0>, C4<0>;
L_00000158c32af110 .functor NOT 1, L_00000158c3242d60, C4<0>, C4<0>, C4<0>;
L_00000158c32afce0 .functor AND 32, L_00000158c3247110, v00000158c3213270_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32aff10 .functor AND 32, L_00000158c3247340, L_00000158c32cb1c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32afc70 .functor OR 32, L_00000158c32afce0, L_00000158c32aff10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000158c32af500 .functor AND 32, L_00000158c3180dd0, v00000158c3202e50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32ae770 .functor OR 32, L_00000158c32afc70, L_00000158c32af500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000158c32af880 .functor AND 32, L_00000158c32afea0, L_00000158c3244340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32af570 .functor OR 32, L_00000158c32ae770, L_00000158c32af880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000158c320e470_0 .net *"_ivl_1", 0 0, L_00000158c3243620;  1 drivers
v00000158c320bf90_0 .net *"_ivl_13", 0 0, L_00000158c3243f80;  1 drivers
v00000158c320e0b0_0 .net *"_ivl_14", 0 0, L_00000158c32473b0;  1 drivers
v00000158c320c850_0 .net *"_ivl_19", 0 0, L_00000158c3243300;  1 drivers
v00000158c320cfd0_0 .net *"_ivl_2", 0 0, L_00000158c32471f0;  1 drivers
v00000158c320da70_0 .net *"_ivl_23", 0 0, L_00000158c32424a0;  1 drivers
v00000158c320bd10_0 .net *"_ivl_27", 0 0, L_00000158c3242d60;  1 drivers
v00000158c320c2b0_0 .net *"_ivl_28", 0 0, L_00000158c32af110;  1 drivers
v00000158c320bdb0_0 .net *"_ivl_33", 0 0, L_00000158c3242720;  1 drivers
v00000158c320d930_0 .net *"_ivl_37", 0 0, L_00000158c32436c0;  1 drivers
v00000158c320dcf0_0 .net *"_ivl_40", 31 0, L_00000158c32afce0;  1 drivers
v00000158c320c350_0 .net *"_ivl_42", 31 0, L_00000158c32aff10;  1 drivers
v00000158c320c3f0_0 .net *"_ivl_44", 31 0, L_00000158c32afc70;  1 drivers
v00000158c320be50_0 .net *"_ivl_46", 31 0, L_00000158c32af500;  1 drivers
v00000158c320cd50_0 .net *"_ivl_48", 31 0, L_00000158c32ae770;  1 drivers
v00000158c320d2f0_0 .net *"_ivl_50", 31 0, L_00000158c32af880;  1 drivers
v00000158c320cdf0_0 .net *"_ivl_7", 0 0, L_00000158c32442a0;  1 drivers
v00000158c320d750_0 .net *"_ivl_8", 0 0, L_00000158c32472d0;  1 drivers
v00000158c320d1b0_0 .net "ina", 31 0, v00000158c3213270_0;  alias, 1 drivers
v00000158c320c670_0 .net "inb", 31 0, L_00000158c32cb1c0;  alias, 1 drivers
v00000158c320d7f0_0 .net "inc", 31 0, v00000158c3202e50_0;  alias, 1 drivers
v00000158c320dbb0_0 .net "ind", 31 0, L_00000158c3244340;  alias, 1 drivers
v00000158c320dd90_0 .net "out", 31 0, L_00000158c32af570;  alias, 1 drivers
v00000158c320c170_0 .net "s0", 31 0, L_00000158c3247110;  1 drivers
v00000158c320de30_0 .net "s1", 31 0, L_00000158c3247340;  1 drivers
v00000158c320d430_0 .net "s2", 31 0, L_00000158c3180dd0;  1 drivers
v00000158c320d9d0_0 .net "s3", 31 0, L_00000158c32afea0;  1 drivers
v00000158c320d250_0 .net "sel", 1 0, L_00000158c32410a0;  alias, 1 drivers
L_00000158c3243620 .part L_00000158c32410a0, 1, 1;
LS_00000158c32434e0_0_0 .concat [ 1 1 1 1], L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0;
LS_00000158c32434e0_0_4 .concat [ 1 1 1 1], L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0;
LS_00000158c32434e0_0_8 .concat [ 1 1 1 1], L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0;
LS_00000158c32434e0_0_12 .concat [ 1 1 1 1], L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0;
LS_00000158c32434e0_0_16 .concat [ 1 1 1 1], L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0;
LS_00000158c32434e0_0_20 .concat [ 1 1 1 1], L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0;
LS_00000158c32434e0_0_24 .concat [ 1 1 1 1], L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0;
LS_00000158c32434e0_0_28 .concat [ 1 1 1 1], L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0, L_00000158c32471f0;
LS_00000158c32434e0_1_0 .concat [ 4 4 4 4], LS_00000158c32434e0_0_0, LS_00000158c32434e0_0_4, LS_00000158c32434e0_0_8, LS_00000158c32434e0_0_12;
LS_00000158c32434e0_1_4 .concat [ 4 4 4 4], LS_00000158c32434e0_0_16, LS_00000158c32434e0_0_20, LS_00000158c32434e0_0_24, LS_00000158c32434e0_0_28;
L_00000158c32434e0 .concat [ 16 16 0 0], LS_00000158c32434e0_1_0, LS_00000158c32434e0_1_4;
L_00000158c32442a0 .part L_00000158c32410a0, 0, 1;
LS_00000158c3244840_0_0 .concat [ 1 1 1 1], L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0;
LS_00000158c3244840_0_4 .concat [ 1 1 1 1], L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0;
LS_00000158c3244840_0_8 .concat [ 1 1 1 1], L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0;
LS_00000158c3244840_0_12 .concat [ 1 1 1 1], L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0;
LS_00000158c3244840_0_16 .concat [ 1 1 1 1], L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0;
LS_00000158c3244840_0_20 .concat [ 1 1 1 1], L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0;
LS_00000158c3244840_0_24 .concat [ 1 1 1 1], L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0;
LS_00000158c3244840_0_28 .concat [ 1 1 1 1], L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0, L_00000158c32472d0;
LS_00000158c3244840_1_0 .concat [ 4 4 4 4], LS_00000158c3244840_0_0, LS_00000158c3244840_0_4, LS_00000158c3244840_0_8, LS_00000158c3244840_0_12;
LS_00000158c3244840_1_4 .concat [ 4 4 4 4], LS_00000158c3244840_0_16, LS_00000158c3244840_0_20, LS_00000158c3244840_0_24, LS_00000158c3244840_0_28;
L_00000158c3244840 .concat [ 16 16 0 0], LS_00000158c3244840_1_0, LS_00000158c3244840_1_4;
L_00000158c3243f80 .part L_00000158c32410a0, 1, 1;
LS_00000158c3243a80_0_0 .concat [ 1 1 1 1], L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0;
LS_00000158c3243a80_0_4 .concat [ 1 1 1 1], L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0;
LS_00000158c3243a80_0_8 .concat [ 1 1 1 1], L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0;
LS_00000158c3243a80_0_12 .concat [ 1 1 1 1], L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0;
LS_00000158c3243a80_0_16 .concat [ 1 1 1 1], L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0;
LS_00000158c3243a80_0_20 .concat [ 1 1 1 1], L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0;
LS_00000158c3243a80_0_24 .concat [ 1 1 1 1], L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0;
LS_00000158c3243a80_0_28 .concat [ 1 1 1 1], L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0, L_00000158c32473b0;
LS_00000158c3243a80_1_0 .concat [ 4 4 4 4], LS_00000158c3243a80_0_0, LS_00000158c3243a80_0_4, LS_00000158c3243a80_0_8, LS_00000158c3243a80_0_12;
LS_00000158c3243a80_1_4 .concat [ 4 4 4 4], LS_00000158c3243a80_0_16, LS_00000158c3243a80_0_20, LS_00000158c3243a80_0_24, LS_00000158c3243a80_0_28;
L_00000158c3243a80 .concat [ 16 16 0 0], LS_00000158c3243a80_1_0, LS_00000158c3243a80_1_4;
L_00000158c3243300 .part L_00000158c32410a0, 0, 1;
LS_00000158c3244700_0_0 .concat [ 1 1 1 1], L_00000158c3243300, L_00000158c3243300, L_00000158c3243300, L_00000158c3243300;
LS_00000158c3244700_0_4 .concat [ 1 1 1 1], L_00000158c3243300, L_00000158c3243300, L_00000158c3243300, L_00000158c3243300;
LS_00000158c3244700_0_8 .concat [ 1 1 1 1], L_00000158c3243300, L_00000158c3243300, L_00000158c3243300, L_00000158c3243300;
LS_00000158c3244700_0_12 .concat [ 1 1 1 1], L_00000158c3243300, L_00000158c3243300, L_00000158c3243300, L_00000158c3243300;
LS_00000158c3244700_0_16 .concat [ 1 1 1 1], L_00000158c3243300, L_00000158c3243300, L_00000158c3243300, L_00000158c3243300;
LS_00000158c3244700_0_20 .concat [ 1 1 1 1], L_00000158c3243300, L_00000158c3243300, L_00000158c3243300, L_00000158c3243300;
LS_00000158c3244700_0_24 .concat [ 1 1 1 1], L_00000158c3243300, L_00000158c3243300, L_00000158c3243300, L_00000158c3243300;
LS_00000158c3244700_0_28 .concat [ 1 1 1 1], L_00000158c3243300, L_00000158c3243300, L_00000158c3243300, L_00000158c3243300;
LS_00000158c3244700_1_0 .concat [ 4 4 4 4], LS_00000158c3244700_0_0, LS_00000158c3244700_0_4, LS_00000158c3244700_0_8, LS_00000158c3244700_0_12;
LS_00000158c3244700_1_4 .concat [ 4 4 4 4], LS_00000158c3244700_0_16, LS_00000158c3244700_0_20, LS_00000158c3244700_0_24, LS_00000158c3244700_0_28;
L_00000158c3244700 .concat [ 16 16 0 0], LS_00000158c3244700_1_0, LS_00000158c3244700_1_4;
L_00000158c32424a0 .part L_00000158c32410a0, 1, 1;
LS_00000158c3242c20_0_0 .concat [ 1 1 1 1], L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0;
LS_00000158c3242c20_0_4 .concat [ 1 1 1 1], L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0;
LS_00000158c3242c20_0_8 .concat [ 1 1 1 1], L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0;
LS_00000158c3242c20_0_12 .concat [ 1 1 1 1], L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0;
LS_00000158c3242c20_0_16 .concat [ 1 1 1 1], L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0;
LS_00000158c3242c20_0_20 .concat [ 1 1 1 1], L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0;
LS_00000158c3242c20_0_24 .concat [ 1 1 1 1], L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0;
LS_00000158c3242c20_0_28 .concat [ 1 1 1 1], L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0, L_00000158c32424a0;
LS_00000158c3242c20_1_0 .concat [ 4 4 4 4], LS_00000158c3242c20_0_0, LS_00000158c3242c20_0_4, LS_00000158c3242c20_0_8, LS_00000158c3242c20_0_12;
LS_00000158c3242c20_1_4 .concat [ 4 4 4 4], LS_00000158c3242c20_0_16, LS_00000158c3242c20_0_20, LS_00000158c3242c20_0_24, LS_00000158c3242c20_0_28;
L_00000158c3242c20 .concat [ 16 16 0 0], LS_00000158c3242c20_1_0, LS_00000158c3242c20_1_4;
L_00000158c3242d60 .part L_00000158c32410a0, 0, 1;
LS_00000158c3244520_0_0 .concat [ 1 1 1 1], L_00000158c32af110, L_00000158c32af110, L_00000158c32af110, L_00000158c32af110;
LS_00000158c3244520_0_4 .concat [ 1 1 1 1], L_00000158c32af110, L_00000158c32af110, L_00000158c32af110, L_00000158c32af110;
LS_00000158c3244520_0_8 .concat [ 1 1 1 1], L_00000158c32af110, L_00000158c32af110, L_00000158c32af110, L_00000158c32af110;
LS_00000158c3244520_0_12 .concat [ 1 1 1 1], L_00000158c32af110, L_00000158c32af110, L_00000158c32af110, L_00000158c32af110;
LS_00000158c3244520_0_16 .concat [ 1 1 1 1], L_00000158c32af110, L_00000158c32af110, L_00000158c32af110, L_00000158c32af110;
LS_00000158c3244520_0_20 .concat [ 1 1 1 1], L_00000158c32af110, L_00000158c32af110, L_00000158c32af110, L_00000158c32af110;
LS_00000158c3244520_0_24 .concat [ 1 1 1 1], L_00000158c32af110, L_00000158c32af110, L_00000158c32af110, L_00000158c32af110;
LS_00000158c3244520_0_28 .concat [ 1 1 1 1], L_00000158c32af110, L_00000158c32af110, L_00000158c32af110, L_00000158c32af110;
LS_00000158c3244520_1_0 .concat [ 4 4 4 4], LS_00000158c3244520_0_0, LS_00000158c3244520_0_4, LS_00000158c3244520_0_8, LS_00000158c3244520_0_12;
LS_00000158c3244520_1_4 .concat [ 4 4 4 4], LS_00000158c3244520_0_16, LS_00000158c3244520_0_20, LS_00000158c3244520_0_24, LS_00000158c3244520_0_28;
L_00000158c3244520 .concat [ 16 16 0 0], LS_00000158c3244520_1_0, LS_00000158c3244520_1_4;
L_00000158c3242720 .part L_00000158c32410a0, 1, 1;
LS_00000158c3242860_0_0 .concat [ 1 1 1 1], L_00000158c3242720, L_00000158c3242720, L_00000158c3242720, L_00000158c3242720;
LS_00000158c3242860_0_4 .concat [ 1 1 1 1], L_00000158c3242720, L_00000158c3242720, L_00000158c3242720, L_00000158c3242720;
LS_00000158c3242860_0_8 .concat [ 1 1 1 1], L_00000158c3242720, L_00000158c3242720, L_00000158c3242720, L_00000158c3242720;
LS_00000158c3242860_0_12 .concat [ 1 1 1 1], L_00000158c3242720, L_00000158c3242720, L_00000158c3242720, L_00000158c3242720;
LS_00000158c3242860_0_16 .concat [ 1 1 1 1], L_00000158c3242720, L_00000158c3242720, L_00000158c3242720, L_00000158c3242720;
LS_00000158c3242860_0_20 .concat [ 1 1 1 1], L_00000158c3242720, L_00000158c3242720, L_00000158c3242720, L_00000158c3242720;
LS_00000158c3242860_0_24 .concat [ 1 1 1 1], L_00000158c3242720, L_00000158c3242720, L_00000158c3242720, L_00000158c3242720;
LS_00000158c3242860_0_28 .concat [ 1 1 1 1], L_00000158c3242720, L_00000158c3242720, L_00000158c3242720, L_00000158c3242720;
LS_00000158c3242860_1_0 .concat [ 4 4 4 4], LS_00000158c3242860_0_0, LS_00000158c3242860_0_4, LS_00000158c3242860_0_8, LS_00000158c3242860_0_12;
LS_00000158c3242860_1_4 .concat [ 4 4 4 4], LS_00000158c3242860_0_16, LS_00000158c3242860_0_20, LS_00000158c3242860_0_24, LS_00000158c3242860_0_28;
L_00000158c3242860 .concat [ 16 16 0 0], LS_00000158c3242860_1_0, LS_00000158c3242860_1_4;
L_00000158c32436c0 .part L_00000158c32410a0, 0, 1;
LS_00000158c3244160_0_0 .concat [ 1 1 1 1], L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0;
LS_00000158c3244160_0_4 .concat [ 1 1 1 1], L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0;
LS_00000158c3244160_0_8 .concat [ 1 1 1 1], L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0;
LS_00000158c3244160_0_12 .concat [ 1 1 1 1], L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0;
LS_00000158c3244160_0_16 .concat [ 1 1 1 1], L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0;
LS_00000158c3244160_0_20 .concat [ 1 1 1 1], L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0;
LS_00000158c3244160_0_24 .concat [ 1 1 1 1], L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0;
LS_00000158c3244160_0_28 .concat [ 1 1 1 1], L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0, L_00000158c32436c0;
LS_00000158c3244160_1_0 .concat [ 4 4 4 4], LS_00000158c3244160_0_0, LS_00000158c3244160_0_4, LS_00000158c3244160_0_8, LS_00000158c3244160_0_12;
LS_00000158c3244160_1_4 .concat [ 4 4 4 4], LS_00000158c3244160_0_16, LS_00000158c3244160_0_20, LS_00000158c3244160_0_24, LS_00000158c3244160_0_28;
L_00000158c3244160 .concat [ 16 16 0 0], LS_00000158c3244160_1_0, LS_00000158c3244160_1_4;
S_00000158c320ae80 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000158c320acf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c3247110 .functor AND 32, L_00000158c32434e0, L_00000158c3244840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c320d610_0 .net "in1", 31 0, L_00000158c32434e0;  1 drivers
v00000158c320c0d0_0 .net "in2", 31 0, L_00000158c3244840;  1 drivers
v00000158c320c5d0_0 .net "out", 31 0, L_00000158c3247110;  alias, 1 drivers
S_00000158c320b650 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000158c320acf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c3247340 .functor AND 32, L_00000158c3243a80, L_00000158c3244700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c320e1f0_0 .net "in1", 31 0, L_00000158c3243a80;  1 drivers
v00000158c320d110_0 .net "in2", 31 0, L_00000158c3244700;  1 drivers
v00000158c320ccb0_0 .net "out", 31 0, L_00000158c3247340;  alias, 1 drivers
S_00000158c320b1a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000158c320acf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c3180dd0 .functor AND 32, L_00000158c3242c20, L_00000158c3244520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c320c7b0_0 .net "in1", 31 0, L_00000158c3242c20;  1 drivers
v00000158c320e290_0 .net "in2", 31 0, L_00000158c3244520;  1 drivers
v00000158c320e3d0_0 .net "out", 31 0, L_00000158c3180dd0;  alias, 1 drivers
S_00000158c320b330 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000158c320acf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c32afea0 .functor AND 32, L_00000158c3242860, L_00000158c3244160, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c320c990_0 .net "in1", 31 0, L_00000158c3242860;  1 drivers
v00000158c320df70_0 .net "in2", 31 0, L_00000158c3244160;  1 drivers
v00000158c320d890_0 .net "out", 31 0, L_00000158c32afea0;  alias, 1 drivers
S_00000158c320b4c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000158c2fa02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000158c318a920 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000158c32aef50 .functor NOT 1, L_00000158c3242cc0, C4<0>, C4<0>, C4<0>;
L_00000158c32ae460 .functor NOT 1, L_00000158c3242e00, C4<0>, C4<0>, C4<0>;
L_00000158c32af6c0 .functor NOT 1, L_00000158c32433a0, C4<0>, C4<0>, C4<0>;
L_00000158c32af9d0 .functor NOT 1, L_00000158c3243080, C4<0>, C4<0>, C4<0>;
L_00000158c32afdc0 .functor AND 32, L_00000158c32af5e0, v00000158c3212370_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32aed20 .functor AND 32, L_00000158c32ae380, L_00000158c32cb1c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32aed90 .functor OR 32, L_00000158c32afdc0, L_00000158c32aed20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000158c32ae4d0 .functor AND 32, L_00000158c32af650, v00000158c3202e50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32aee00 .functor OR 32, L_00000158c32aed90, L_00000158c32ae4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000158c32aeaf0 .functor AND 32, L_00000158c32af1f0, L_00000158c3244340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32af030 .functor OR 32, L_00000158c32aee00, L_00000158c32aeaf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000158c320edd0_0 .net *"_ivl_1", 0 0, L_00000158c3242cc0;  1 drivers
v00000158c320fb90_0 .net *"_ivl_13", 0 0, L_00000158c32433a0;  1 drivers
v00000158c320e650_0 .net *"_ivl_14", 0 0, L_00000158c32af6c0;  1 drivers
v00000158c320ea10_0 .net *"_ivl_19", 0 0, L_00000158c3242f40;  1 drivers
v00000158c320f910_0 .net *"_ivl_2", 0 0, L_00000158c32aef50;  1 drivers
v00000158c320f190_0 .net *"_ivl_23", 0 0, L_00000158c3242fe0;  1 drivers
v00000158c320efb0_0 .net *"_ivl_27", 0 0, L_00000158c3243080;  1 drivers
v00000158c320ebf0_0 .net *"_ivl_28", 0 0, L_00000158c32af9d0;  1 drivers
v00000158c320e6f0_0 .net *"_ivl_33", 0 0, L_00000158c3243120;  1 drivers
v00000158c320f9b0_0 .net *"_ivl_37", 0 0, L_00000158c3243bc0;  1 drivers
v00000158c320f050_0 .net *"_ivl_40", 31 0, L_00000158c32afdc0;  1 drivers
v00000158c320e5b0_0 .net *"_ivl_42", 31 0, L_00000158c32aed20;  1 drivers
v00000158c320e970_0 .net *"_ivl_44", 31 0, L_00000158c32aed90;  1 drivers
v00000158c320e510_0 .net *"_ivl_46", 31 0, L_00000158c32ae4d0;  1 drivers
v00000158c320f730_0 .net *"_ivl_48", 31 0, L_00000158c32aee00;  1 drivers
v00000158c320f370_0 .net *"_ivl_50", 31 0, L_00000158c32aeaf0;  1 drivers
v00000158c320ec90_0 .net *"_ivl_7", 0 0, L_00000158c3242e00;  1 drivers
v00000158c320ed30_0 .net *"_ivl_8", 0 0, L_00000158c32ae460;  1 drivers
v00000158c320f5f0_0 .net "ina", 31 0, v00000158c3212370_0;  alias, 1 drivers
v00000158c320ee70_0 .net "inb", 31 0, L_00000158c32cb1c0;  alias, 1 drivers
v00000158c320f0f0_0 .net "inc", 31 0, v00000158c3202e50_0;  alias, 1 drivers
v00000158c320f410_0 .net "ind", 31 0, L_00000158c3244340;  alias, 1 drivers
v00000158c320fa50_0 .net "out", 31 0, L_00000158c32af030;  alias, 1 drivers
v00000158c320f4b0_0 .net "s0", 31 0, L_00000158c32af5e0;  1 drivers
v00000158c320f550_0 .net "s1", 31 0, L_00000158c32ae380;  1 drivers
v00000158c320f7d0_0 .net "s2", 31 0, L_00000158c32af650;  1 drivers
v00000158c3214030_0 .net "s3", 31 0, L_00000158c32af1f0;  1 drivers
v00000158c32122d0_0 .net "sel", 1 0, L_00000158c32422c0;  alias, 1 drivers
L_00000158c3242cc0 .part L_00000158c32422c0, 1, 1;
LS_00000158c3244480_0_0 .concat [ 1 1 1 1], L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50;
LS_00000158c3244480_0_4 .concat [ 1 1 1 1], L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50;
LS_00000158c3244480_0_8 .concat [ 1 1 1 1], L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50;
LS_00000158c3244480_0_12 .concat [ 1 1 1 1], L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50;
LS_00000158c3244480_0_16 .concat [ 1 1 1 1], L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50;
LS_00000158c3244480_0_20 .concat [ 1 1 1 1], L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50;
LS_00000158c3244480_0_24 .concat [ 1 1 1 1], L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50;
LS_00000158c3244480_0_28 .concat [ 1 1 1 1], L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50, L_00000158c32aef50;
LS_00000158c3244480_1_0 .concat [ 4 4 4 4], LS_00000158c3244480_0_0, LS_00000158c3244480_0_4, LS_00000158c3244480_0_8, LS_00000158c3244480_0_12;
LS_00000158c3244480_1_4 .concat [ 4 4 4 4], LS_00000158c3244480_0_16, LS_00000158c3244480_0_20, LS_00000158c3244480_0_24, LS_00000158c3244480_0_28;
L_00000158c3244480 .concat [ 16 16 0 0], LS_00000158c3244480_1_0, LS_00000158c3244480_1_4;
L_00000158c3242e00 .part L_00000158c32422c0, 0, 1;
LS_00000158c32447a0_0_0 .concat [ 1 1 1 1], L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460;
LS_00000158c32447a0_0_4 .concat [ 1 1 1 1], L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460;
LS_00000158c32447a0_0_8 .concat [ 1 1 1 1], L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460;
LS_00000158c32447a0_0_12 .concat [ 1 1 1 1], L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460;
LS_00000158c32447a0_0_16 .concat [ 1 1 1 1], L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460;
LS_00000158c32447a0_0_20 .concat [ 1 1 1 1], L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460;
LS_00000158c32447a0_0_24 .concat [ 1 1 1 1], L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460;
LS_00000158c32447a0_0_28 .concat [ 1 1 1 1], L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460, L_00000158c32ae460;
LS_00000158c32447a0_1_0 .concat [ 4 4 4 4], LS_00000158c32447a0_0_0, LS_00000158c32447a0_0_4, LS_00000158c32447a0_0_8, LS_00000158c32447a0_0_12;
LS_00000158c32447a0_1_4 .concat [ 4 4 4 4], LS_00000158c32447a0_0_16, LS_00000158c32447a0_0_20, LS_00000158c32447a0_0_24, LS_00000158c32447a0_0_28;
L_00000158c32447a0 .concat [ 16 16 0 0], LS_00000158c32447a0_1_0, LS_00000158c32447a0_1_4;
L_00000158c32433a0 .part L_00000158c32422c0, 1, 1;
LS_00000158c3242ea0_0_0 .concat [ 1 1 1 1], L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0;
LS_00000158c3242ea0_0_4 .concat [ 1 1 1 1], L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0;
LS_00000158c3242ea0_0_8 .concat [ 1 1 1 1], L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0;
LS_00000158c3242ea0_0_12 .concat [ 1 1 1 1], L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0;
LS_00000158c3242ea0_0_16 .concat [ 1 1 1 1], L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0;
LS_00000158c3242ea0_0_20 .concat [ 1 1 1 1], L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0;
LS_00000158c3242ea0_0_24 .concat [ 1 1 1 1], L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0;
LS_00000158c3242ea0_0_28 .concat [ 1 1 1 1], L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0, L_00000158c32af6c0;
LS_00000158c3242ea0_1_0 .concat [ 4 4 4 4], LS_00000158c3242ea0_0_0, LS_00000158c3242ea0_0_4, LS_00000158c3242ea0_0_8, LS_00000158c3242ea0_0_12;
LS_00000158c3242ea0_1_4 .concat [ 4 4 4 4], LS_00000158c3242ea0_0_16, LS_00000158c3242ea0_0_20, LS_00000158c3242ea0_0_24, LS_00000158c3242ea0_0_28;
L_00000158c3242ea0 .concat [ 16 16 0 0], LS_00000158c3242ea0_1_0, LS_00000158c3242ea0_1_4;
L_00000158c3242f40 .part L_00000158c32422c0, 0, 1;
LS_00000158c3244020_0_0 .concat [ 1 1 1 1], L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40;
LS_00000158c3244020_0_4 .concat [ 1 1 1 1], L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40;
LS_00000158c3244020_0_8 .concat [ 1 1 1 1], L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40;
LS_00000158c3244020_0_12 .concat [ 1 1 1 1], L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40;
LS_00000158c3244020_0_16 .concat [ 1 1 1 1], L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40;
LS_00000158c3244020_0_20 .concat [ 1 1 1 1], L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40;
LS_00000158c3244020_0_24 .concat [ 1 1 1 1], L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40;
LS_00000158c3244020_0_28 .concat [ 1 1 1 1], L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40, L_00000158c3242f40;
LS_00000158c3244020_1_0 .concat [ 4 4 4 4], LS_00000158c3244020_0_0, LS_00000158c3244020_0_4, LS_00000158c3244020_0_8, LS_00000158c3244020_0_12;
LS_00000158c3244020_1_4 .concat [ 4 4 4 4], LS_00000158c3244020_0_16, LS_00000158c3244020_0_20, LS_00000158c3244020_0_24, LS_00000158c3244020_0_28;
L_00000158c3244020 .concat [ 16 16 0 0], LS_00000158c3244020_1_0, LS_00000158c3244020_1_4;
L_00000158c3242fe0 .part L_00000158c32422c0, 1, 1;
LS_00000158c32440c0_0_0 .concat [ 1 1 1 1], L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0;
LS_00000158c32440c0_0_4 .concat [ 1 1 1 1], L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0;
LS_00000158c32440c0_0_8 .concat [ 1 1 1 1], L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0;
LS_00000158c32440c0_0_12 .concat [ 1 1 1 1], L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0;
LS_00000158c32440c0_0_16 .concat [ 1 1 1 1], L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0;
LS_00000158c32440c0_0_20 .concat [ 1 1 1 1], L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0;
LS_00000158c32440c0_0_24 .concat [ 1 1 1 1], L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0;
LS_00000158c32440c0_0_28 .concat [ 1 1 1 1], L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0, L_00000158c3242fe0;
LS_00000158c32440c0_1_0 .concat [ 4 4 4 4], LS_00000158c32440c0_0_0, LS_00000158c32440c0_0_4, LS_00000158c32440c0_0_8, LS_00000158c32440c0_0_12;
LS_00000158c32440c0_1_4 .concat [ 4 4 4 4], LS_00000158c32440c0_0_16, LS_00000158c32440c0_0_20, LS_00000158c32440c0_0_24, LS_00000158c32440c0_0_28;
L_00000158c32440c0 .concat [ 16 16 0 0], LS_00000158c32440c0_1_0, LS_00000158c32440c0_1_4;
L_00000158c3243080 .part L_00000158c32422c0, 0, 1;
LS_00000158c3243b20_0_0 .concat [ 1 1 1 1], L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0;
LS_00000158c3243b20_0_4 .concat [ 1 1 1 1], L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0;
LS_00000158c3243b20_0_8 .concat [ 1 1 1 1], L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0;
LS_00000158c3243b20_0_12 .concat [ 1 1 1 1], L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0;
LS_00000158c3243b20_0_16 .concat [ 1 1 1 1], L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0;
LS_00000158c3243b20_0_20 .concat [ 1 1 1 1], L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0;
LS_00000158c3243b20_0_24 .concat [ 1 1 1 1], L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0;
LS_00000158c3243b20_0_28 .concat [ 1 1 1 1], L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0, L_00000158c32af9d0;
LS_00000158c3243b20_1_0 .concat [ 4 4 4 4], LS_00000158c3243b20_0_0, LS_00000158c3243b20_0_4, LS_00000158c3243b20_0_8, LS_00000158c3243b20_0_12;
LS_00000158c3243b20_1_4 .concat [ 4 4 4 4], LS_00000158c3243b20_0_16, LS_00000158c3243b20_0_20, LS_00000158c3243b20_0_24, LS_00000158c3243b20_0_28;
L_00000158c3243b20 .concat [ 16 16 0 0], LS_00000158c3243b20_1_0, LS_00000158c3243b20_1_4;
L_00000158c3243120 .part L_00000158c32422c0, 1, 1;
LS_00000158c3243260_0_0 .concat [ 1 1 1 1], L_00000158c3243120, L_00000158c3243120, L_00000158c3243120, L_00000158c3243120;
LS_00000158c3243260_0_4 .concat [ 1 1 1 1], L_00000158c3243120, L_00000158c3243120, L_00000158c3243120, L_00000158c3243120;
LS_00000158c3243260_0_8 .concat [ 1 1 1 1], L_00000158c3243120, L_00000158c3243120, L_00000158c3243120, L_00000158c3243120;
LS_00000158c3243260_0_12 .concat [ 1 1 1 1], L_00000158c3243120, L_00000158c3243120, L_00000158c3243120, L_00000158c3243120;
LS_00000158c3243260_0_16 .concat [ 1 1 1 1], L_00000158c3243120, L_00000158c3243120, L_00000158c3243120, L_00000158c3243120;
LS_00000158c3243260_0_20 .concat [ 1 1 1 1], L_00000158c3243120, L_00000158c3243120, L_00000158c3243120, L_00000158c3243120;
LS_00000158c3243260_0_24 .concat [ 1 1 1 1], L_00000158c3243120, L_00000158c3243120, L_00000158c3243120, L_00000158c3243120;
LS_00000158c3243260_0_28 .concat [ 1 1 1 1], L_00000158c3243120, L_00000158c3243120, L_00000158c3243120, L_00000158c3243120;
LS_00000158c3243260_1_0 .concat [ 4 4 4 4], LS_00000158c3243260_0_0, LS_00000158c3243260_0_4, LS_00000158c3243260_0_8, LS_00000158c3243260_0_12;
LS_00000158c3243260_1_4 .concat [ 4 4 4 4], LS_00000158c3243260_0_16, LS_00000158c3243260_0_20, LS_00000158c3243260_0_24, LS_00000158c3243260_0_28;
L_00000158c3243260 .concat [ 16 16 0 0], LS_00000158c3243260_1_0, LS_00000158c3243260_1_4;
L_00000158c3243bc0 .part L_00000158c32422c0, 0, 1;
LS_00000158c32445c0_0_0 .concat [ 1 1 1 1], L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0;
LS_00000158c32445c0_0_4 .concat [ 1 1 1 1], L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0;
LS_00000158c32445c0_0_8 .concat [ 1 1 1 1], L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0;
LS_00000158c32445c0_0_12 .concat [ 1 1 1 1], L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0;
LS_00000158c32445c0_0_16 .concat [ 1 1 1 1], L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0;
LS_00000158c32445c0_0_20 .concat [ 1 1 1 1], L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0;
LS_00000158c32445c0_0_24 .concat [ 1 1 1 1], L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0;
LS_00000158c32445c0_0_28 .concat [ 1 1 1 1], L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0, L_00000158c3243bc0;
LS_00000158c32445c0_1_0 .concat [ 4 4 4 4], LS_00000158c32445c0_0_0, LS_00000158c32445c0_0_4, LS_00000158c32445c0_0_8, LS_00000158c32445c0_0_12;
LS_00000158c32445c0_1_4 .concat [ 4 4 4 4], LS_00000158c32445c0_0_16, LS_00000158c32445c0_0_20, LS_00000158c32445c0_0_24, LS_00000158c32445c0_0_28;
L_00000158c32445c0 .concat [ 16 16 0 0], LS_00000158c32445c0_1_0, LS_00000158c32445c0_1_4;
S_00000158c320b7e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000158c320b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c32af5e0 .functor AND 32, L_00000158c3244480, L_00000158c32447a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c320ded0_0 .net "in1", 31 0, L_00000158c3244480;  1 drivers
v00000158c320f870_0 .net "in2", 31 0, L_00000158c32447a0;  1 drivers
v00000158c320faf0_0 .net "out", 31 0, L_00000158c32af5e0;  alias, 1 drivers
S_00000158c320b970 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000158c320b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c32ae380 .functor AND 32, L_00000158c3242ea0, L_00000158c3244020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c320e790_0 .net "in1", 31 0, L_00000158c3242ea0;  1 drivers
v00000158c320e830_0 .net "in2", 31 0, L_00000158c3244020;  1 drivers
v00000158c320f690_0 .net "out", 31 0, L_00000158c32ae380;  alias, 1 drivers
S_00000158c320bb00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000158c320b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c32af650 .functor AND 32, L_00000158c32440c0, L_00000158c3243b20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c320f2d0_0 .net "in1", 31 0, L_00000158c32440c0;  1 drivers
v00000158c320f230_0 .net "in2", 31 0, L_00000158c3243b20;  1 drivers
v00000158c320ef10_0 .net "out", 31 0, L_00000158c32af650;  alias, 1 drivers
S_00000158c320fd10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000158c320b4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000158c32af1f0 .functor AND 32, L_00000158c3243260, L_00000158c32445c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000158c320eab0_0 .net "in1", 31 0, L_00000158c3243260;  1 drivers
v00000158c320e8d0_0 .net "in2", 31 0, L_00000158c32445c0;  1 drivers
v00000158c320eb50_0 .net "out", 31 0, L_00000158c32af1f0;  alias, 1 drivers
S_00000158c3211160 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000158c3215ce0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c3215d18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c3215d50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c3215d88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c3215dc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c3215df8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c3215e30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c3215e68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c3215ea0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c3215ed8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c3215f10 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c3215f48 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c3215f80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c3215fb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c3215ff0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c3216028 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c3216060 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c3216098 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c32160d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c3216108 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c3216140 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c3216178 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c32161b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c32161e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c3216220 .param/l "xori" 0 9 12, C4<001110000000>;
v00000158c3212190_0 .var "EX1_PC", 31 0;
v00000158c3212e10_0 .var "EX1_PFC", 31 0;
v00000158c3213270_0 .var "EX1_forward_to_B", 31 0;
v00000158c3212230_0 .var "EX1_is_beq", 0 0;
v00000158c32143f0_0 .var "EX1_is_bne", 0 0;
v00000158c32142b0_0 .var "EX1_is_jal", 0 0;
v00000158c3213630_0 .var "EX1_is_jr", 0 0;
v00000158c3212a50_0 .var "EX1_is_oper2_immed", 0 0;
v00000158c3212870_0 .var "EX1_memread", 0 0;
v00000158c32134f0_0 .var "EX1_memwrite", 0 0;
v00000158c32136d0_0 .var "EX1_opcode", 11 0;
v00000158c3213810_0 .var "EX1_predicted", 0 0;
v00000158c32133b0_0 .var "EX1_rd_ind", 4 0;
v00000158c3213e50_0 .var "EX1_rd_indzero", 0 0;
v00000158c3211fb0_0 .var "EX1_regwrite", 0 0;
v00000158c3213ef0_0 .var "EX1_rs1", 31 0;
v00000158c3213b30_0 .var "EX1_rs1_ind", 4 0;
v00000158c3212370_0 .var "EX1_rs2", 31 0;
v00000158c3212410_0 .var "EX1_rs2_ind", 4 0;
v00000158c3212af0_0 .net "FLUSH", 0 0, v00000158c321a1c0_0;  alias, 1 drivers
v00000158c3213f90_0 .net "ID_PC", 31 0, v00000158c3217b00_0;  alias, 1 drivers
v00000158c3213950_0 .net "ID_PFC_to_EX", 31 0, L_00000158c3241fa0;  alias, 1 drivers
v00000158c32124b0_0 .net "ID_forward_to_B", 31 0, L_00000158c3240380;  alias, 1 drivers
v00000158c3212910_0 .net "ID_is_beq", 0 0, L_00000158c3241320;  alias, 1 drivers
v00000158c3214170_0 .net "ID_is_bne", 0 0, L_00000158c3241460;  alias, 1 drivers
v00000158c3213450_0 .net "ID_is_jal", 0 0, L_00000158c3242ae0;  alias, 1 drivers
v00000158c3213590_0 .net "ID_is_jr", 0 0, L_00000158c3241be0;  alias, 1 drivers
v00000158c32125f0_0 .net "ID_is_oper2_immed", 0 0, L_00000158c3246770;  alias, 1 drivers
v00000158c3214210_0 .net "ID_memread", 0 0, L_00000158c3243da0;  alias, 1 drivers
v00000158c3214350_0 .net "ID_memwrite", 0 0, L_00000158c3244200;  alias, 1 drivers
v00000158c3213770_0 .net "ID_opcode", 11 0, v00000158c322b990_0;  alias, 1 drivers
v00000158c32138b0_0 .net "ID_predicted", 0 0, v00000158c321b3e0_0;  alias, 1 drivers
v00000158c3212f50_0 .net "ID_rd_ind", 4 0, v00000158c322d330_0;  alias, 1 drivers
v00000158c32139f0_0 .net "ID_rd_indzero", 0 0, L_00000158c3244a20;  1 drivers
v00000158c3213a90_0 .net "ID_regwrite", 0 0, L_00000158c3242900;  alias, 1 drivers
v00000158c32127d0_0 .net "ID_rs1", 31 0, v00000158c321e040_0;  alias, 1 drivers
v00000158c3212690_0 .net "ID_rs1_ind", 4 0, v00000158c322b5d0_0;  alias, 1 drivers
v00000158c3213bd0_0 .net "ID_rs2", 31 0, v00000158c321e5e0_0;  alias, 1 drivers
v00000158c3214490_0 .net "ID_rs2_ind", 4 0, v00000158c322ba30_0;  alias, 1 drivers
v00000158c3211d30_0 .net "clk", 0 0, L_00000158c3246150;  1 drivers
v00000158c32129b0_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
E_00000158c318b560 .event posedge, v00000158c3202a90_0, v00000158c3211d30_0;
S_00000158c32101c0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000158c3216260 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c3216298 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c32162d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c3216308 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c3216340 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c3216378 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c32163b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c32163e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c3216420 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c3216458 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c3216490 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c32164c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c3216500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c3216538 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c3216570 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c32165a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c32165e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c3216618 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c3216650 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c3216688 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c32166c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c32166f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c3216730 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c3216768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c32167a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000158c3212b90_0 .net "EX1_ALU_OPER1", 31 0, L_00000158c3247180;  alias, 1 drivers
v00000158c3213c70_0 .net "EX1_ALU_OPER2", 31 0, L_00000158c32af570;  alias, 1 drivers
v00000158c3212c30_0 .net "EX1_PC", 31 0, v00000158c3212190_0;  alias, 1 drivers
v00000158c3212cd0_0 .net "EX1_PFC_to_IF", 31 0, L_00000158c3244980;  alias, 1 drivers
v00000158c3212d70_0 .net "EX1_forward_to_B", 31 0, v00000158c3213270_0;  alias, 1 drivers
v00000158c3214990_0 .net "EX1_is_beq", 0 0, v00000158c3212230_0;  alias, 1 drivers
v00000158c3214850_0 .net "EX1_is_bne", 0 0, v00000158c32143f0_0;  alias, 1 drivers
v00000158c3214cb0_0 .net "EX1_is_jal", 0 0, v00000158c32142b0_0;  alias, 1 drivers
v00000158c32159d0_0 .net "EX1_is_jr", 0 0, v00000158c3213630_0;  alias, 1 drivers
v00000158c3215110_0 .net "EX1_is_oper2_immed", 0 0, v00000158c3212a50_0;  alias, 1 drivers
v00000158c32151b0_0 .net "EX1_memread", 0 0, v00000158c3212870_0;  alias, 1 drivers
v00000158c3215570_0 .net "EX1_memwrite", 0 0, v00000158c32134f0_0;  alias, 1 drivers
v00000158c3214d50_0 .net "EX1_opcode", 11 0, v00000158c32136d0_0;  alias, 1 drivers
v00000158c3214df0_0 .net "EX1_predicted", 0 0, v00000158c3213810_0;  alias, 1 drivers
v00000158c32156b0_0 .net "EX1_rd_ind", 4 0, v00000158c32133b0_0;  alias, 1 drivers
v00000158c3214670_0 .net "EX1_rd_indzero", 0 0, v00000158c3213e50_0;  alias, 1 drivers
v00000158c3214710_0 .net "EX1_regwrite", 0 0, v00000158c3211fb0_0;  alias, 1 drivers
v00000158c3214f30_0 .net "EX1_rs1", 31 0, v00000158c3213ef0_0;  alias, 1 drivers
v00000158c3215750_0 .net "EX1_rs1_ind", 4 0, v00000158c3213b30_0;  alias, 1 drivers
v00000158c32152f0_0 .net "EX1_rs2_ind", 4 0, v00000158c3212410_0;  alias, 1 drivers
v00000158c3215610_0 .net "EX1_rs2_out", 31 0, L_00000158c32af030;  alias, 1 drivers
v00000158c32148f0_0 .var "EX2_ALU_OPER1", 31 0;
v00000158c3214e90_0 .var "EX2_ALU_OPER2", 31 0;
v00000158c3214c10_0 .var "EX2_PC", 31 0;
v00000158c3214b70_0 .var "EX2_PFC_to_IF", 31 0;
v00000158c3215930_0 .var "EX2_forward_to_B", 31 0;
v00000158c3214a30_0 .var "EX2_is_beq", 0 0;
v00000158c3214fd0_0 .var "EX2_is_bne", 0 0;
v00000158c3214ad0_0 .var "EX2_is_jal", 0 0;
v00000158c3215250_0 .var "EX2_is_jr", 0 0;
v00000158c3215070_0 .var "EX2_is_oper2_immed", 0 0;
v00000158c3215390_0 .var "EX2_memread", 0 0;
v00000158c3215430_0 .var "EX2_memwrite", 0 0;
v00000158c32154d0_0 .var "EX2_opcode", 11 0;
v00000158c32157f0_0 .var "EX2_predicted", 0 0;
v00000158c3215890_0 .var "EX2_rd_ind", 4 0;
v00000158c3215a70_0 .var "EX2_rd_indzero", 0 0;
v00000158c3215b10_0 .var "EX2_regwrite", 0 0;
v00000158c3215bb0_0 .var "EX2_rs1", 31 0;
v00000158c32145d0_0 .var "EX2_rs1_ind", 4 0;
v00000158c3214530_0 .var "EX2_rs2_ind", 4 0;
v00000158c32147b0_0 .var "EX2_rs2_out", 31 0;
v00000158c32192c0_0 .net "FLUSH", 0 0, v00000158c321a3a0_0;  alias, 1 drivers
v00000158c321a9e0_0 .net "clk", 0 0, L_00000158c32af2d0;  1 drivers
v00000158c3219c20_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
E_00000158c318b260 .event posedge, v00000158c3202a90_0, v00000158c321a9e0_0;
S_00000158c32112f0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000158c321e7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c321e828 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c321e860 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c321e898 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c321e8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c321e908 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c321e940 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c321e978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c321e9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c321e9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c321ea20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c321ea58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c321ea90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c321eac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c321eb00 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c321eb38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c321eb70 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c321eba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c321ebe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c321ec18 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c321ec50 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c321ec88 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c321ecc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c321ecf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c321ed30 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000158c3246ee0 .functor OR 1, L_00000158c3241320, L_00000158c3241460, C4<0>, C4<0>;
L_00000158c3245c80 .functor AND 1, L_00000158c3246ee0, L_00000158c32454a0, C4<1>, C4<1>;
L_00000158c3246690 .functor OR 1, L_00000158c3241320, L_00000158c3241460, C4<0>, C4<0>;
L_00000158c3245740 .functor AND 1, L_00000158c3246690, L_00000158c32454a0, C4<1>, C4<1>;
L_00000158c3246af0 .functor OR 1, L_00000158c3241320, L_00000158c3241460, C4<0>, C4<0>;
L_00000158c3245580 .functor AND 1, L_00000158c3246af0, v00000158c321b3e0_0, C4<1>, C4<1>;
v00000158c3217100_0 .net "EX1_memread", 0 0, v00000158c3212870_0;  alias, 1 drivers
v00000158c32168e0_0 .net "EX1_opcode", 11 0, v00000158c32136d0_0;  alias, 1 drivers
v00000158c3216a20_0 .net "EX1_rd_ind", 4 0, v00000158c32133b0_0;  alias, 1 drivers
v00000158c32181e0_0 .net "EX1_rd_indzero", 0 0, v00000158c3213e50_0;  alias, 1 drivers
v00000158c32174c0_0 .net "EX2_memread", 0 0, v00000158c3215390_0;  alias, 1 drivers
v00000158c3218320_0 .net "EX2_opcode", 11 0, v00000158c32154d0_0;  alias, 1 drivers
v00000158c3217c40_0 .net "EX2_rd_ind", 4 0, v00000158c3215890_0;  alias, 1 drivers
v00000158c3217240_0 .net "EX2_rd_indzero", 0 0, v00000158c3215a70_0;  alias, 1 drivers
v00000158c3218960_0 .net "ID_EX1_flush", 0 0, v00000158c321a1c0_0;  alias, 1 drivers
v00000158c3218a00_0 .net "ID_EX2_flush", 0 0, v00000158c321a3a0_0;  alias, 1 drivers
v00000158c3217ba0_0 .net "ID_is_beq", 0 0, L_00000158c3241320;  alias, 1 drivers
v00000158c3218dc0_0 .net "ID_is_bne", 0 0, L_00000158c3241460;  alias, 1 drivers
v00000158c32180a0_0 .net "ID_is_j", 0 0, L_00000158c3242540;  alias, 1 drivers
v00000158c3217d80_0 .net "ID_is_jal", 0 0, L_00000158c3242ae0;  alias, 1 drivers
v00000158c3216ac0_0 .net "ID_is_jr", 0 0, L_00000158c3241be0;  alias, 1 drivers
v00000158c3217f60_0 .net "ID_opcode", 11 0, v00000158c322b990_0;  alias, 1 drivers
v00000158c3217e20_0 .net "ID_rs1_ind", 4 0, v00000158c322b5d0_0;  alias, 1 drivers
v00000158c3218f00_0 .net "ID_rs2_ind", 4 0, v00000158c322ba30_0;  alias, 1 drivers
v00000158c3218000_0 .net "IF_ID_flush", 0 0, v00000158c321c9c0_0;  alias, 1 drivers
v00000158c3218500_0 .net "IF_ID_write", 0 0, v00000158c321bde0_0;  alias, 1 drivers
v00000158c3218fa0_0 .net "PC_src", 2 0, L_00000158c3240420;  alias, 1 drivers
v00000158c3217920_0 .net "PFC_to_EX", 31 0, L_00000158c3241fa0;  alias, 1 drivers
v00000158c32185a0_0 .net "PFC_to_IF", 31 0, L_00000158c32418c0;  alias, 1 drivers
v00000158c32179c0_0 .net "WB_rd_ind", 4 0, v00000158c322ea50_0;  alias, 1 drivers
v00000158c3217ce0_0 .net "Wrong_prediction", 0 0, L_00000158c32aff80;  alias, 1 drivers
v00000158c3218c80_0 .net *"_ivl_11", 0 0, L_00000158c3245740;  1 drivers
v00000158c3216b60_0 .net *"_ivl_13", 9 0, L_00000158c323ffc0;  1 drivers
v00000158c3218640_0 .net *"_ivl_15", 9 0, L_00000158c3241000;  1 drivers
v00000158c3218be0_0 .net *"_ivl_16", 9 0, L_00000158c3241500;  1 drivers
v00000158c3217560_0 .net *"_ivl_19", 9 0, L_00000158c32413c0;  1 drivers
v00000158c3218140_0 .net *"_ivl_20", 9 0, L_00000158c3240060;  1 drivers
v00000158c32176a0_0 .net *"_ivl_25", 0 0, L_00000158c3246af0;  1 drivers
v00000158c3217600_0 .net *"_ivl_27", 0 0, L_00000158c3245580;  1 drivers
v00000158c32183c0_0 .net *"_ivl_29", 9 0, L_00000158c3240600;  1 drivers
v00000158c32177e0_0 .net *"_ivl_3", 0 0, L_00000158c3246ee0;  1 drivers
L_00000158c32601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000158c3218820_0 .net/2u *"_ivl_30", 9 0, L_00000158c32601f0;  1 drivers
v00000158c3218b40_0 .net *"_ivl_32", 9 0, L_00000158c3241c80;  1 drivers
v00000158c3217ec0_0 .net *"_ivl_35", 9 0, L_00000158c3241e60;  1 drivers
v00000158c3217060_0 .net *"_ivl_37", 9 0, L_00000158c3241820;  1 drivers
v00000158c3218280_0 .net *"_ivl_38", 9 0, L_00000158c3240b00;  1 drivers
v00000158c3218d20_0 .net *"_ivl_40", 9 0, L_00000158c32409c0;  1 drivers
L_00000158c3260238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c3218460_0 .net/2s *"_ivl_45", 21 0, L_00000158c3260238;  1 drivers
L_00000158c3260280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c3216840_0 .net/2s *"_ivl_50", 21 0, L_00000158c3260280;  1 drivers
v00000158c32186e0_0 .net *"_ivl_9", 0 0, L_00000158c3246690;  1 drivers
v00000158c32188c0_0 .net "clk", 0 0, L_00000158c3181690;  alias, 1 drivers
v00000158c3217740_0 .net "forward_to_B", 31 0, L_00000158c3240380;  alias, 1 drivers
v00000158c3218780_0 .net "imm", 31 0, v00000158c321c880_0;  1 drivers
v00000158c3218aa0_0 .net "inst", 31 0, v00000158c3217380_0;  alias, 1 drivers
v00000158c3217880_0 .net "is_branch_and_taken", 0 0, L_00000158c3245c80;  alias, 1 drivers
v00000158c32172e0_0 .net "is_oper2_immed", 0 0, L_00000158c3246770;  alias, 1 drivers
v00000158c3216c00_0 .net "mem_read", 0 0, L_00000158c3243da0;  alias, 1 drivers
v00000158c3218e60_0 .net "mem_write", 0 0, L_00000158c3244200;  alias, 1 drivers
v00000158c3216980_0 .net "pc", 31 0, v00000158c3217b00_0;  alias, 1 drivers
v00000158c3216ca0_0 .net "pc_write", 0 0, v00000158c321bf20_0;  alias, 1 drivers
v00000158c32171a0_0 .net "predicted", 0 0, L_00000158c32454a0;  1 drivers
v00000158c3217a60_0 .net "predicted_to_EX", 0 0, v00000158c321b3e0_0;  alias, 1 drivers
v00000158c3216d40_0 .net "reg_write", 0 0, L_00000158c3242900;  alias, 1 drivers
v00000158c3217420_0 .net "reg_write_from_wb", 0 0, v00000158c322fe50_0;  alias, 1 drivers
v00000158c3216de0_0 .net "rs1", 31 0, v00000158c321e040_0;  alias, 1 drivers
v00000158c3216e80_0 .net "rs2", 31 0, v00000158c321e5e0_0;  alias, 1 drivers
v00000158c3216f20_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
v00000158c3216fc0_0 .net "wr_reg_data", 31 0, L_00000158c32cb1c0;  alias, 1 drivers
L_00000158c3240380 .functor MUXZ 32, v00000158c321e5e0_0, v00000158c321c880_0, L_00000158c3246770, C4<>;
L_00000158c323ffc0 .part v00000158c3217b00_0, 0, 10;
L_00000158c3241000 .part v00000158c3217380_0, 0, 10;
L_00000158c3241500 .arith/sum 10, L_00000158c323ffc0, L_00000158c3241000;
L_00000158c32413c0 .part v00000158c3217380_0, 0, 10;
L_00000158c3240060 .functor MUXZ 10, L_00000158c32413c0, L_00000158c3241500, L_00000158c3245740, C4<>;
L_00000158c3240600 .part v00000158c3217b00_0, 0, 10;
L_00000158c3241c80 .arith/sum 10, L_00000158c3240600, L_00000158c32601f0;
L_00000158c3241e60 .part v00000158c3217b00_0, 0, 10;
L_00000158c3241820 .part v00000158c3217380_0, 0, 10;
L_00000158c3240b00 .arith/sum 10, L_00000158c3241e60, L_00000158c3241820;
L_00000158c32409c0 .functor MUXZ 10, L_00000158c3240b00, L_00000158c3241c80, L_00000158c3245580, C4<>;
L_00000158c32418c0 .concat8 [ 10 22 0 0], L_00000158c3240060, L_00000158c3260238;
L_00000158c3241fa0 .concat8 [ 10 22 0 0], L_00000158c32409c0, L_00000158c3260280;
S_00000158c3211480 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000158c32112f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000158c321ed70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c321eda8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c321ede0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c321ee18 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c321ee50 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c321ee88 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c321eec0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c321eef8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c321ef30 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c321ef68 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c321efa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c321efd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c321f010 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c321f048 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c321f080 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c321f0b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c321f0f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c321f128 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c321f160 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c321f198 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c321f1d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c321f208 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c321f240 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c321f278 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c321f2b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000158c32464d0 .functor OR 1, L_00000158c32454a0, L_00000158c3240e20, C4<0>, C4<0>;
L_00000158c3245510 .functor OR 1, L_00000158c32464d0, L_00000158c32401a0, C4<0>, C4<0>;
v00000158c3219f40_0 .net "EX1_opcode", 11 0, v00000158c32136d0_0;  alias, 1 drivers
v00000158c321b2a0_0 .net "EX2_opcode", 11 0, v00000158c32154d0_0;  alias, 1 drivers
v00000158c321a300_0 .net "ID_opcode", 11 0, v00000158c322b990_0;  alias, 1 drivers
v00000158c3219fe0_0 .net "PC_src", 2 0, L_00000158c3240420;  alias, 1 drivers
v00000158c3219400_0 .net "Wrong_prediction", 0 0, L_00000158c32aff80;  alias, 1 drivers
L_00000158c32603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000158c321b0c0_0 .net/2u *"_ivl_0", 2 0, L_00000158c32603e8;  1 drivers
v00000158c321a620_0 .net *"_ivl_10", 0 0, L_00000158c3240d80;  1 drivers
L_00000158c3260508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000158c321aa80_0 .net/2u *"_ivl_12", 2 0, L_00000158c3260508;  1 drivers
L_00000158c3260550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000158c321a260_0 .net/2u *"_ivl_14", 11 0, L_00000158c3260550;  1 drivers
v00000158c32194a0_0 .net *"_ivl_16", 0 0, L_00000158c3240e20;  1 drivers
v00000158c321b480_0 .net *"_ivl_19", 0 0, L_00000158c32464d0;  1 drivers
L_00000158c3260430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000158c32195e0_0 .net/2u *"_ivl_2", 11 0, L_00000158c3260430;  1 drivers
L_00000158c3260598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000158c321b700_0 .net/2u *"_ivl_20", 11 0, L_00000158c3260598;  1 drivers
v00000158c321aee0_0 .net *"_ivl_22", 0 0, L_00000158c32401a0;  1 drivers
v00000158c3219540_0 .net *"_ivl_25", 0 0, L_00000158c3245510;  1 drivers
L_00000158c32605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000158c321b520_0 .net/2u *"_ivl_26", 2 0, L_00000158c32605e0;  1 drivers
L_00000158c3260628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000158c32190e0_0 .net/2u *"_ivl_28", 2 0, L_00000158c3260628;  1 drivers
v00000158c3219680_0 .net *"_ivl_30", 2 0, L_00000158c3240240;  1 drivers
v00000158c321a120_0 .net *"_ivl_32", 2 0, L_00000158c3242220;  1 drivers
v00000158c3219720_0 .net *"_ivl_34", 2 0, L_00000158c3241d20;  1 drivers
v00000158c321ad00_0 .net *"_ivl_4", 0 0, L_00000158c3240ce0;  1 drivers
L_00000158c3260478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000158c321a8a0_0 .net/2u *"_ivl_6", 2 0, L_00000158c3260478;  1 drivers
L_00000158c32604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000158c321b5c0_0 .net/2u *"_ivl_8", 11 0, L_00000158c32604c0;  1 drivers
v00000158c321b7a0_0 .net "clk", 0 0, L_00000158c3181690;  alias, 1 drivers
v00000158c321b660_0 .net "predicted", 0 0, L_00000158c32454a0;  alias, 1 drivers
v00000158c3219860_0 .net "predicted_to_EX", 0 0, v00000158c321b3e0_0;  alias, 1 drivers
v00000158c321ada0_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
v00000158c3219040_0 .net "state", 1 0, v00000158c32197c0_0;  1 drivers
L_00000158c3240ce0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260430;
L_00000158c3240d80 .cmp/eq 12, v00000158c32136d0_0, L_00000158c32604c0;
L_00000158c3240e20 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260550;
L_00000158c32401a0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260598;
L_00000158c3240240 .functor MUXZ 3, L_00000158c3260628, L_00000158c32605e0, L_00000158c3245510, C4<>;
L_00000158c3242220 .functor MUXZ 3, L_00000158c3240240, L_00000158c3260508, L_00000158c3240d80, C4<>;
L_00000158c3241d20 .functor MUXZ 3, L_00000158c3242220, L_00000158c3260478, L_00000158c3240ce0, C4<>;
L_00000158c3240420 .functor MUXZ 3, L_00000158c3241d20, L_00000158c32603e8, L_00000158c32aff80, C4<>;
S_00000158c3210030 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000158c3211480;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000158c321f2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c321f328 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c321f360 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c321f398 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c321f3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c321f408 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c321f440 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c321f478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c321f4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c321f4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c321f520 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c321f558 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c321f590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c321f5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c321f600 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c321f638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c321f670 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c321f6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c321f6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c321f718 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c321f750 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c321f788 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c321f7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c321f7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c321f830 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000158c3245660 .functor OR 1, L_00000158c3240ba0, L_00000158c323fde0, C4<0>, C4<0>;
L_00000158c3246fc0 .functor OR 1, L_00000158c3242040, L_00000158c3240100, C4<0>, C4<0>;
L_00000158c3247030 .functor AND 1, L_00000158c3245660, L_00000158c3246fc0, C4<1>, C4<1>;
L_00000158c3246620 .functor NOT 1, L_00000158c3247030, C4<0>, C4<0>, C4<0>;
L_00000158c32462a0 .functor OR 1, v00000158c323f0c0_0, L_00000158c3246620, C4<0>, C4<0>;
L_00000158c32454a0 .functor NOT 1, L_00000158c32462a0, C4<0>, C4<0>, C4<0>;
v00000158c321a580_0 .net "EX_opcode", 11 0, v00000158c32154d0_0;  alias, 1 drivers
v00000158c321a760_0 .net "ID_opcode", 11 0, v00000158c322b990_0;  alias, 1 drivers
v00000158c321a4e0_0 .net "Wrong_prediction", 0 0, L_00000158c32aff80;  alias, 1 drivers
L_00000158c32602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000158c3219b80_0 .net/2u *"_ivl_0", 11 0, L_00000158c32602c8;  1 drivers
L_00000158c3260358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000158c3219d60_0 .net/2u *"_ivl_10", 1 0, L_00000158c3260358;  1 drivers
v00000158c321ac60_0 .net *"_ivl_12", 0 0, L_00000158c3242040;  1 drivers
L_00000158c32603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000158c321af80_0 .net/2u *"_ivl_14", 1 0, L_00000158c32603a0;  1 drivers
v00000158c3219e00_0 .net *"_ivl_16", 0 0, L_00000158c3240100;  1 drivers
v00000158c3219ae0_0 .net *"_ivl_19", 0 0, L_00000158c3246fc0;  1 drivers
v00000158c321ae40_0 .net *"_ivl_2", 0 0, L_00000158c3240ba0;  1 drivers
v00000158c321b020_0 .net *"_ivl_21", 0 0, L_00000158c3247030;  1 drivers
v00000158c321b200_0 .net *"_ivl_22", 0 0, L_00000158c3246620;  1 drivers
v00000158c321abc0_0 .net *"_ivl_25", 0 0, L_00000158c32462a0;  1 drivers
L_00000158c3260310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000158c3219360_0 .net/2u *"_ivl_4", 11 0, L_00000158c3260310;  1 drivers
v00000158c321a080_0 .net *"_ivl_6", 0 0, L_00000158c323fde0;  1 drivers
v00000158c3219ea0_0 .net *"_ivl_9", 0 0, L_00000158c3245660;  1 drivers
v00000158c3219cc0_0 .net "clk", 0 0, L_00000158c3181690;  alias, 1 drivers
v00000158c321b340_0 .net "predicted", 0 0, L_00000158c32454a0;  alias, 1 drivers
v00000158c321b3e0_0 .var "predicted_to_EX", 0 0;
v00000158c321ab20_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
v00000158c32197c0_0 .var "state", 1 0;
E_00000158c318aba0 .event posedge, v00000158c3219cc0_0, v00000158c3202a90_0;
L_00000158c3240ba0 .cmp/eq 12, v00000158c322b990_0, L_00000158c32602c8;
L_00000158c323fde0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260310;
L_00000158c3242040 .cmp/eq 2, v00000158c32197c0_0, L_00000158c3260358;
L_00000158c3240100 .cmp/eq 2, v00000158c32197c0_0, L_00000158c32603a0;
S_00000158c320fea0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000158c32112f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000158c3229890 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c32298c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c3229900 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c3229938 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c3229970 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c32299a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c32299e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c3229a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c3229a50 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c3229a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c3229ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c3229af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c3229b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c3229b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c3229ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c3229bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c3229c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c3229c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c3229c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c3229cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c3229cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c3229d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c3229d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c3229d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c3229dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000158c3219900_0 .net "EX1_memread", 0 0, v00000158c3212870_0;  alias, 1 drivers
v00000158c32199a0_0 .net "EX1_rd_ind", 4 0, v00000158c32133b0_0;  alias, 1 drivers
v00000158c3219180_0 .net "EX1_rd_indzero", 0 0, v00000158c3213e50_0;  alias, 1 drivers
v00000158c321a800_0 .net "EX2_memread", 0 0, v00000158c3215390_0;  alias, 1 drivers
v00000158c3219220_0 .net "EX2_rd_ind", 4 0, v00000158c3215890_0;  alias, 1 drivers
v00000158c3219a40_0 .net "EX2_rd_indzero", 0 0, v00000158c3215a70_0;  alias, 1 drivers
v00000158c321a1c0_0 .var "ID_EX1_flush", 0 0;
v00000158c321a3a0_0 .var "ID_EX2_flush", 0 0;
v00000158c321a440_0 .net "ID_opcode", 11 0, v00000158c322b990_0;  alias, 1 drivers
v00000158c321a6c0_0 .net "ID_rs1_ind", 4 0, v00000158c322b5d0_0;  alias, 1 drivers
v00000158c321a940_0 .net "ID_rs2_ind", 4 0, v00000158c322ba30_0;  alias, 1 drivers
v00000158c321bde0_0 .var "IF_ID_Write", 0 0;
v00000158c321c9c0_0 .var "IF_ID_flush", 0 0;
v00000158c321bf20_0 .var "PC_Write", 0 0;
v00000158c321cec0_0 .net "Wrong_prediction", 0 0, L_00000158c32aff80;  alias, 1 drivers
E_00000158c318b4a0/0 .event anyedge, v00000158c3209a20_0, v00000158c3212870_0, v00000158c3213e50_0, v00000158c3212690_0;
E_00000158c318b4a0/1 .event anyedge, v00000158c32133b0_0, v00000158c3214490_0, v00000158c31243b0_0, v00000158c3215a70_0;
E_00000158c318b4a0/2 .event anyedge, v00000158c32041b0_0, v00000158c3213770_0;
E_00000158c318b4a0 .event/or E_00000158c318b4a0/0, E_00000158c318b4a0/1, E_00000158c318b4a0/2;
S_00000158c3210350 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000158c32112f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000158c3229e10 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c3229e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c3229e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c3229eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c3229ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c3229f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c3229f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c3229f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c3229fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c322a008 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c322a040 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c322a078 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c322a0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c322a0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c322a120 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c322a158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c322a190 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c322a1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c322a200 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c322a238 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c322a270 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c322a2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c322a2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c322a318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c322a350 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000158c3246540 .functor OR 1, L_00000158c32420e0, L_00000158c3241a00, C4<0>, C4<0>;
L_00000158c32456d0 .functor OR 1, L_00000158c3246540, L_00000158c32404c0, C4<0>, C4<0>;
L_00000158c3246700 .functor OR 1, L_00000158c32456d0, L_00000158c3241aa0, C4<0>, C4<0>;
L_00000158c32457b0 .functor OR 1, L_00000158c3246700, L_00000158c3240ec0, C4<0>, C4<0>;
L_00000158c3245820 .functor OR 1, L_00000158c32457b0, L_00000158c3241b40, C4<0>, C4<0>;
L_00000158c3246310 .functor OR 1, L_00000158c3245820, L_00000158c3241140, C4<0>, C4<0>;
L_00000158c3245dd0 .functor OR 1, L_00000158c3246310, L_00000158c32411e0, C4<0>, C4<0>;
L_00000158c3246770 .functor OR 1, L_00000158c3245dd0, L_00000158c3242180, C4<0>, C4<0>;
L_00000158c3246380 .functor OR 1, L_00000158c3242b80, L_00000158c32438a0, C4<0>, C4<0>;
L_00000158c3245890 .functor OR 1, L_00000158c3246380, L_00000158c32427c0, C4<0>, C4<0>;
L_00000158c3245c10 .functor OR 1, L_00000158c3245890, L_00000158c3243580, C4<0>, C4<0>;
L_00000158c3246b60 .functor OR 1, L_00000158c3245c10, L_00000158c32425e0, C4<0>, C4<0>;
v00000158c321de60_0 .net "ID_opcode", 11 0, v00000158c322b990_0;  alias, 1 drivers
L_00000158c3260670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000158c321d960_0 .net/2u *"_ivl_0", 11 0, L_00000158c3260670;  1 drivers
L_00000158c3260700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000158c321ddc0_0 .net/2u *"_ivl_10", 11 0, L_00000158c3260700;  1 drivers
L_00000158c3260bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000158c321d3c0_0 .net/2u *"_ivl_102", 11 0, L_00000158c3260bc8;  1 drivers
L_00000158c3260c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000158c321d820_0 .net/2u *"_ivl_106", 11 0, L_00000158c3260c10;  1 drivers
v00000158c321c100_0 .net *"_ivl_12", 0 0, L_00000158c32404c0;  1 drivers
v00000158c321bd40_0 .net *"_ivl_15", 0 0, L_00000158c32456d0;  1 drivers
L_00000158c3260748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000158c321ca60_0 .net/2u *"_ivl_16", 11 0, L_00000158c3260748;  1 drivers
v00000158c321bb60_0 .net *"_ivl_18", 0 0, L_00000158c3241aa0;  1 drivers
v00000158c321c1a0_0 .net *"_ivl_2", 0 0, L_00000158c32420e0;  1 drivers
v00000158c321ba20_0 .net *"_ivl_21", 0 0, L_00000158c3246700;  1 drivers
L_00000158c3260790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000158c321c4c0_0 .net/2u *"_ivl_22", 11 0, L_00000158c3260790;  1 drivers
v00000158c321df00_0 .net *"_ivl_24", 0 0, L_00000158c3240ec0;  1 drivers
v00000158c321c6a0_0 .net *"_ivl_27", 0 0, L_00000158c32457b0;  1 drivers
L_00000158c32607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000158c321c2e0_0 .net/2u *"_ivl_28", 11 0, L_00000158c32607d8;  1 drivers
v00000158c321bfc0_0 .net *"_ivl_30", 0 0, L_00000158c3241b40;  1 drivers
v00000158c321dfa0_0 .net *"_ivl_33", 0 0, L_00000158c3245820;  1 drivers
L_00000158c3260820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c321d500_0 .net/2u *"_ivl_34", 11 0, L_00000158c3260820;  1 drivers
v00000158c321d8c0_0 .net *"_ivl_36", 0 0, L_00000158c3241140;  1 drivers
v00000158c321c920_0 .net *"_ivl_39", 0 0, L_00000158c3246310;  1 drivers
L_00000158c32606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000158c321c7e0_0 .net/2u *"_ivl_4", 11 0, L_00000158c32606b8;  1 drivers
L_00000158c3260868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000158c321cb00_0 .net/2u *"_ivl_40", 11 0, L_00000158c3260868;  1 drivers
v00000158c321d0a0_0 .net *"_ivl_42", 0 0, L_00000158c32411e0;  1 drivers
v00000158c321d320_0 .net *"_ivl_45", 0 0, L_00000158c3245dd0;  1 drivers
L_00000158c32608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000158c321c060_0 .net/2u *"_ivl_46", 11 0, L_00000158c32608b0;  1 drivers
v00000158c321b840_0 .net *"_ivl_48", 0 0, L_00000158c3242180;  1 drivers
L_00000158c32608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000158c321cce0_0 .net/2u *"_ivl_52", 11 0, L_00000158c32608f8;  1 drivers
L_00000158c3260940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000158c321d140_0 .net/2u *"_ivl_56", 11 0, L_00000158c3260940;  1 drivers
v00000158c321b8e0_0 .net *"_ivl_6", 0 0, L_00000158c3241a00;  1 drivers
L_00000158c3260988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000158c321d1e0_0 .net/2u *"_ivl_60", 11 0, L_00000158c3260988;  1 drivers
L_00000158c32609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000158c321c740_0 .net/2u *"_ivl_64", 11 0, L_00000158c32609d0;  1 drivers
L_00000158c3260a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000158c321d780_0 .net/2u *"_ivl_68", 11 0, L_00000158c3260a18;  1 drivers
L_00000158c3260a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000158c321cc40_0 .net/2u *"_ivl_72", 11 0, L_00000158c3260a60;  1 drivers
v00000158c321d280_0 .net *"_ivl_74", 0 0, L_00000158c3242b80;  1 drivers
L_00000158c3260aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000158c321da00_0 .net/2u *"_ivl_76", 11 0, L_00000158c3260aa8;  1 drivers
v00000158c321d640_0 .net *"_ivl_78", 0 0, L_00000158c32438a0;  1 drivers
v00000158c321d460_0 .net *"_ivl_81", 0 0, L_00000158c3246380;  1 drivers
L_00000158c3260af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000158c321daa0_0 .net/2u *"_ivl_82", 11 0, L_00000158c3260af0;  1 drivers
v00000158c321c560_0 .net *"_ivl_84", 0 0, L_00000158c32427c0;  1 drivers
v00000158c321c380_0 .net *"_ivl_87", 0 0, L_00000158c3245890;  1 drivers
L_00000158c3260b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000158c321bac0_0 .net/2u *"_ivl_88", 11 0, L_00000158c3260b38;  1 drivers
v00000158c321db40_0 .net *"_ivl_9", 0 0, L_00000158c3246540;  1 drivers
v00000158c321dbe0_0 .net *"_ivl_90", 0 0, L_00000158c3243580;  1 drivers
v00000158c321ce20_0 .net *"_ivl_93", 0 0, L_00000158c3245c10;  1 drivers
L_00000158c3260b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000158c321c240_0 .net/2u *"_ivl_94", 11 0, L_00000158c3260b80;  1 drivers
v00000158c321d5a0_0 .net *"_ivl_96", 0 0, L_00000158c32425e0;  1 drivers
v00000158c321c420_0 .net *"_ivl_99", 0 0, L_00000158c3246b60;  1 drivers
v00000158c321dd20_0 .net "is_beq", 0 0, L_00000158c3241320;  alias, 1 drivers
v00000158c321cba0_0 .net "is_bne", 0 0, L_00000158c3241460;  alias, 1 drivers
v00000158c321dc80_0 .net "is_j", 0 0, L_00000158c3242540;  alias, 1 drivers
v00000158c321b980_0 .net "is_jal", 0 0, L_00000158c3242ae0;  alias, 1 drivers
v00000158c321d6e0_0 .net "is_jr", 0 0, L_00000158c3241be0;  alias, 1 drivers
v00000158c321c600_0 .net "is_oper2_immed", 0 0, L_00000158c3246770;  alias, 1 drivers
v00000158c321be80_0 .net "memread", 0 0, L_00000158c3243da0;  alias, 1 drivers
v00000158c321bc00_0 .net "memwrite", 0 0, L_00000158c3244200;  alias, 1 drivers
v00000158c321bca0_0 .net "regwrite", 0 0, L_00000158c3242900;  alias, 1 drivers
L_00000158c32420e0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260670;
L_00000158c3241a00 .cmp/eq 12, v00000158c322b990_0, L_00000158c32606b8;
L_00000158c32404c0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260700;
L_00000158c3241aa0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260748;
L_00000158c3240ec0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260790;
L_00000158c3241b40 .cmp/eq 12, v00000158c322b990_0, L_00000158c32607d8;
L_00000158c3241140 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260820;
L_00000158c32411e0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260868;
L_00000158c3242180 .cmp/eq 12, v00000158c322b990_0, L_00000158c32608b0;
L_00000158c3241320 .cmp/eq 12, v00000158c322b990_0, L_00000158c32608f8;
L_00000158c3241460 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260940;
L_00000158c3241be0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260988;
L_00000158c3242ae0 .cmp/eq 12, v00000158c322b990_0, L_00000158c32609d0;
L_00000158c3242540 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260a18;
L_00000158c3242b80 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260a60;
L_00000158c32438a0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260aa8;
L_00000158c32427c0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260af0;
L_00000158c3243580 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260b38;
L_00000158c32425e0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260b80;
L_00000158c3242900 .reduce/nor L_00000158c3246b60;
L_00000158c3243da0 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260bc8;
L_00000158c3244200 .cmp/eq 12, v00000158c322b990_0, L_00000158c3260c10;
S_00000158c3211610 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000158c32112f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000158c322a390 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c322a3c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c322a400 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c322a438 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c322a470 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c322a4a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c322a4e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c322a518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c322a550 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c322a588 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c322a5c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c322a5f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c322a630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c322a668 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c322a6a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c322a6d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c322a710 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c322a748 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c322a780 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c322a7b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c322a7f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c322a828 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c322a860 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c322a898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c322a8d0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000158c321c880_0 .var "Immed", 31 0;
v00000158c321cd80_0 .net "Inst", 31 0, v00000158c3217380_0;  alias, 1 drivers
v00000158c321cf60_0 .net "opcode", 11 0, v00000158c322b990_0;  alias, 1 drivers
E_00000158c318ae20 .event anyedge, v00000158c3213770_0, v00000158c321cd80_0;
S_00000158c32104e0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000158c32112f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000158c321e040_0 .var "Read_data1", 31 0;
v00000158c321e5e0_0 .var "Read_data2", 31 0;
v00000158c321e400_0 .net "Read_reg1", 4 0, v00000158c322b5d0_0;  alias, 1 drivers
v00000158c321e2c0_0 .net "Read_reg2", 4 0, v00000158c322ba30_0;  alias, 1 drivers
v00000158c321e540_0 .net "Write_data", 31 0, L_00000158c32cb1c0;  alias, 1 drivers
v00000158c321e0e0_0 .net "Write_en", 0 0, v00000158c322fe50_0;  alias, 1 drivers
v00000158c321e360_0 .net "Write_reg", 4 0, v00000158c322ea50_0;  alias, 1 drivers
v00000158c321e4a0_0 .net "clk", 0 0, L_00000158c3181690;  alias, 1 drivers
v00000158c321e720_0 .var/i "i", 31 0;
v00000158c321e680 .array "reg_file", 0 31, 31 0;
v00000158c321e180_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
E_00000158c318aaa0 .event posedge, v00000158c3219cc0_0;
S_00000158c3210670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000158c32104e0;
 .timescale 0 0;
v00000158c321e220_0 .var/i "i", 31 0;
S_00000158c3210800 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000158c322a910 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c322a948 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c322a980 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c322a9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c322a9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c322aa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c322aa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c322aa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c322aad0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c322ab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c322ab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c322ab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c322abb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c322abe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c322ac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c322ac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c322ac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c322acc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c322ad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c322ad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c322ad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c322ada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c322ade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c322ae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c322ae50 .param/l "xori" 0 9 12, C4<001110000000>;
v00000158c3217380_0 .var "ID_INST", 31 0;
v00000158c3217b00_0 .var "ID_PC", 31 0;
v00000158c322b990_0 .var "ID_opcode", 11 0;
v00000158c322d330_0 .var "ID_rd_ind", 4 0;
v00000158c322b5d0_0 .var "ID_rs1_ind", 4 0;
v00000158c322ba30_0 .var "ID_rs2_ind", 4 0;
v00000158c322b670_0 .net "IF_FLUSH", 0 0, v00000158c321c9c0_0;  alias, 1 drivers
v00000158c322bad0_0 .net "IF_INST", 31 0, L_00000158c32468c0;  alias, 1 drivers
v00000158c322d0b0_0 .net "IF_PC", 31 0, v00000158c322c930_0;  alias, 1 drivers
v00000158c322bd50_0 .net "clk", 0 0, L_00000158c32465b0;  1 drivers
v00000158c322d510_0 .net "if_id_Write", 0 0, v00000158c321bde0_0;  alias, 1 drivers
v00000158c322d1f0_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
E_00000158c318aae0 .event posedge, v00000158c3202a90_0, v00000158c322bd50_0;
S_00000158c3210cb0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000158c322e910_0 .net "EX1_PFC", 31 0, L_00000158c3244980;  alias, 1 drivers
v00000158c322dab0_0 .net "EX2_PFC", 31 0, v00000158c3214b70_0;  alias, 1 drivers
v00000158c322f630_0 .net "ID_PFC", 31 0, L_00000158c32418c0;  alias, 1 drivers
v00000158c322f3b0_0 .net "PC_src", 2 0, L_00000158c3240420;  alias, 1 drivers
v00000158c322db50_0 .net "PC_write", 0 0, v00000158c321bf20_0;  alias, 1 drivers
L_00000158c3260088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000158c322f090_0 .net/2u *"_ivl_0", 31 0, L_00000158c3260088;  1 drivers
v00000158c322e410_0 .net "clk", 0 0, L_00000158c3181690;  alias, 1 drivers
v00000158c322fbd0_0 .net "inst", 31 0, L_00000158c32468c0;  alias, 1 drivers
v00000158c322f450_0 .net "inst_mem_in", 31 0, v00000158c322c930_0;  alias, 1 drivers
v00000158c322ddd0_0 .net "pc_reg_in", 31 0, L_00000158c3246230;  1 drivers
v00000158c322de70_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
L_00000158c323fca0 .arith/sum 32, v00000158c322c930_0, L_00000158c3260088;
S_00000158c3210e40 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000158c3210cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000158c32468c0 .functor BUFZ 32, L_00000158c3240920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000158c322b210_0 .net "Data_Out", 31 0, L_00000158c32468c0;  alias, 1 drivers
v00000158c322bb70 .array "InstMem", 0 1023, 31 0;
v00000158c322d3d0_0 .net *"_ivl_0", 31 0, L_00000158c3240920;  1 drivers
v00000158c322c7f0_0 .net *"_ivl_3", 9 0, L_00000158c32416e0;  1 drivers
v00000158c322bc10_0 .net *"_ivl_4", 11 0, L_00000158c3241960;  1 drivers
L_00000158c32601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000158c322c890_0 .net *"_ivl_7", 1 0, L_00000158c32601a8;  1 drivers
v00000158c322b710_0 .net "addr", 31 0, v00000158c322c930_0;  alias, 1 drivers
v00000158c322d650_0 .net "clk", 0 0, L_00000158c3181690;  alias, 1 drivers
v00000158c322b2b0_0 .var/i "i", 31 0;
L_00000158c3240920 .array/port v00000158c322bb70, L_00000158c3241960;
L_00000158c32416e0 .part v00000158c322c930_0, 0, 10;
L_00000158c3241960 .concat [ 10 2 0 0], L_00000158c32416e0, L_00000158c32601a8;
S_00000158c3211ac0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000158c3210cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000158c318b320 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000158c322cc50_0 .net "DataIn", 31 0, L_00000158c3246230;  alias, 1 drivers
v00000158c322c930_0 .var "DataOut", 31 0;
v00000158c322bcb0_0 .net "PC_Write", 0 0, v00000158c321bf20_0;  alias, 1 drivers
v00000158c322c6b0_0 .net "clk", 0 0, L_00000158c3181690;  alias, 1 drivers
v00000158c322bdf0_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
S_00000158c32117a0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000158c3210cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000158c318a9a0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000158c31825e0 .functor NOT 1, L_00000158c3240c40, C4<0>, C4<0>, C4<0>;
L_00000158c3182420 .functor NOT 1, L_00000158c3241780, C4<0>, C4<0>, C4<0>;
L_00000158c3182650 .functor AND 1, L_00000158c31825e0, L_00000158c3182420, C4<1>, C4<1>;
L_00000158c311ebf0 .functor NOT 1, L_00000158c32407e0, C4<0>, C4<0>, C4<0>;
L_00000158c311e1e0 .functor AND 1, L_00000158c3182650, L_00000158c311ebf0, C4<1>, C4<1>;
L_00000158c311e480 .functor AND 32, L_00000158c3241dc0, L_00000158c323fca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c311e800 .functor NOT 1, L_00000158c323fe80, C4<0>, C4<0>, C4<0>;
L_00000158c3245e40 .functor NOT 1, L_00000158c323ff20, C4<0>, C4<0>, C4<0>;
L_00000158c32461c0 .functor AND 1, L_00000158c311e800, L_00000158c3245e40, C4<1>, C4<1>;
L_00000158c32469a0 .functor AND 1, L_00000158c32461c0, L_00000158c3240740, C4<1>, C4<1>;
L_00000158c3245cf0 .functor AND 32, L_00000158c3241280, L_00000158c32418c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32455f0 .functor OR 32, L_00000158c311e480, L_00000158c3245cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000158c3246460 .functor NOT 1, L_00000158c32402e0, C4<0>, C4<0>, C4<0>;
L_00000158c3245a50 .functor AND 1, L_00000158c3246460, L_00000158c3240880, C4<1>, C4<1>;
L_00000158c3246e00 .functor NOT 1, L_00000158c3242360, C4<0>, C4<0>, C4<0>;
L_00000158c3245ac0 .functor AND 1, L_00000158c3245a50, L_00000158c3246e00, C4<1>, C4<1>;
L_00000158c3246cb0 .functor AND 32, L_00000158c323fd40, v00000158c322c930_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c3246a80 .functor OR 32, L_00000158c32455f0, L_00000158c3246cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000158c3246a10 .functor NOT 1, L_00000158c3242400, C4<0>, C4<0>, C4<0>;
L_00000158c3246d90 .functor AND 1, L_00000158c3246a10, L_00000158c3241640, C4<1>, C4<1>;
L_00000158c3245900 .functor AND 1, L_00000158c3246d90, L_00000158c3240a60, C4<1>, C4<1>;
L_00000158c32463f0 .functor AND 32, L_00000158c3241f00, L_00000158c3244980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c3246e70 .functor OR 32, L_00000158c3246a80, L_00000158c32463f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000158c3245eb0 .functor NOT 1, L_00000158c3240f60, C4<0>, C4<0>, C4<0>;
L_00000158c3246d20 .functor AND 1, L_00000158c32406a0, L_00000158c3245eb0, C4<1>, C4<1>;
L_00000158c3246f50 .functor NOT 1, L_00000158c32415a0, C4<0>, C4<0>, C4<0>;
L_00000158c3246000 .functor AND 1, L_00000158c3246d20, L_00000158c3246f50, C4<1>, C4<1>;
L_00000158c3245970 .functor AND 32, L_00000158c3240560, v00000158c3214b70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c3246230 .functor OR 32, L_00000158c3246e70, L_00000158c3245970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000158c322d470_0 .net *"_ivl_1", 0 0, L_00000158c3240c40;  1 drivers
v00000158c322c430_0 .net *"_ivl_11", 0 0, L_00000158c32407e0;  1 drivers
v00000158c322c610_0 .net *"_ivl_12", 0 0, L_00000158c311ebf0;  1 drivers
v00000158c322b490_0 .net *"_ivl_14", 0 0, L_00000158c311e1e0;  1 drivers
v00000158c322b0d0_0 .net *"_ivl_16", 31 0, L_00000158c3241dc0;  1 drivers
v00000158c322be90_0 .net *"_ivl_18", 31 0, L_00000158c311e480;  1 drivers
v00000158c322ccf0_0 .net *"_ivl_2", 0 0, L_00000158c31825e0;  1 drivers
v00000158c322ce30_0 .net *"_ivl_21", 0 0, L_00000158c323fe80;  1 drivers
v00000158c322bf30_0 .net *"_ivl_22", 0 0, L_00000158c311e800;  1 drivers
v00000158c322b170_0 .net *"_ivl_25", 0 0, L_00000158c323ff20;  1 drivers
v00000158c322ced0_0 .net *"_ivl_26", 0 0, L_00000158c3245e40;  1 drivers
v00000158c322bfd0_0 .net *"_ivl_28", 0 0, L_00000158c32461c0;  1 drivers
v00000158c322b7b0_0 .net *"_ivl_31", 0 0, L_00000158c3240740;  1 drivers
v00000158c322c9d0_0 .net *"_ivl_32", 0 0, L_00000158c32469a0;  1 drivers
v00000158c322c070_0 .net *"_ivl_34", 31 0, L_00000158c3241280;  1 drivers
v00000158c322c250_0 .net *"_ivl_36", 31 0, L_00000158c3245cf0;  1 drivers
v00000158c322cf70_0 .net *"_ivl_38", 31 0, L_00000158c32455f0;  1 drivers
v00000158c322b530_0 .net *"_ivl_41", 0 0, L_00000158c32402e0;  1 drivers
v00000158c322c570_0 .net *"_ivl_42", 0 0, L_00000158c3246460;  1 drivers
v00000158c322d290_0 .net *"_ivl_45", 0 0, L_00000158c3240880;  1 drivers
v00000158c322c390_0 .net *"_ivl_46", 0 0, L_00000158c3245a50;  1 drivers
v00000158c322c110_0 .net *"_ivl_49", 0 0, L_00000158c3242360;  1 drivers
v00000158c322c4d0_0 .net *"_ivl_5", 0 0, L_00000158c3241780;  1 drivers
v00000158c322c1b0_0 .net *"_ivl_50", 0 0, L_00000158c3246e00;  1 drivers
v00000158c322b350_0 .net *"_ivl_52", 0 0, L_00000158c3245ac0;  1 drivers
v00000158c322c750_0 .net *"_ivl_54", 31 0, L_00000158c323fd40;  1 drivers
v00000158c322b850_0 .net *"_ivl_56", 31 0, L_00000158c3246cb0;  1 drivers
v00000158c322d5b0_0 .net *"_ivl_58", 31 0, L_00000158c3246a80;  1 drivers
v00000158c322d010_0 .net *"_ivl_6", 0 0, L_00000158c3182420;  1 drivers
v00000158c322b030_0 .net *"_ivl_61", 0 0, L_00000158c3242400;  1 drivers
v00000158c322ca70_0 .net *"_ivl_62", 0 0, L_00000158c3246a10;  1 drivers
v00000158c322cb10_0 .net *"_ivl_65", 0 0, L_00000158c3241640;  1 drivers
v00000158c322cbb0_0 .net *"_ivl_66", 0 0, L_00000158c3246d90;  1 drivers
v00000158c322af90_0 .net *"_ivl_69", 0 0, L_00000158c3240a60;  1 drivers
v00000158c322b3f0_0 .net *"_ivl_70", 0 0, L_00000158c3245900;  1 drivers
v00000158c322b8f0_0 .net *"_ivl_72", 31 0, L_00000158c3241f00;  1 drivers
v00000158c322cd90_0 .net *"_ivl_74", 31 0, L_00000158c32463f0;  1 drivers
v00000158c322d150_0 .net *"_ivl_76", 31 0, L_00000158c3246e70;  1 drivers
v00000158c322aef0_0 .net *"_ivl_79", 0 0, L_00000158c32406a0;  1 drivers
v00000158c322e5f0_0 .net *"_ivl_8", 0 0, L_00000158c3182650;  1 drivers
v00000158c322dbf0_0 .net *"_ivl_81", 0 0, L_00000158c3240f60;  1 drivers
v00000158c322f270_0 .net *"_ivl_82", 0 0, L_00000158c3245eb0;  1 drivers
v00000158c322eaf0_0 .net *"_ivl_84", 0 0, L_00000158c3246d20;  1 drivers
v00000158c322ef50_0 .net *"_ivl_87", 0 0, L_00000158c32415a0;  1 drivers
v00000158c322eb90_0 .net *"_ivl_88", 0 0, L_00000158c3246f50;  1 drivers
v00000158c322d970_0 .net *"_ivl_90", 0 0, L_00000158c3246000;  1 drivers
v00000158c322fa90_0 .net *"_ivl_92", 31 0, L_00000158c3240560;  1 drivers
v00000158c322e550_0 .net *"_ivl_94", 31 0, L_00000158c3245970;  1 drivers
v00000158c322ec30_0 .net "ina", 31 0, L_00000158c323fca0;  1 drivers
v00000158c322f6d0_0 .net "inb", 31 0, L_00000158c32418c0;  alias, 1 drivers
v00000158c322f9f0_0 .net "inc", 31 0, v00000158c322c930_0;  alias, 1 drivers
v00000158c322f310_0 .net "ind", 31 0, L_00000158c3244980;  alias, 1 drivers
v00000158c322fc70_0 .net "ine", 31 0, v00000158c3214b70_0;  alias, 1 drivers
L_00000158c32600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c322dc90_0 .net "inf", 31 0, L_00000158c32600d0;  1 drivers
L_00000158c3260118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c322d8d0_0 .net "ing", 31 0, L_00000158c3260118;  1 drivers
L_00000158c3260160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000158c322e4b0_0 .net "inh", 31 0, L_00000158c3260160;  1 drivers
v00000158c322dd30_0 .net "out", 31 0, L_00000158c3246230;  alias, 1 drivers
v00000158c322da10_0 .net "sel", 2 0, L_00000158c3240420;  alias, 1 drivers
L_00000158c3240c40 .part L_00000158c3240420, 2, 1;
L_00000158c3241780 .part L_00000158c3240420, 1, 1;
L_00000158c32407e0 .part L_00000158c3240420, 0, 1;
LS_00000158c3241dc0_0_0 .concat [ 1 1 1 1], L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0;
LS_00000158c3241dc0_0_4 .concat [ 1 1 1 1], L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0;
LS_00000158c3241dc0_0_8 .concat [ 1 1 1 1], L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0;
LS_00000158c3241dc0_0_12 .concat [ 1 1 1 1], L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0;
LS_00000158c3241dc0_0_16 .concat [ 1 1 1 1], L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0;
LS_00000158c3241dc0_0_20 .concat [ 1 1 1 1], L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0;
LS_00000158c3241dc0_0_24 .concat [ 1 1 1 1], L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0;
LS_00000158c3241dc0_0_28 .concat [ 1 1 1 1], L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0, L_00000158c311e1e0;
LS_00000158c3241dc0_1_0 .concat [ 4 4 4 4], LS_00000158c3241dc0_0_0, LS_00000158c3241dc0_0_4, LS_00000158c3241dc0_0_8, LS_00000158c3241dc0_0_12;
LS_00000158c3241dc0_1_4 .concat [ 4 4 4 4], LS_00000158c3241dc0_0_16, LS_00000158c3241dc0_0_20, LS_00000158c3241dc0_0_24, LS_00000158c3241dc0_0_28;
L_00000158c3241dc0 .concat [ 16 16 0 0], LS_00000158c3241dc0_1_0, LS_00000158c3241dc0_1_4;
L_00000158c323fe80 .part L_00000158c3240420, 2, 1;
L_00000158c323ff20 .part L_00000158c3240420, 1, 1;
L_00000158c3240740 .part L_00000158c3240420, 0, 1;
LS_00000158c3241280_0_0 .concat [ 1 1 1 1], L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0;
LS_00000158c3241280_0_4 .concat [ 1 1 1 1], L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0;
LS_00000158c3241280_0_8 .concat [ 1 1 1 1], L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0;
LS_00000158c3241280_0_12 .concat [ 1 1 1 1], L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0;
LS_00000158c3241280_0_16 .concat [ 1 1 1 1], L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0;
LS_00000158c3241280_0_20 .concat [ 1 1 1 1], L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0;
LS_00000158c3241280_0_24 .concat [ 1 1 1 1], L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0;
LS_00000158c3241280_0_28 .concat [ 1 1 1 1], L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0, L_00000158c32469a0;
LS_00000158c3241280_1_0 .concat [ 4 4 4 4], LS_00000158c3241280_0_0, LS_00000158c3241280_0_4, LS_00000158c3241280_0_8, LS_00000158c3241280_0_12;
LS_00000158c3241280_1_4 .concat [ 4 4 4 4], LS_00000158c3241280_0_16, LS_00000158c3241280_0_20, LS_00000158c3241280_0_24, LS_00000158c3241280_0_28;
L_00000158c3241280 .concat [ 16 16 0 0], LS_00000158c3241280_1_0, LS_00000158c3241280_1_4;
L_00000158c32402e0 .part L_00000158c3240420, 2, 1;
L_00000158c3240880 .part L_00000158c3240420, 1, 1;
L_00000158c3242360 .part L_00000158c3240420, 0, 1;
LS_00000158c323fd40_0_0 .concat [ 1 1 1 1], L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0;
LS_00000158c323fd40_0_4 .concat [ 1 1 1 1], L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0;
LS_00000158c323fd40_0_8 .concat [ 1 1 1 1], L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0;
LS_00000158c323fd40_0_12 .concat [ 1 1 1 1], L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0;
LS_00000158c323fd40_0_16 .concat [ 1 1 1 1], L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0;
LS_00000158c323fd40_0_20 .concat [ 1 1 1 1], L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0;
LS_00000158c323fd40_0_24 .concat [ 1 1 1 1], L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0;
LS_00000158c323fd40_0_28 .concat [ 1 1 1 1], L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0, L_00000158c3245ac0;
LS_00000158c323fd40_1_0 .concat [ 4 4 4 4], LS_00000158c323fd40_0_0, LS_00000158c323fd40_0_4, LS_00000158c323fd40_0_8, LS_00000158c323fd40_0_12;
LS_00000158c323fd40_1_4 .concat [ 4 4 4 4], LS_00000158c323fd40_0_16, LS_00000158c323fd40_0_20, LS_00000158c323fd40_0_24, LS_00000158c323fd40_0_28;
L_00000158c323fd40 .concat [ 16 16 0 0], LS_00000158c323fd40_1_0, LS_00000158c323fd40_1_4;
L_00000158c3242400 .part L_00000158c3240420, 2, 1;
L_00000158c3241640 .part L_00000158c3240420, 1, 1;
L_00000158c3240a60 .part L_00000158c3240420, 0, 1;
LS_00000158c3241f00_0_0 .concat [ 1 1 1 1], L_00000158c3245900, L_00000158c3245900, L_00000158c3245900, L_00000158c3245900;
LS_00000158c3241f00_0_4 .concat [ 1 1 1 1], L_00000158c3245900, L_00000158c3245900, L_00000158c3245900, L_00000158c3245900;
LS_00000158c3241f00_0_8 .concat [ 1 1 1 1], L_00000158c3245900, L_00000158c3245900, L_00000158c3245900, L_00000158c3245900;
LS_00000158c3241f00_0_12 .concat [ 1 1 1 1], L_00000158c3245900, L_00000158c3245900, L_00000158c3245900, L_00000158c3245900;
LS_00000158c3241f00_0_16 .concat [ 1 1 1 1], L_00000158c3245900, L_00000158c3245900, L_00000158c3245900, L_00000158c3245900;
LS_00000158c3241f00_0_20 .concat [ 1 1 1 1], L_00000158c3245900, L_00000158c3245900, L_00000158c3245900, L_00000158c3245900;
LS_00000158c3241f00_0_24 .concat [ 1 1 1 1], L_00000158c3245900, L_00000158c3245900, L_00000158c3245900, L_00000158c3245900;
LS_00000158c3241f00_0_28 .concat [ 1 1 1 1], L_00000158c3245900, L_00000158c3245900, L_00000158c3245900, L_00000158c3245900;
LS_00000158c3241f00_1_0 .concat [ 4 4 4 4], LS_00000158c3241f00_0_0, LS_00000158c3241f00_0_4, LS_00000158c3241f00_0_8, LS_00000158c3241f00_0_12;
LS_00000158c3241f00_1_4 .concat [ 4 4 4 4], LS_00000158c3241f00_0_16, LS_00000158c3241f00_0_20, LS_00000158c3241f00_0_24, LS_00000158c3241f00_0_28;
L_00000158c3241f00 .concat [ 16 16 0 0], LS_00000158c3241f00_1_0, LS_00000158c3241f00_1_4;
L_00000158c32406a0 .part L_00000158c3240420, 2, 1;
L_00000158c3240f60 .part L_00000158c3240420, 1, 1;
L_00000158c32415a0 .part L_00000158c3240420, 0, 1;
LS_00000158c3240560_0_0 .concat [ 1 1 1 1], L_00000158c3246000, L_00000158c3246000, L_00000158c3246000, L_00000158c3246000;
LS_00000158c3240560_0_4 .concat [ 1 1 1 1], L_00000158c3246000, L_00000158c3246000, L_00000158c3246000, L_00000158c3246000;
LS_00000158c3240560_0_8 .concat [ 1 1 1 1], L_00000158c3246000, L_00000158c3246000, L_00000158c3246000, L_00000158c3246000;
LS_00000158c3240560_0_12 .concat [ 1 1 1 1], L_00000158c3246000, L_00000158c3246000, L_00000158c3246000, L_00000158c3246000;
LS_00000158c3240560_0_16 .concat [ 1 1 1 1], L_00000158c3246000, L_00000158c3246000, L_00000158c3246000, L_00000158c3246000;
LS_00000158c3240560_0_20 .concat [ 1 1 1 1], L_00000158c3246000, L_00000158c3246000, L_00000158c3246000, L_00000158c3246000;
LS_00000158c3240560_0_24 .concat [ 1 1 1 1], L_00000158c3246000, L_00000158c3246000, L_00000158c3246000, L_00000158c3246000;
LS_00000158c3240560_0_28 .concat [ 1 1 1 1], L_00000158c3246000, L_00000158c3246000, L_00000158c3246000, L_00000158c3246000;
LS_00000158c3240560_1_0 .concat [ 4 4 4 4], LS_00000158c3240560_0_0, LS_00000158c3240560_0_4, LS_00000158c3240560_0_8, LS_00000158c3240560_0_12;
LS_00000158c3240560_1_4 .concat [ 4 4 4 4], LS_00000158c3240560_0_16, LS_00000158c3240560_0_20, LS_00000158c3240560_0_24, LS_00000158c3240560_0_28;
L_00000158c3240560 .concat [ 16 16 0 0], LS_00000158c3240560_1_0, LS_00000158c3240560_1_4;
S_00000158c3210fd0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000158c322f590_0 .net "Write_Data", 31 0, v00000158c32038f0_0;  alias, 1 drivers
v00000158c322d830_0 .net "addr", 31 0, v00000158c3202e50_0;  alias, 1 drivers
v00000158c322df10_0 .net "clk", 0 0, L_00000158c3181690;  alias, 1 drivers
v00000158c322e050_0 .net "mem_out", 31 0, v00000158c322dfb0_0;  alias, 1 drivers
v00000158c322e2d0_0 .net "mem_read", 0 0, v00000158c3203530_0;  alias, 1 drivers
v00000158c322f810_0 .net "mem_write", 0 0, v00000158c3202d10_0;  alias, 1 drivers
S_00000158c3211930 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000158c3210fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000158c322fb30 .array "DataMem", 1023 0, 31 0;
v00000158c322e690_0 .net "Data_In", 31 0, v00000158c32038f0_0;  alias, 1 drivers
v00000158c322dfb0_0 .var "Data_Out", 31 0;
v00000158c322d790_0 .net "Write_en", 0 0, v00000158c3202d10_0;  alias, 1 drivers
v00000158c322f770_0 .net "addr", 31 0, v00000158c3202e50_0;  alias, 1 drivers
v00000158c322e7d0_0 .net "clk", 0 0, L_00000158c3181690;  alias, 1 drivers
v00000158c322f950_0 .var/i "i", 31 0;
S_00000158c3210990 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000158c323cec0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000158c323cef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000158c323cf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000158c323cf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000158c323cfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000158c323cfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000158c323d010 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000158c323d048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000158c323d080 .param/l "j" 0 9 19, C4<000010000000>;
P_00000158c323d0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000158c323d0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000158c323d128 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000158c323d160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000158c323d198 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000158c323d1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000158c323d208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000158c323d240 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000158c323d278 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000158c323d2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000158c323d2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000158c323d320 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000158c323d358 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000158c323d390 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000158c323d3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000158c323d400 .param/l "xori" 0 9 12, C4<001110000000>;
v00000158c322e730_0 .net "MEM_ALU_OUT", 31 0, v00000158c3202e50_0;  alias, 1 drivers
v00000158c322e870_0 .net "MEM_Data_mem_out", 31 0, v00000158c322dfb0_0;  alias, 1 drivers
v00000158c322ecd0_0 .net "MEM_memread", 0 0, v00000158c3203530_0;  alias, 1 drivers
v00000158c322e0f0_0 .net "MEM_opcode", 11 0, v00000158c32042f0_0;  alias, 1 drivers
v00000158c322fdb0_0 .net "MEM_rd_ind", 4 0, v00000158c3202db0_0;  alias, 1 drivers
v00000158c322fd10_0 .net "MEM_rd_indzero", 0 0, v00000158c32026d0_0;  alias, 1 drivers
v00000158c322e190_0 .net "MEM_regwrite", 0 0, v00000158c3203990_0;  alias, 1 drivers
v00000158c322e230_0 .var "WB_ALU_OUT", 31 0;
v00000158c322e370_0 .var "WB_Data_mem_out", 31 0;
v00000158c322e9b0_0 .var "WB_memread", 0 0;
v00000158c322ea50_0 .var "WB_rd_ind", 4 0;
v00000158c322ed70_0 .var "WB_rd_indzero", 0 0;
v00000158c322fe50_0 .var "WB_regwrite", 0 0;
v00000158c322ee10_0 .net "clk", 0 0, L_00000158c32b0290;  1 drivers
v00000158c322eeb0_0 .var "hlt", 0 0;
v00000158c322eff0_0 .net "rst", 0 0, v00000158c323f0c0_0;  alias, 1 drivers
E_00000158c318a9e0 .event posedge, v00000158c3202a90_0, v00000158c322ee10_0;
S_00000158c3210b20 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000158c2f69f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000158c32afff0 .functor AND 32, v00000158c322e370_0, L_00000158c32b4610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32b0060 .functor NOT 1, v00000158c322e9b0_0, C4<0>, C4<0>, C4<0>;
L_00000158c32b00d0 .functor AND 32, v00000158c322e230_0, L_00000158c32b3170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000158c32cb1c0 .functor OR 32, L_00000158c32afff0, L_00000158c32b00d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000158c322f130_0 .net "Write_Data_RegFile", 31 0, L_00000158c32cb1c0;  alias, 1 drivers
v00000158c322f1d0_0 .net *"_ivl_0", 31 0, L_00000158c32b4610;  1 drivers
v00000158c322f4f0_0 .net *"_ivl_2", 31 0, L_00000158c32afff0;  1 drivers
v00000158c322d6f0_0 .net *"_ivl_4", 0 0, L_00000158c32b0060;  1 drivers
v00000158c322f8b0_0 .net *"_ivl_6", 31 0, L_00000158c32b3170;  1 drivers
v00000158c32325b0_0 .net *"_ivl_8", 31 0, L_00000158c32b00d0;  1 drivers
v00000158c3231b10_0 .net "alu_out", 31 0, v00000158c322e230_0;  alias, 1 drivers
v00000158c3230210_0 .net "mem_out", 31 0, v00000158c322e370_0;  alias, 1 drivers
v00000158c3231110_0 .net "mem_read", 0 0, v00000158c322e9b0_0;  alias, 1 drivers
LS_00000158c32b4610_0_0 .concat [ 1 1 1 1], v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0;
LS_00000158c32b4610_0_4 .concat [ 1 1 1 1], v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0;
LS_00000158c32b4610_0_8 .concat [ 1 1 1 1], v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0;
LS_00000158c32b4610_0_12 .concat [ 1 1 1 1], v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0;
LS_00000158c32b4610_0_16 .concat [ 1 1 1 1], v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0;
LS_00000158c32b4610_0_20 .concat [ 1 1 1 1], v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0;
LS_00000158c32b4610_0_24 .concat [ 1 1 1 1], v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0;
LS_00000158c32b4610_0_28 .concat [ 1 1 1 1], v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0, v00000158c322e9b0_0;
LS_00000158c32b4610_1_0 .concat [ 4 4 4 4], LS_00000158c32b4610_0_0, LS_00000158c32b4610_0_4, LS_00000158c32b4610_0_8, LS_00000158c32b4610_0_12;
LS_00000158c32b4610_1_4 .concat [ 4 4 4 4], LS_00000158c32b4610_0_16, LS_00000158c32b4610_0_20, LS_00000158c32b4610_0_24, LS_00000158c32b4610_0_28;
L_00000158c32b4610 .concat [ 16 16 0 0], LS_00000158c32b4610_1_0, LS_00000158c32b4610_1_4;
LS_00000158c32b3170_0_0 .concat [ 1 1 1 1], L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060;
LS_00000158c32b3170_0_4 .concat [ 1 1 1 1], L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060;
LS_00000158c32b3170_0_8 .concat [ 1 1 1 1], L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060;
LS_00000158c32b3170_0_12 .concat [ 1 1 1 1], L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060;
LS_00000158c32b3170_0_16 .concat [ 1 1 1 1], L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060;
LS_00000158c32b3170_0_20 .concat [ 1 1 1 1], L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060;
LS_00000158c32b3170_0_24 .concat [ 1 1 1 1], L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060;
LS_00000158c32b3170_0_28 .concat [ 1 1 1 1], L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060, L_00000158c32b0060;
LS_00000158c32b3170_1_0 .concat [ 4 4 4 4], LS_00000158c32b3170_0_0, LS_00000158c32b3170_0_4, LS_00000158c32b3170_0_8, LS_00000158c32b3170_0_12;
LS_00000158c32b3170_1_4 .concat [ 4 4 4 4], LS_00000158c32b3170_0_16, LS_00000158c32b3170_0_20, LS_00000158c32b3170_0_24, LS_00000158c32b3170_0_28;
L_00000158c32b3170 .concat [ 16 16 0 0], LS_00000158c32b3170_1_0, LS_00000158c32b3170_1_4;
    .scope S_00000158c3211ac0;
T_0 ;
    %wait E_00000158c318aba0;
    %load/vec4 v00000158c322bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000158c322c930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000158c322bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000158c322cc50_0;
    %assign/vec4 v00000158c322c930_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000158c3210e40;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000158c322b2b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000158c322b2b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000158c322b2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %load/vec4 v00000158c322b2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000158c322b2b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322bb70, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000158c3210800;
T_2 ;
    %wait E_00000158c318aae0;
    %load/vec4 v00000158c322d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000158c3217b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3217380_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c322d330_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c322ba30_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c322b5d0_0, 0;
    %assign/vec4 v00000158c322b990_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000158c322d510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000158c322b670_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000158c3217b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3217380_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c322d330_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c322ba30_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c322b5d0_0, 0;
    %assign/vec4 v00000158c322b990_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000158c322d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000158c322bad0_0;
    %assign/vec4 v00000158c3217380_0, 0;
    %load/vec4 v00000158c322d0b0_0;
    %assign/vec4 v00000158c3217b00_0, 0;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000158c322ba30_0, 0;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000158c322b990_0, 4, 5;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000158c322b990_0, 4, 5;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000158c322bad0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000158c322b5d0_0, 0;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000158c322d330_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000158c322d330_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000158c322bad0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000158c322d330_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000158c32104e0;
T_3 ;
    %wait E_00000158c318aba0;
    %load/vec4 v00000158c321e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000158c321e720_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000158c321e720_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000158c321e720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c321e680, 0, 4;
    %load/vec4 v00000158c321e720_0;
    %addi 1, 0, 32;
    %store/vec4 v00000158c321e720_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000158c321e360_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000158c321e0e0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000158c321e540_0;
    %load/vec4 v00000158c321e360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c321e680, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c321e680, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000158c32104e0;
T_4 ;
    %wait E_00000158c318aaa0;
    %load/vec4 v00000158c321e360_0;
    %load/vec4 v00000158c321e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000158c321e360_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000158c321e0e0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000158c321e540_0;
    %assign/vec4 v00000158c321e040_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000158c321e400_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000158c321e680, 4;
    %assign/vec4 v00000158c321e040_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000158c32104e0;
T_5 ;
    %wait E_00000158c318aaa0;
    %load/vec4 v00000158c321e360_0;
    %load/vec4 v00000158c321e2c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000158c321e360_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000158c321e0e0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000158c321e540_0;
    %assign/vec4 v00000158c321e5e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000158c321e2c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000158c321e680, 4;
    %assign/vec4 v00000158c321e5e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000158c32104e0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000158c3210670;
    %jmp t_0;
    .scope S_00000158c3210670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000158c321e220_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000158c321e220_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000158c321e220_0;
    %ix/getv/s 4, v00000158c321e220_0;
    %load/vec4a v00000158c321e680, 4;
    %ix/getv/s 4, v00000158c321e220_0;
    %load/vec4a v00000158c321e680, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000158c321e220_0;
    %addi 1, 0, 32;
    %store/vec4 v00000158c321e220_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000158c32104e0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000158c3211610;
T_7 ;
    %wait E_00000158c318ae20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000158c321c880_0, 0, 32;
    %load/vec4 v00000158c321cf60_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000158c321cf60_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000158c321cd80_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000158c321c880_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000158c321cf60_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000158c321cf60_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000158c321cf60_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000158c321cd80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000158c321c880_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000158c321cd80_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000158c321cd80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000158c321c880_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000158c3210030;
T_8 ;
    %wait E_00000158c318aba0;
    %load/vec4 v00000158c321ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000158c32197c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000158c321a580_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000158c321a580_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000158c32197c0_0;
    %load/vec4 v00000158c321a4e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000158c32197c0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000158c32197c0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000158c32197c0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000158c32197c0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000158c32197c0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000158c32197c0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000158c3210030;
T_9 ;
    %wait E_00000158c318aba0;
    %load/vec4 v00000158c321ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321b3e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000158c321b340_0;
    %assign/vec4 v00000158c321b3e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000158c320fea0;
T_10 ;
    %wait E_00000158c318b4a0;
    %load/vec4 v00000158c321cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000158c321bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000158c321bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321c9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000158c321a1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000158c321a3a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000158c3219900_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000158c3219180_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000158c321a6c0_0;
    %load/vec4 v00000158c32199a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000158c321a940_0;
    %load/vec4 v00000158c32199a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000158c321a800_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000158c3219a40_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000158c321a6c0_0;
    %load/vec4 v00000158c3219220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000158c321a940_0;
    %load/vec4 v00000158c3219220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321c9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000158c321a1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321a3a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000158c321a440_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000158c321bde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000158c321c9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321a1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321a3a0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000158c321bf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000158c321bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321c9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321a1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c321a3a0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000158c3211160;
T_11 ;
    %wait E_00000158c318b560;
    %load/vec4 v00000158c32129b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000158c3213e50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3213270_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c32142b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3213630_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c32143f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3212230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3212a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3213810_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3212e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c32134f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3212870_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3211fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3212370_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3213ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3212190_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c32133b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c3212410_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c3213b30_0, 0;
    %assign/vec4 v00000158c32136d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000158c3212af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000158c3213770_0;
    %assign/vec4 v00000158c32136d0_0, 0;
    %load/vec4 v00000158c3212690_0;
    %assign/vec4 v00000158c3213b30_0, 0;
    %load/vec4 v00000158c3214490_0;
    %assign/vec4 v00000158c3212410_0, 0;
    %load/vec4 v00000158c3212f50_0;
    %assign/vec4 v00000158c32133b0_0, 0;
    %load/vec4 v00000158c3213f90_0;
    %assign/vec4 v00000158c3212190_0, 0;
    %load/vec4 v00000158c32127d0_0;
    %assign/vec4 v00000158c3213ef0_0, 0;
    %load/vec4 v00000158c3213bd0_0;
    %assign/vec4 v00000158c3212370_0, 0;
    %load/vec4 v00000158c3213a90_0;
    %assign/vec4 v00000158c3211fb0_0, 0;
    %load/vec4 v00000158c3214210_0;
    %assign/vec4 v00000158c3212870_0, 0;
    %load/vec4 v00000158c3214350_0;
    %assign/vec4 v00000158c32134f0_0, 0;
    %load/vec4 v00000158c3213950_0;
    %assign/vec4 v00000158c3212e10_0, 0;
    %load/vec4 v00000158c32138b0_0;
    %assign/vec4 v00000158c3213810_0, 0;
    %load/vec4 v00000158c32125f0_0;
    %assign/vec4 v00000158c3212a50_0, 0;
    %load/vec4 v00000158c3212910_0;
    %assign/vec4 v00000158c3212230_0, 0;
    %load/vec4 v00000158c3214170_0;
    %assign/vec4 v00000158c32143f0_0, 0;
    %load/vec4 v00000158c3213590_0;
    %assign/vec4 v00000158c3213630_0, 0;
    %load/vec4 v00000158c3213450_0;
    %assign/vec4 v00000158c32142b0_0, 0;
    %load/vec4 v00000158c32124b0_0;
    %assign/vec4 v00000158c3213270_0, 0;
    %load/vec4 v00000158c32139f0_0;
    %assign/vec4 v00000158c3213e50_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000158c3213e50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3213270_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c32142b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3213630_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c32143f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3212230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3212a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3213810_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3212e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c32134f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3212870_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3211fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3212370_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3213ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3212190_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c32133b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c3212410_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c3213b30_0, 0;
    %assign/vec4 v00000158c32136d0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000158c32101c0;
T_12 ;
    %wait E_00000158c318b260;
    %load/vec4 v00000158c3219c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000158c3215a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3214b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3215930_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3214ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3214a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215070_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c32157f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215430_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c32147b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3215bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3214c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c3215890_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c3214530_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c32145d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000158c32154d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3214e90_0, 0;
    %assign/vec4 v00000158c32148f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000158c32192c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000158c3212b90_0;
    %assign/vec4 v00000158c32148f0_0, 0;
    %load/vec4 v00000158c3213c70_0;
    %assign/vec4 v00000158c3214e90_0, 0;
    %load/vec4 v00000158c3214d50_0;
    %assign/vec4 v00000158c32154d0_0, 0;
    %load/vec4 v00000158c3215750_0;
    %assign/vec4 v00000158c32145d0_0, 0;
    %load/vec4 v00000158c32152f0_0;
    %assign/vec4 v00000158c3214530_0, 0;
    %load/vec4 v00000158c32156b0_0;
    %assign/vec4 v00000158c3215890_0, 0;
    %load/vec4 v00000158c3212c30_0;
    %assign/vec4 v00000158c3214c10_0, 0;
    %load/vec4 v00000158c3214f30_0;
    %assign/vec4 v00000158c3215bb0_0, 0;
    %load/vec4 v00000158c3215610_0;
    %assign/vec4 v00000158c32147b0_0, 0;
    %load/vec4 v00000158c3214710_0;
    %assign/vec4 v00000158c3215b10_0, 0;
    %load/vec4 v00000158c32151b0_0;
    %assign/vec4 v00000158c3215390_0, 0;
    %load/vec4 v00000158c3215570_0;
    %assign/vec4 v00000158c3215430_0, 0;
    %load/vec4 v00000158c3214df0_0;
    %assign/vec4 v00000158c32157f0_0, 0;
    %load/vec4 v00000158c3215110_0;
    %assign/vec4 v00000158c3215070_0, 0;
    %load/vec4 v00000158c3214990_0;
    %assign/vec4 v00000158c3214a30_0, 0;
    %load/vec4 v00000158c3214850_0;
    %assign/vec4 v00000158c3214fd0_0, 0;
    %load/vec4 v00000158c32159d0_0;
    %assign/vec4 v00000158c3215250_0, 0;
    %load/vec4 v00000158c3214cb0_0;
    %assign/vec4 v00000158c3214ad0_0, 0;
    %load/vec4 v00000158c3212d70_0;
    %assign/vec4 v00000158c3215930_0, 0;
    %load/vec4 v00000158c3212cd0_0;
    %assign/vec4 v00000158c3214b70_0, 0;
    %load/vec4 v00000158c3214670_0;
    %assign/vec4 v00000158c3215a70_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000158c3215a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3214b70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3215930_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3214ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215250_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3214fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3214a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215070_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c32157f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215430_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3215b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c32147b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3215bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3214c10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c3215890_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c3214530_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c32145d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000158c32154d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c3214e90_0, 0;
    %assign/vec4 v00000158c32148f0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000158c2fa0140;
T_13 ;
    %wait E_00000158c31898a0;
    %load/vec4 v00000158c3207c20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000158c32074a0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000158c2f59c30;
T_14 ;
    %wait E_00000158c318a620;
    %load/vec4 v00000158c3207360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000158c3206b40_0;
    %pad/u 33;
    %load/vec4 v00000158c3207400_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000158c3206f00_0, 0;
    %assign/vec4 v00000158c3206c80_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000158c3206b40_0;
    %pad/u 33;
    %load/vec4 v00000158c3207400_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000158c3206f00_0, 0;
    %assign/vec4 v00000158c3206c80_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000158c3206b40_0;
    %pad/u 33;
    %load/vec4 v00000158c3207400_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000158c3206f00_0, 0;
    %assign/vec4 v00000158c3206c80_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000158c3206b40_0;
    %pad/u 33;
    %load/vec4 v00000158c3207400_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000158c3206f00_0, 0;
    %assign/vec4 v00000158c3206c80_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000158c3206b40_0;
    %pad/u 33;
    %load/vec4 v00000158c3207400_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000158c3206f00_0, 0;
    %assign/vec4 v00000158c3206c80_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000158c3206b40_0;
    %pad/u 33;
    %load/vec4 v00000158c3207400_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000158c3206f00_0, 0;
    %assign/vec4 v00000158c3206c80_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000158c3207400_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000158c3206c80_0;
    %load/vec4 v00000158c3207400_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000158c3206b40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000158c3207400_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000158c3207400_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000158c3206c80_0, 0;
    %load/vec4 v00000158c3206b40_0;
    %ix/getv 4, v00000158c3207400_0;
    %shiftl 4;
    %assign/vec4 v00000158c3206f00_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000158c3207400_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000158c3206c80_0;
    %load/vec4 v00000158c3207400_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000158c3206b40_0;
    %load/vec4 v00000158c3207400_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000158c3207400_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000158c3206c80_0, 0;
    %load/vec4 v00000158c3206b40_0;
    %ix/getv 4, v00000158c3207400_0;
    %shiftr 4;
    %assign/vec4 v00000158c3206f00_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c3206c80_0, 0;
    %load/vec4 v00000158c3206b40_0;
    %load/vec4 v00000158c3207400_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000158c3206f00_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000158c3206c80_0, 0;
    %load/vec4 v00000158c3207400_0;
    %load/vec4 v00000158c3206b40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000158c3206f00_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000158c2f361c0;
T_15 ;
    %wait E_00000158c3189aa0;
    %load/vec4 v00000158c3202a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000158c32026d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3203990_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3202d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c3203530_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000158c32042f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c3202db0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c32038f0_0, 0;
    %assign/vec4 v00000158c3202e50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000158c3124810_0;
    %assign/vec4 v00000158c3202e50_0, 0;
    %load/vec4 v00000158c3204250_0;
    %assign/vec4 v00000158c32038f0_0, 0;
    %load/vec4 v00000158c32041b0_0;
    %assign/vec4 v00000158c3202db0_0, 0;
    %load/vec4 v00000158c3110fc0_0;
    %assign/vec4 v00000158c32042f0_0, 0;
    %load/vec4 v00000158c31243b0_0;
    %assign/vec4 v00000158c3203530_0, 0;
    %load/vec4 v00000158c3110480_0;
    %assign/vec4 v00000158c3202d10_0, 0;
    %load/vec4 v00000158c32037b0_0;
    %assign/vec4 v00000158c3203990_0, 0;
    %load/vec4 v00000158c3203ad0_0;
    %assign/vec4 v00000158c32026d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000158c3211930;
T_16 ;
    %wait E_00000158c318aaa0;
    %load/vec4 v00000158c322d790_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000158c322e690_0;
    %load/vec4 v00000158c322f770_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000158c3211930;
T_17 ;
    %wait E_00000158c318aaa0;
    %load/vec4 v00000158c322f770_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000158c322fb30, 4;
    %assign/vec4 v00000158c322dfb0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000158c3211930;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000158c322f950_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000158c322f950_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000158c322f950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %load/vec4 v00000158c322f950_0;
    %addi 1, 0, 32;
    %store/vec4 v00000158c322f950_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000158c322fb30, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000158c3211930;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000158c322f950_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000158c322f950_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000158c322f950_0;
    %load/vec4a v00000158c322fb30, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000158c322f950_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000158c322f950_0;
    %addi 1, 0, 32;
    %store/vec4 v00000158c322f950_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000158c3210990;
T_20 ;
    %wait E_00000158c318a9e0;
    %load/vec4 v00000158c322eff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000158c322ed70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c322eeb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c322fe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000158c322e9b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000158c322ea50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000158c322e370_0, 0;
    %assign/vec4 v00000158c322e230_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000158c322e730_0;
    %assign/vec4 v00000158c322e230_0, 0;
    %load/vec4 v00000158c322e870_0;
    %assign/vec4 v00000158c322e370_0, 0;
    %load/vec4 v00000158c322ecd0_0;
    %assign/vec4 v00000158c322e9b0_0, 0;
    %load/vec4 v00000158c322fdb0_0;
    %assign/vec4 v00000158c322ea50_0, 0;
    %load/vec4 v00000158c322e190_0;
    %assign/vec4 v00000158c322fe50_0, 0;
    %load/vec4 v00000158c322fd10_0;
    %assign/vec4 v00000158c322ed70_0, 0;
    %load/vec4 v00000158c322e0f0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000158c322eeb0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000158c2f69f50;
T_21 ;
    %wait E_00000158c318a2a0;
    %load/vec4 v00000158c323e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000158c323e940_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000158c323e940_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000158c323e940_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000158c31aca90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000158c323eee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000158c323f0c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000158c31aca90;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000158c323eee0_0;
    %inv;
    %assign/vec4 v00000158c323eee0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000158c31aca90;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000158c323f0c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000158c323f0c0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000158c323d720_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
