
f303_rtos_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094a0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000059c  08009640  08009640  00019640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009bdc  08009bdc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08009bdc  08009bdc  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009bdc  08009bdc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bdc  08009bdc  00019bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009be0  08009be0  00019be0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009be4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000032ec  200001e0  08009dc4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200034cc  08009dc4  000234cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d61a  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000366b  00000000  00000000  0003d82a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001428  00000000  00000000  00040e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012f0  00000000  00000000  000422c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004979  00000000  00000000  000435b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018570  00000000  00000000  00047f29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d54ae  00000000  00000000  00060499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00135947  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065fc  00000000  00000000  0013599c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009628 	.word	0x08009628

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08009628 	.word	0x08009628

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <myprintf>:

	int len = strlen(buffer);
	HAL_UART_Transmit(&huart3, (uint8_t*) buffer, len, -1);
}
*/
void myprintf(char* buffer) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) buffer, 100, 100);
 8000bc0:	2364      	movs	r3, #100	; 0x64
 8000bc2:	2264      	movs	r2, #100	; 0x64
 8000bc4:	6879      	ldr	r1, [r7, #4]
 8000bc6:	4803      	ldr	r0, [pc, #12]	; (8000bd4 <myprintf+0x1c>)
 8000bc8:	f002 fd08 	bl	80035dc <HAL_UART_Transmit>
}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	200022e4 	.word	0x200022e4

08000bd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bdc:	f000 fb9c 	bl	8001318 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be0:	f000 f834 	bl	8000c4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be4:	f000 f8b4 	bl	8000d50 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000be8:	f000 f882 	bl	8000cf0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bec:	f003 f910 	bl	8003e10 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of fakeEjection */
  fakeEjectionHandle = osThreadNew(StartFakeEjection, NULL, &fakeEjection_attributes);
 8000bf0:	4a0d      	ldr	r2, [pc, #52]	; (8000c28 <main+0x50>)
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	480d      	ldr	r0, [pc, #52]	; (8000c2c <main+0x54>)
 8000bf6:	f003 f973 	bl	8003ee0 <osThreadNew>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	4a0c      	ldr	r2, [pc, #48]	; (8000c30 <main+0x58>)
 8000bfe:	6013      	str	r3, [r2, #0]

  /* creation of fakeSensors */
  fakeSensorsHandle = osThreadNew(StartFakeSensors, NULL, &fakeSensors_attributes);
 8000c00:	4a0c      	ldr	r2, [pc, #48]	; (8000c34 <main+0x5c>)
 8000c02:	2100      	movs	r1, #0
 8000c04:	480c      	ldr	r0, [pc, #48]	; (8000c38 <main+0x60>)
 8000c06:	f003 f96b 	bl	8003ee0 <osThreadNew>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	4a0b      	ldr	r2, [pc, #44]	; (8000c3c <main+0x64>)
 8000c0e:	6013      	str	r3, [r2, #0]

  /* creation of fakeTelemetry */
  fakeTelemetryHandle = osThreadNew(StartFakeTelemetry, NULL, &fakeTelemetry_attributes);
 8000c10:	4a0b      	ldr	r2, [pc, #44]	; (8000c40 <main+0x68>)
 8000c12:	2100      	movs	r1, #0
 8000c14:	480b      	ldr	r0, [pc, #44]	; (8000c44 <main+0x6c>)
 8000c16:	f003 f963 	bl	8003ee0 <osThreadNew>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	4a0a      	ldr	r2, [pc, #40]	; (8000c48 <main+0x70>)
 8000c1e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c20:	f003 f92a 	bl	8003e78 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c24:	e7fe      	b.n	8000c24 <main+0x4c>
 8000c26:	bf00      	nop
 8000c28:	08009754 	.word	0x08009754
 8000c2c:	08000d81 	.word	0x08000d81
 8000c30:	20002b38 	.word	0x20002b38
 8000c34:	08009778 	.word	0x08009778
 8000c38:	08000dc5 	.word	0x08000dc5
 8000c3c:	200033c8 	.word	0x200033c8
 8000c40:	0800979c 	.word	0x0800979c
 8000c44:	08000eb9 	.word	0x08000eb9
 8000c48:	20002b3c 	.word	0x20002b3c

08000c4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b0a6      	sub	sp, #152	; 0x98
 8000c50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c52:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c56:	2228      	movs	r2, #40	; 0x28
 8000c58:	2100      	movs	r1, #0
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f005 fe5e 	bl	800691c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c60:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	2258      	movs	r2, #88	; 0x58
 8000c74:	2100      	movs	r1, #0
 8000c76:	4618      	mov	r0, r3
 8000c78:	f005 fe50 	bl	800691c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c80:	2301      	movs	r3, #1
 8000c82:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c84:	2310      	movs	r3, #16
 8000c86:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c90:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c94:	4618      	mov	r0, r3
 8000c96:	f000 fde1 	bl	800185c <HAL_RCC_OscConfig>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ca0:	f000 f950 	bl	8000f44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca4:	230f      	movs	r3, #15
 8000ca6:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cac:	2300      	movs	r3, #0
 8000cae:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000cb8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f001 fce2 	bl	8002688 <HAL_RCC_ClockConfig>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000cca:	f000 f93b 	bl	8000f44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000cce:	2304      	movs	r3, #4
 8000cd0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f001 ff3d 	bl	8002b58 <HAL_RCCEx_PeriphCLKConfig>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ce4:	f000 f92e 	bl	8000f44 <Error_Handler>
  }
}
 8000ce8:	bf00      	nop
 8000cea:	3798      	adds	r7, #152	; 0x98
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cf4:	4b14      	ldr	r3, [pc, #80]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000cf6:	4a15      	ldr	r2, [pc, #84]	; (8000d4c <MX_USART3_UART_Init+0x5c>)
 8000cf8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8000cfa:	4b13      	ldr	r3, [pc, #76]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000cfc:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000d00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d02:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d08:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d14:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000d16:	220c      	movs	r2, #12
 8000d18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d20:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d26:	4b08      	ldr	r3, [pc, #32]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d2c:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d32:	4805      	ldr	r0, [pc, #20]	; (8000d48 <MX_USART3_UART_Init+0x58>)
 8000d34:	f002 fc04 	bl	8003540 <HAL_UART_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000d3e:	f000 f901 	bl	8000f44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	200022e4 	.word	0x200022e4
 8000d4c:	40004800 	.word	0x40004800

08000d50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d56:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <MX_GPIO_Init+0x2c>)
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	4a08      	ldr	r2, [pc, #32]	; (8000d7c <MX_GPIO_Init+0x2c>)
 8000d5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d60:	6153      	str	r3, [r2, #20]
 8000d62:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <MX_GPIO_Init+0x2c>)
 8000d64:	695b      	ldr	r3, [r3, #20]
 8000d66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]

}
 8000d6e:	bf00      	nop
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	40021000 	.word	0x40021000

08000d80 <StartFakeEjection>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartFakeEjection */
void StartFakeEjection(void *argument)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	char* buffer = (char*)malloc(100);
 8000d88:	2064      	movs	r0, #100	; 0x64
 8000d8a:	f005 fdb1 	bl	80068f0 <malloc>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	60fb      	str	r3, [r7, #12]
	memset(buffer, 0, 100);
 8000d92:	2264      	movs	r2, #100	; 0x64
 8000d94:	2100      	movs	r1, #0
 8000d96:	68f8      	ldr	r0, [r7, #12]
 8000d98:	f005 fdc0 	bl	800691c <memset>
  for(;;)
  {
	  if(numberOfFriends == 5)
 8000d9c:	4b07      	ldr	r3, [pc, #28]	; (8000dbc <StartFakeEjection+0x3c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b05      	cmp	r3, #5
 8000da2:	d106      	bne.n	8000db2 <StartFakeEjection+0x32>
	  {
		  sprintf(buffer, "EJECT or smthg\r\n");
 8000da4:	4906      	ldr	r1, [pc, #24]	; (8000dc0 <StartFakeEjection+0x40>)
 8000da6:	68f8      	ldr	r0, [r7, #12]
 8000da8:	f006 fae4 	bl	8007374 <siprintf>
		  myprintf(buffer);
 8000dac:	68f8      	ldr	r0, [r7, #12]
 8000dae:	f7ff ff03 	bl	8000bb8 <myprintf>
	  }
    osDelay(1000);
 8000db2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000db6:	f003 f93d 	bl	8004034 <osDelay>
	  if(numberOfFriends == 5)
 8000dba:	e7ef      	b.n	8000d9c <StartFakeEjection+0x1c>
 8000dbc:	200001fc 	.word	0x200001fc
 8000dc0:	0800966c 	.word	0x0800966c

08000dc4 <StartFakeSensors>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFakeSensors */
void StartFakeSensors(void *argument)
{
 8000dc4:	b5b0      	push	{r4, r5, r7, lr}
 8000dc6:	b098      	sub	sp, #96	; 0x60
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFakeSensors */
	float accels[10] = {0.0, 0.23, 120.0, 420.0, 69.42, 10.3, 20.5, 12.12, 42.42, 0.0};
 8000dcc:	4b33      	ldr	r3, [pc, #204]	; (8000e9c <StartFakeSensors+0xd8>)
 8000dce:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8000dd2:	461d      	mov	r5, r3
 8000dd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ddc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000de0:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t friends[10] = {0, 1, 2, 3, 4, 5, 4, 3, 2, 1};
 8000de4:	4b2e      	ldr	r3, [pc, #184]	; (8000ea0 <StartFakeSensors+0xdc>)
 8000de6:	f107 0408 	add.w	r4, r7, #8
 8000dea:	461d      	mov	r5, r3
 8000dec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000df0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000df2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000df4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000df8:	e884 0003 	stmia.w	r4, {r0, r1}
  /* Infinite loop */
	uint32_t i = 0;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	65fb      	str	r3, [r7, #92]	; 0x5c
	char* buffer = (char*)malloc(100);
 8000e00:	2064      	movs	r0, #100	; 0x64
 8000e02:	f005 fd75 	bl	80068f0 <malloc>
 8000e06:	4603      	mov	r3, r0
 8000e08:	65bb      	str	r3, [r7, #88]	; 0x58
	memset(buffer, 0, 100);
 8000e0a:	2264      	movs	r2, #100	; 0x64
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000e10:	f005 fd84 	bl	800691c <memset>
  for(;;)
  {
	  acceleration = accels[i%10];
 8000e14:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000e16:	4b23      	ldr	r3, [pc, #140]	; (8000ea4 <StartFakeSensors+0xe0>)
 8000e18:	fba3 2301 	umull	r2, r3, r3, r1
 8000e1c:	08da      	lsrs	r2, r3, #3
 8000e1e:	4613      	mov	r3, r2
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	4413      	add	r3, r2
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	1aca      	subs	r2, r1, r3
 8000e28:	0093      	lsls	r3, r2, #2
 8000e2a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8000e2e:	4413      	add	r3, r2
 8000e30:	3b30      	subs	r3, #48	; 0x30
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a1c      	ldr	r2, [pc, #112]	; (8000ea8 <StartFakeSensors+0xe4>)
 8000e36:	6013      	str	r3, [r2, #0]
	  numberOfFriends = friends[i%10];
 8000e38:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000e3a:	4b1a      	ldr	r3, [pc, #104]	; (8000ea4 <StartFakeSensors+0xe0>)
 8000e3c:	fba3 2301 	umull	r2, r3, r3, r1
 8000e40:	08da      	lsrs	r2, r3, #3
 8000e42:	4613      	mov	r3, r2
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	1aca      	subs	r2, r1, r3
 8000e4c:	0093      	lsls	r3, r2, #2
 8000e4e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8000e52:	4413      	add	r3, r2
 8000e54:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8000e58:	4a14      	ldr	r2, [pc, #80]	; (8000eac <StartFakeSensors+0xe8>)
 8000e5a:	6013      	str	r3, [r2, #0]
	  sprintf(buffer, "IN Acceleration: %f\r\n", acceleration);
 8000e5c:	4b12      	ldr	r3, [pc, #72]	; (8000ea8 <StartFakeSensors+0xe4>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff fb79 	bl	8000558 <__aeabi_f2d>
 8000e66:	4602      	mov	r2, r0
 8000e68:	460b      	mov	r3, r1
 8000e6a:	4911      	ldr	r1, [pc, #68]	; (8000eb0 <StartFakeSensors+0xec>)
 8000e6c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000e6e:	f006 fa81 	bl	8007374 <siprintf>
	  myprintf(buffer);
 8000e72:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000e74:	f7ff fea0 	bl	8000bb8 <myprintf>
	  sprintf(buffer, "IN Number of friends: %lu\r\n", numberOfFriends);
 8000e78:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <StartFakeSensors+0xe8>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	490d      	ldr	r1, [pc, #52]	; (8000eb4 <StartFakeSensors+0xf0>)
 8000e80:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000e82:	f006 fa77 	bl	8007374 <siprintf>
	  myprintf(buffer);
 8000e86:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000e88:	f7ff fe96 	bl	8000bb8 <myprintf>
	  ++i;
 8000e8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e8e:	3301      	adds	r3, #1
 8000e90:	65fb      	str	r3, [r7, #92]	; 0x5c
    osDelay(2000);
 8000e92:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e96:	f003 f8cd 	bl	8004034 <osDelay>
	  acceleration = accels[i%10];
 8000e9a:	e7bb      	b.n	8000e14 <StartFakeSensors+0x50>
 8000e9c:	080096b4 	.word	0x080096b4
 8000ea0:	080096dc 	.word	0x080096dc
 8000ea4:	cccccccd 	.word	0xcccccccd
 8000ea8:	20003428 	.word	0x20003428
 8000eac:	200001fc 	.word	0x200001fc
 8000eb0:	08009680 	.word	0x08009680
 8000eb4:	08009698 	.word	0x08009698

08000eb8 <StartFakeTelemetry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFakeTelemetry */
void StartFakeTelemetry(void *argument)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFakeTelemetry */
  /* Infinite loop */
	char* buffer1 = (char*)malloc(100);
 8000ec0:	2064      	movs	r0, #100	; 0x64
 8000ec2:	f005 fd15 	bl	80068f0 <malloc>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	60fb      	str	r3, [r7, #12]
	memset(buffer1, 0, 100);
 8000eca:	2264      	movs	r2, #100	; 0x64
 8000ecc:	2100      	movs	r1, #0
 8000ece:	68f8      	ldr	r0, [r7, #12]
 8000ed0:	f005 fd24 	bl	800691c <memset>
  for(;;)
  {
	  sprintf(buffer1, "OUT Acceleration: %f\r\n", acceleration);
 8000ed4:	4b0e      	ldr	r3, [pc, #56]	; (8000f10 <StartFakeTelemetry+0x58>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff fb3d 	bl	8000558 <__aeabi_f2d>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	490c      	ldr	r1, [pc, #48]	; (8000f14 <StartFakeTelemetry+0x5c>)
 8000ee4:	68f8      	ldr	r0, [r7, #12]
 8000ee6:	f006 fa45 	bl	8007374 <siprintf>
	  myprintf(buffer1);
 8000eea:	68f8      	ldr	r0, [r7, #12]
 8000eec:	f7ff fe64 	bl	8000bb8 <myprintf>
	  sprintf(buffer1, "OUT Number of friends: %li\r\n", numberOfFriends);
 8000ef0:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <StartFakeTelemetry+0x60>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4909      	ldr	r1, [pc, #36]	; (8000f1c <StartFakeTelemetry+0x64>)
 8000ef8:	68f8      	ldr	r0, [r7, #12]
 8000efa:	f006 fa3b 	bl	8007374 <siprintf>
	  myprintf(buffer1);
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f7ff fe5a 	bl	8000bb8 <myprintf>
    osDelay(5000);
 8000f04:	f241 3088 	movw	r0, #5000	; 0x1388
 8000f08:	f003 f894 	bl	8004034 <osDelay>
	  sprintf(buffer1, "OUT Acceleration: %f\r\n", acceleration);
 8000f0c:	e7e2      	b.n	8000ed4 <StartFakeTelemetry+0x1c>
 8000f0e:	bf00      	nop
 8000f10:	20003428 	.word	0x20003428
 8000f14:	08009704 	.word	0x08009704
 8000f18:	200001fc 	.word	0x200001fc
 8000f1c:	0800971c 	.word	0x0800971c

08000f20 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d101      	bne.n	8000f36 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f32:	f000 fa07 	bl	8001344 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40001000 	.word	0x40001000

08000f44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f48:	b672      	cpsid	i
}
 8000f4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f4c:	e7fe      	b.n	8000f4c <Error_Handler+0x8>
	...

08000f50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f56:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <HAL_MspInit+0x4c>)
 8000f58:	699b      	ldr	r3, [r3, #24]
 8000f5a:	4a10      	ldr	r2, [pc, #64]	; (8000f9c <HAL_MspInit+0x4c>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6193      	str	r3, [r2, #24]
 8000f62:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <HAL_MspInit+0x4c>)
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	607b      	str	r3, [r7, #4]
 8000f6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <HAL_MspInit+0x4c>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	4a0a      	ldr	r2, [pc, #40]	; (8000f9c <HAL_MspInit+0x4c>)
 8000f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f78:	61d3      	str	r3, [r2, #28]
 8000f7a:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <HAL_MspInit+0x4c>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f82:	603b      	str	r3, [r7, #0]
 8000f84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	210f      	movs	r1, #15
 8000f8a:	f06f 0001 	mvn.w	r0, #1
 8000f8e:	f000 fab1 	bl	80014f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40021000 	.word	0x40021000

08000fa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08a      	sub	sp, #40	; 0x28
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a17      	ldr	r2, [pc, #92]	; (800101c <HAL_UART_MspInit+0x7c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d128      	bne.n	8001014 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000fc2:	4b17      	ldr	r3, [pc, #92]	; (8001020 <HAL_UART_MspInit+0x80>)
 8000fc4:	69db      	ldr	r3, [r3, #28]
 8000fc6:	4a16      	ldr	r2, [pc, #88]	; (8001020 <HAL_UART_MspInit+0x80>)
 8000fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fcc:	61d3      	str	r3, [r2, #28]
 8000fce:	4b14      	ldr	r3, [pc, #80]	; (8001020 <HAL_UART_MspInit+0x80>)
 8000fd0:	69db      	ldr	r3, [r3, #28]
 8000fd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fd6:	613b      	str	r3, [r7, #16]
 8000fd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fda:	4b11      	ldr	r3, [pc, #68]	; (8001020 <HAL_UART_MspInit+0x80>)
 8000fdc:	695b      	ldr	r3, [r3, #20]
 8000fde:	4a10      	ldr	r2, [pc, #64]	; (8001020 <HAL_UART_MspInit+0x80>)
 8000fe0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fe4:	6153      	str	r3, [r2, #20]
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	; (8001020 <HAL_UART_MspInit+0x80>)
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ff2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ff6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001000:	2303      	movs	r3, #3
 8001002:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001004:	2307      	movs	r3, #7
 8001006:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	4619      	mov	r1, r3
 800100e:	4805      	ldr	r0, [pc, #20]	; (8001024 <HAL_UART_MspInit+0x84>)
 8001010:	f000 fa9a 	bl	8001548 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001014:	bf00      	nop
 8001016:	3728      	adds	r7, #40	; 0x28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40004800 	.word	0x40004800
 8001020:	40021000 	.word	0x40021000
 8001024:	48000400 	.word	0x48000400

08001028 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08c      	sub	sp, #48	; 0x30
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001038:	2200      	movs	r2, #0
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	2036      	movs	r0, #54	; 0x36
 800103e:	f000 fa59 	bl	80014f4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001042:	2036      	movs	r0, #54	; 0x36
 8001044:	f000 fa72 	bl	800152c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001048:	4b1e      	ldr	r3, [pc, #120]	; (80010c4 <HAL_InitTick+0x9c>)
 800104a:	69db      	ldr	r3, [r3, #28]
 800104c:	4a1d      	ldr	r2, [pc, #116]	; (80010c4 <HAL_InitTick+0x9c>)
 800104e:	f043 0310 	orr.w	r3, r3, #16
 8001052:	61d3      	str	r3, [r2, #28]
 8001054:	4b1b      	ldr	r3, [pc, #108]	; (80010c4 <HAL_InitTick+0x9c>)
 8001056:	69db      	ldr	r3, [r3, #28]
 8001058:	f003 0310 	and.w	r3, r3, #16
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001060:	f107 0210 	add.w	r2, r7, #16
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	4611      	mov	r1, r2
 800106a:	4618      	mov	r0, r3
 800106c:	f001 fd42 	bl	8002af4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001070:	f001 fcfc 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 8001074:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001078:	4a13      	ldr	r2, [pc, #76]	; (80010c8 <HAL_InitTick+0xa0>)
 800107a:	fba2 2303 	umull	r2, r3, r2, r3
 800107e:	0c9b      	lsrs	r3, r3, #18
 8001080:	3b01      	subs	r3, #1
 8001082:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001084:	4b11      	ldr	r3, [pc, #68]	; (80010cc <HAL_InitTick+0xa4>)
 8001086:	4a12      	ldr	r2, [pc, #72]	; (80010d0 <HAL_InitTick+0xa8>)
 8001088:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800108a:	4b10      	ldr	r3, [pc, #64]	; (80010cc <HAL_InitTick+0xa4>)
 800108c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001090:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001092:	4a0e      	ldr	r2, [pc, #56]	; (80010cc <HAL_InitTick+0xa4>)
 8001094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001096:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001098:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <HAL_InitTick+0xa4>)
 800109a:	2200      	movs	r2, #0
 800109c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109e:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <HAL_InitTick+0xa4>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80010a4:	4809      	ldr	r0, [pc, #36]	; (80010cc <HAL_InitTick+0xa4>)
 80010a6:	f001 ff75 	bl	8002f94 <HAL_TIM_Base_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d104      	bne.n	80010ba <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80010b0:	4806      	ldr	r0, [pc, #24]	; (80010cc <HAL_InitTick+0xa4>)
 80010b2:	f001 ffd1 	bl	8003058 <HAL_TIM_Base_Start_IT>
 80010b6:	4603      	mov	r3, r0
 80010b8:	e000      	b.n	80010bc <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3730      	adds	r7, #48	; 0x30
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40021000 	.word	0x40021000
 80010c8:	431bde83 	.word	0x431bde83
 80010cc:	2000342c 	.word	0x2000342c
 80010d0:	40001000 	.word	0x40001000

080010d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010d8:	e7fe      	b.n	80010d8 <NMI_Handler+0x4>

080010da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010de:	e7fe      	b.n	80010de <HardFault_Handler+0x4>

080010e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e4:	e7fe      	b.n	80010e4 <MemManage_Handler+0x4>

080010e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010e6:	b480      	push	{r7}
 80010e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ea:	e7fe      	b.n	80010ea <BusFault_Handler+0x4>

080010ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f0:	e7fe      	b.n	80010f0 <UsageFault_Handler+0x4>

080010f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010f2:	b480      	push	{r7}
 80010f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001104:	4802      	ldr	r0, [pc, #8]	; (8001110 <TIM6_DAC_IRQHandler+0x10>)
 8001106:	f002 f817 	bl	8003138 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	2000342c 	.word	0x2000342c

08001114 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
	return 1;
 8001118:	2301      	movs	r3, #1
}
 800111a:	4618      	mov	r0, r3
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <_kill>:

int _kill(int pid, int sig)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800112e:	f005 fbb5 	bl	800689c <__errno>
 8001132:	4603      	mov	r3, r0
 8001134:	2216      	movs	r2, #22
 8001136:	601a      	str	r2, [r3, #0]
	return -1;
 8001138:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <_exit>:

void _exit (int status)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800114c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ffe7 	bl	8001124 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001156:	e7fe      	b.n	8001156 <_exit+0x12>

08001158 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	e00a      	b.n	8001180 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800116a:	f3af 8000 	nop.w
 800116e:	4601      	mov	r1, r0
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	1c5a      	adds	r2, r3, #1
 8001174:	60ba      	str	r2, [r7, #8]
 8001176:	b2ca      	uxtb	r2, r1
 8001178:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	3301      	adds	r3, #1
 800117e:	617b      	str	r3, [r7, #20]
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	429a      	cmp	r2, r3
 8001186:	dbf0      	blt.n	800116a <_read+0x12>
	}

return len;
 8001188:	687b      	ldr	r3, [r7, #4]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b086      	sub	sp, #24
 8001196:	af00      	add	r7, sp, #0
 8001198:	60f8      	str	r0, [r7, #12]
 800119a:	60b9      	str	r1, [r7, #8]
 800119c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]
 80011a2:	e009      	b.n	80011b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	1c5a      	adds	r2, r3, #1
 80011a8:	60ba      	str	r2, [r7, #8]
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	3301      	adds	r3, #1
 80011b6:	617b      	str	r3, [r7, #20]
 80011b8:	697a      	ldr	r2, [r7, #20]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	429a      	cmp	r2, r3
 80011be:	dbf1      	blt.n	80011a4 <_write+0x12>
	}
	return len;
 80011c0:	687b      	ldr	r3, [r7, #4]
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <_close>:

int _close(int file)
{
 80011ca:	b480      	push	{r7}
 80011cc:	b083      	sub	sp, #12
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
	return -1;
 80011d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011f2:	605a      	str	r2, [r3, #4]
	return 0;
 80011f4:	2300      	movs	r3, #0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <_isatty>:

int _isatty(int file)
{
 8001202:	b480      	push	{r7}
 8001204:	b083      	sub	sp, #12
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
	return 1;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
	return 0;
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	3714      	adds	r7, #20
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
	...

08001234 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800123c:	4a14      	ldr	r2, [pc, #80]	; (8001290 <_sbrk+0x5c>)
 800123e:	4b15      	ldr	r3, [pc, #84]	; (8001294 <_sbrk+0x60>)
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001248:	4b13      	ldr	r3, [pc, #76]	; (8001298 <_sbrk+0x64>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d102      	bne.n	8001256 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <_sbrk+0x64>)
 8001252:	4a12      	ldr	r2, [pc, #72]	; (800129c <_sbrk+0x68>)
 8001254:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001256:	4b10      	ldr	r3, [pc, #64]	; (8001298 <_sbrk+0x64>)
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	429a      	cmp	r2, r3
 8001262:	d207      	bcs.n	8001274 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001264:	f005 fb1a 	bl	800689c <__errno>
 8001268:	4603      	mov	r3, r0
 800126a:	220c      	movs	r2, #12
 800126c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800126e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001272:	e009      	b.n	8001288 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001274:	4b08      	ldr	r3, [pc, #32]	; (8001298 <_sbrk+0x64>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800127a:	4b07      	ldr	r3, [pc, #28]	; (8001298 <_sbrk+0x64>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4413      	add	r3, r2
 8001282:	4a05      	ldr	r2, [pc, #20]	; (8001298 <_sbrk+0x64>)
 8001284:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001286:	68fb      	ldr	r3, [r7, #12]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20010000 	.word	0x20010000
 8001294:	00000400 	.word	0x00000400
 8001298:	20000200 	.word	0x20000200
 800129c:	200034d0 	.word	0x200034d0

080012a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <SystemInit+0x20>)
 80012a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012aa:	4a05      	ldr	r2, [pc, #20]	; (80012c0 <SystemInit+0x20>)
 80012ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	e000ed00 	.word	0xe000ed00

080012c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012fc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012c8:	480d      	ldr	r0, [pc, #52]	; (8001300 <LoopForever+0x6>)
  ldr r1, =_edata
 80012ca:	490e      	ldr	r1, [pc, #56]	; (8001304 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012cc:	4a0e      	ldr	r2, [pc, #56]	; (8001308 <LoopForever+0xe>)
  movs r3, #0
 80012ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d0:	e002      	b.n	80012d8 <LoopCopyDataInit>

080012d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012d6:	3304      	adds	r3, #4

080012d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012dc:	d3f9      	bcc.n	80012d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012de:	4a0b      	ldr	r2, [pc, #44]	; (800130c <LoopForever+0x12>)
  ldr r4, =_ebss
 80012e0:	4c0b      	ldr	r4, [pc, #44]	; (8001310 <LoopForever+0x16>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e4:	e001      	b.n	80012ea <LoopFillZerobss>

080012e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e8:	3204      	adds	r2, #4

080012ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012ec:	d3fb      	bcc.n	80012e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012ee:	f7ff ffd7 	bl	80012a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012f2:	f005 fad9 	bl	80068a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012f6:	f7ff fc6f 	bl	8000bd8 <main>

080012fa <LoopForever>:

LoopForever:
    b LoopForever
 80012fa:	e7fe      	b.n	80012fa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012fc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001304:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001308:	08009be4 	.word	0x08009be4
  ldr r2, =_sbss
 800130c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001310:	200034cc 	.word	0x200034cc

08001314 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001314:	e7fe      	b.n	8001314 <ADC1_2_IRQHandler>
	...

08001318 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <HAL_Init+0x28>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a07      	ldr	r2, [pc, #28]	; (8001340 <HAL_Init+0x28>)
 8001322:	f043 0310 	orr.w	r3, r3, #16
 8001326:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001328:	2003      	movs	r0, #3
 800132a:	f000 f8d8 	bl	80014de <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800132e:	2000      	movs	r0, #0
 8001330:	f7ff fe7a 	bl	8001028 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001334:	f7ff fe0c 	bl	8000f50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40022000 	.word	0x40022000

08001344 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <HAL_IncTick+0x20>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	461a      	mov	r2, r3
 800134e:	4b06      	ldr	r3, [pc, #24]	; (8001368 <HAL_IncTick+0x24>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4413      	add	r3, r2
 8001354:	4a04      	ldr	r2, [pc, #16]	; (8001368 <HAL_IncTick+0x24>)
 8001356:	6013      	str	r3, [r2, #0]
}
 8001358:	bf00      	nop
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	20000008 	.word	0x20000008
 8001368:	20003478 	.word	0x20003478

0800136c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001370:	4b03      	ldr	r3, [pc, #12]	; (8001380 <HAL_GetTick+0x14>)
 8001372:	681b      	ldr	r3, [r3, #0]
}
 8001374:	4618      	mov	r0, r3
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20003478 	.word	0x20003478

08001384 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001384:	b480      	push	{r7}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f003 0307 	and.w	r3, r3, #7
 8001392:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001394:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800139a:	68ba      	ldr	r2, [r7, #8]
 800139c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013a0:	4013      	ands	r3, r2
 80013a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013b6:	4a04      	ldr	r2, [pc, #16]	; (80013c8 <__NVIC_SetPriorityGrouping+0x44>)
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	60d3      	str	r3, [r2, #12]
}
 80013bc:	bf00      	nop
 80013be:	3714      	adds	r7, #20
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013d0:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <__NVIC_GetPriorityGrouping+0x18>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	0a1b      	lsrs	r3, r3, #8
 80013d6:	f003 0307 	and.w	r3, r3, #7
}
 80013da:	4618      	mov	r0, r3
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	db0b      	blt.n	8001412 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	f003 021f 	and.w	r2, r3, #31
 8001400:	4907      	ldr	r1, [pc, #28]	; (8001420 <__NVIC_EnableIRQ+0x38>)
 8001402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001406:	095b      	lsrs	r3, r3, #5
 8001408:	2001      	movs	r0, #1
 800140a:	fa00 f202 	lsl.w	r2, r0, r2
 800140e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	e000e100 	.word	0xe000e100

08001424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	6039      	str	r1, [r7, #0]
 800142e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001434:	2b00      	cmp	r3, #0
 8001436:	db0a      	blt.n	800144e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	b2da      	uxtb	r2, r3
 800143c:	490c      	ldr	r1, [pc, #48]	; (8001470 <__NVIC_SetPriority+0x4c>)
 800143e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001442:	0112      	lsls	r2, r2, #4
 8001444:	b2d2      	uxtb	r2, r2
 8001446:	440b      	add	r3, r1
 8001448:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800144c:	e00a      	b.n	8001464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	b2da      	uxtb	r2, r3
 8001452:	4908      	ldr	r1, [pc, #32]	; (8001474 <__NVIC_SetPriority+0x50>)
 8001454:	79fb      	ldrb	r3, [r7, #7]
 8001456:	f003 030f 	and.w	r3, r3, #15
 800145a:	3b04      	subs	r3, #4
 800145c:	0112      	lsls	r2, r2, #4
 800145e:	b2d2      	uxtb	r2, r2
 8001460:	440b      	add	r3, r1
 8001462:	761a      	strb	r2, [r3, #24]
}
 8001464:	bf00      	nop
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	e000e100 	.word	0xe000e100
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001478:	b480      	push	{r7}
 800147a:	b089      	sub	sp, #36	; 0x24
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	f1c3 0307 	rsb	r3, r3, #7
 8001492:	2b04      	cmp	r3, #4
 8001494:	bf28      	it	cs
 8001496:	2304      	movcs	r3, #4
 8001498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	3304      	adds	r3, #4
 800149e:	2b06      	cmp	r3, #6
 80014a0:	d902      	bls.n	80014a8 <NVIC_EncodePriority+0x30>
 80014a2:	69fb      	ldr	r3, [r7, #28]
 80014a4:	3b03      	subs	r3, #3
 80014a6:	e000      	b.n	80014aa <NVIC_EncodePriority+0x32>
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	fa02 f303 	lsl.w	r3, r2, r3
 80014b6:	43da      	mvns	r2, r3
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	401a      	ands	r2, r3
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ca:	43d9      	mvns	r1, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d0:	4313      	orrs	r3, r2
         );
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3724      	adds	r7, #36	; 0x24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff ff4c 	bl	8001384 <__NVIC_SetPriorityGrouping>
}
 80014ec:	bf00      	nop
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
 8001500:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001502:	2300      	movs	r3, #0
 8001504:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001506:	f7ff ff61 	bl	80013cc <__NVIC_GetPriorityGrouping>
 800150a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	68b9      	ldr	r1, [r7, #8]
 8001510:	6978      	ldr	r0, [r7, #20]
 8001512:	f7ff ffb1 	bl	8001478 <NVIC_EncodePriority>
 8001516:	4602      	mov	r2, r0
 8001518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800151c:	4611      	mov	r1, r2
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff ff80 	bl	8001424 <__NVIC_SetPriority>
}
 8001524:	bf00      	nop
 8001526:	3718      	adds	r7, #24
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff ff54 	bl	80013e8 <__NVIC_EnableIRQ>
}
 8001540:	bf00      	nop
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001548:	b480      	push	{r7}
 800154a:	b087      	sub	sp, #28
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001552:	2300      	movs	r3, #0
 8001554:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001556:	e160      	b.n	800181a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	2101      	movs	r1, #1
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	fa01 f303 	lsl.w	r3, r1, r3
 8001564:	4013      	ands	r3, r2
 8001566:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2b00      	cmp	r3, #0
 800156c:	f000 8152 	beq.w	8001814 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f003 0303 	and.w	r3, r3, #3
 8001578:	2b01      	cmp	r3, #1
 800157a:	d005      	beq.n	8001588 <HAL_GPIO_Init+0x40>
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f003 0303 	and.w	r3, r3, #3
 8001584:	2b02      	cmp	r3, #2
 8001586:	d130      	bne.n	80015ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	2203      	movs	r2, #3
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	43db      	mvns	r3, r3
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	4013      	ands	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	68da      	ldr	r2, [r3, #12]
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	693a      	ldr	r2, [r7, #16]
 80015b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015be:	2201      	movs	r2, #1
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	43db      	mvns	r3, r3
 80015c8:	693a      	ldr	r2, [r7, #16]
 80015ca:	4013      	ands	r3, r2
 80015cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	091b      	lsrs	r3, r3, #4
 80015d4:	f003 0201 	and.w	r2, r3, #1
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	693a      	ldr	r2, [r7, #16]
 80015e8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f003 0303 	and.w	r3, r3, #3
 80015f2:	2b03      	cmp	r3, #3
 80015f4:	d017      	beq.n	8001626 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	2203      	movs	r2, #3
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43db      	mvns	r3, r3
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	4013      	ands	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	689a      	ldr	r2, [r3, #8]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	693a      	ldr	r2, [r7, #16]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	693a      	ldr	r2, [r7, #16]
 8001624:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 0303 	and.w	r3, r3, #3
 800162e:	2b02      	cmp	r3, #2
 8001630:	d123      	bne.n	800167a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	08da      	lsrs	r2, r3, #3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	3208      	adds	r2, #8
 800163a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800163e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	220f      	movs	r2, #15
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	693a      	ldr	r2, [r7, #16]
 8001652:	4013      	ands	r3, r2
 8001654:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	691a      	ldr	r2, [r3, #16]
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	f003 0307 	and.w	r3, r3, #7
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	08da      	lsrs	r2, r3, #3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3208      	adds	r2, #8
 8001674:	6939      	ldr	r1, [r7, #16]
 8001676:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	2203      	movs	r2, #3
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	43db      	mvns	r3, r3
 800168c:	693a      	ldr	r2, [r7, #16]
 800168e:	4013      	ands	r3, r2
 8001690:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f003 0203 	and.w	r2, r3, #3
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	f000 80ac 	beq.w	8001814 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016bc:	4b5e      	ldr	r3, [pc, #376]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	4a5d      	ldr	r2, [pc, #372]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	6193      	str	r3, [r2, #24]
 80016c8:	4b5b      	ldr	r3, [pc, #364]	; (8001838 <HAL_GPIO_Init+0x2f0>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	f003 0301 	and.w	r3, r3, #1
 80016d0:	60bb      	str	r3, [r7, #8]
 80016d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80016d4:	4a59      	ldr	r2, [pc, #356]	; (800183c <HAL_GPIO_Init+0x2f4>)
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	089b      	lsrs	r3, r3, #2
 80016da:	3302      	adds	r3, #2
 80016dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	f003 0303 	and.w	r3, r3, #3
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	220f      	movs	r2, #15
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	43db      	mvns	r3, r3
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	4013      	ands	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80016fe:	d025      	beq.n	800174c <HAL_GPIO_Init+0x204>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a4f      	ldr	r2, [pc, #316]	; (8001840 <HAL_GPIO_Init+0x2f8>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d01f      	beq.n	8001748 <HAL_GPIO_Init+0x200>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4a4e      	ldr	r2, [pc, #312]	; (8001844 <HAL_GPIO_Init+0x2fc>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d019      	beq.n	8001744 <HAL_GPIO_Init+0x1fc>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a4d      	ldr	r2, [pc, #308]	; (8001848 <HAL_GPIO_Init+0x300>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d013      	beq.n	8001740 <HAL_GPIO_Init+0x1f8>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	4a4c      	ldr	r2, [pc, #304]	; (800184c <HAL_GPIO_Init+0x304>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d00d      	beq.n	800173c <HAL_GPIO_Init+0x1f4>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4a4b      	ldr	r2, [pc, #300]	; (8001850 <HAL_GPIO_Init+0x308>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d007      	beq.n	8001738 <HAL_GPIO_Init+0x1f0>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	4a4a      	ldr	r2, [pc, #296]	; (8001854 <HAL_GPIO_Init+0x30c>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d101      	bne.n	8001734 <HAL_GPIO_Init+0x1ec>
 8001730:	2306      	movs	r3, #6
 8001732:	e00c      	b.n	800174e <HAL_GPIO_Init+0x206>
 8001734:	2307      	movs	r3, #7
 8001736:	e00a      	b.n	800174e <HAL_GPIO_Init+0x206>
 8001738:	2305      	movs	r3, #5
 800173a:	e008      	b.n	800174e <HAL_GPIO_Init+0x206>
 800173c:	2304      	movs	r3, #4
 800173e:	e006      	b.n	800174e <HAL_GPIO_Init+0x206>
 8001740:	2303      	movs	r3, #3
 8001742:	e004      	b.n	800174e <HAL_GPIO_Init+0x206>
 8001744:	2302      	movs	r3, #2
 8001746:	e002      	b.n	800174e <HAL_GPIO_Init+0x206>
 8001748:	2301      	movs	r3, #1
 800174a:	e000      	b.n	800174e <HAL_GPIO_Init+0x206>
 800174c:	2300      	movs	r3, #0
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	f002 0203 	and.w	r2, r2, #3
 8001754:	0092      	lsls	r2, r2, #2
 8001756:	4093      	lsls	r3, r2
 8001758:	693a      	ldr	r2, [r7, #16]
 800175a:	4313      	orrs	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800175e:	4937      	ldr	r1, [pc, #220]	; (800183c <HAL_GPIO_Init+0x2f4>)
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	089b      	lsrs	r3, r3, #2
 8001764:	3302      	adds	r3, #2
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800176c:	4b3a      	ldr	r3, [pc, #232]	; (8001858 <HAL_GPIO_Init+0x310>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	43db      	mvns	r3, r3
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	4013      	ands	r3, r2
 800177a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	4313      	orrs	r3, r2
 800178e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001790:	4a31      	ldr	r2, [pc, #196]	; (8001858 <HAL_GPIO_Init+0x310>)
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001796:	4b30      	ldr	r3, [pc, #192]	; (8001858 <HAL_GPIO_Init+0x310>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	43db      	mvns	r3, r3
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	4013      	ands	r3, r2
 80017a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80017ba:	4a27      	ldr	r2, [pc, #156]	; (8001858 <HAL_GPIO_Init+0x310>)
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017c0:	4b25      	ldr	r3, [pc, #148]	; (8001858 <HAL_GPIO_Init+0x310>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	43db      	mvns	r3, r3
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	4013      	ands	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d003      	beq.n	80017e4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80017e4:	4a1c      	ldr	r2, [pc, #112]	; (8001858 <HAL_GPIO_Init+0x310>)
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017ea:	4b1b      	ldr	r3, [pc, #108]	; (8001858 <HAL_GPIO_Init+0x310>)
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	43db      	mvns	r3, r3
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	4013      	ands	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d003      	beq.n	800180e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001806:	693a      	ldr	r2, [r7, #16]
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4313      	orrs	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800180e:	4a12      	ldr	r2, [pc, #72]	; (8001858 <HAL_GPIO_Init+0x310>)
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	3301      	adds	r3, #1
 8001818:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	fa22 f303 	lsr.w	r3, r2, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	f47f ae97 	bne.w	8001558 <HAL_GPIO_Init+0x10>
  }
}
 800182a:	bf00      	nop
 800182c:	bf00      	nop
 800182e:	371c      	adds	r7, #28
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	40021000 	.word	0x40021000
 800183c:	40010000 	.word	0x40010000
 8001840:	48000400 	.word	0x48000400
 8001844:	48000800 	.word	0x48000800
 8001848:	48000c00 	.word	0x48000c00
 800184c:	48001000 	.word	0x48001000
 8001850:	48001400 	.word	0x48001400
 8001854:	48001800 	.word	0x48001800
 8001858:	40010400 	.word	0x40010400

0800185c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001862:	af00      	add	r7, sp, #0
 8001864:	1d3b      	adds	r3, r7, #4
 8001866:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d102      	bne.n	8001876 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	f000 bf01 	b.w	8002678 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001876:	1d3b      	adds	r3, r7, #4
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	2b00      	cmp	r3, #0
 8001882:	f000 8160 	beq.w	8001b46 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001886:	4bae      	ldr	r3, [pc, #696]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 030c 	and.w	r3, r3, #12
 800188e:	2b04      	cmp	r3, #4
 8001890:	d00c      	beq.n	80018ac <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001892:	4bab      	ldr	r3, [pc, #684]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f003 030c 	and.w	r3, r3, #12
 800189a:	2b08      	cmp	r3, #8
 800189c:	d159      	bne.n	8001952 <HAL_RCC_OscConfig+0xf6>
 800189e:	4ba8      	ldr	r3, [pc, #672]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80018a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018aa:	d152      	bne.n	8001952 <HAL_RCC_OscConfig+0xf6>
 80018ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018b0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80018b8:	fa93 f3a3 	rbit	r3, r3
 80018bc:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80018c0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c4:	fab3 f383 	clz	r3, r3
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	095b      	lsrs	r3, r3, #5
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	f043 0301 	orr.w	r3, r3, #1
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d102      	bne.n	80018de <HAL_RCC_OscConfig+0x82>
 80018d8:	4b99      	ldr	r3, [pc, #612]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	e015      	b.n	800190a <HAL_RCC_OscConfig+0xae>
 80018de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018e2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80018ea:	fa93 f3a3 	rbit	r3, r3
 80018ee:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80018f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018f6:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80018fa:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80018fe:	fa93 f3a3 	rbit	r3, r3
 8001902:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001906:	4b8e      	ldr	r3, [pc, #568]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800190e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001912:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001916:	fa92 f2a2 	rbit	r2, r2
 800191a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800191e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001922:	fab2 f282 	clz	r2, r2
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	f042 0220 	orr.w	r2, r2, #32
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	f002 021f 	and.w	r2, r2, #31
 8001932:	2101      	movs	r1, #1
 8001934:	fa01 f202 	lsl.w	r2, r1, r2
 8001938:	4013      	ands	r3, r2
 800193a:	2b00      	cmp	r3, #0
 800193c:	f000 8102 	beq.w	8001b44 <HAL_RCC_OscConfig+0x2e8>
 8001940:	1d3b      	adds	r3, r7, #4
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	f040 80fc 	bne.w	8001b44 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	f000 be93 	b.w	8002678 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001952:	1d3b      	adds	r3, r7, #4
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800195c:	d106      	bne.n	800196c <HAL_RCC_OscConfig+0x110>
 800195e:	4b78      	ldr	r3, [pc, #480]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a77      	ldr	r2, [pc, #476]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	e030      	b.n	80019ce <HAL_RCC_OscConfig+0x172>
 800196c:	1d3b      	adds	r3, r7, #4
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d10c      	bne.n	8001990 <HAL_RCC_OscConfig+0x134>
 8001976:	4b72      	ldr	r3, [pc, #456]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a71      	ldr	r2, [pc, #452]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 800197c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001980:	6013      	str	r3, [r2, #0]
 8001982:	4b6f      	ldr	r3, [pc, #444]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a6e      	ldr	r2, [pc, #440]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001988:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	e01e      	b.n	80019ce <HAL_RCC_OscConfig+0x172>
 8001990:	1d3b      	adds	r3, r7, #4
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800199a:	d10c      	bne.n	80019b6 <HAL_RCC_OscConfig+0x15a>
 800199c:	4b68      	ldr	r3, [pc, #416]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a67      	ldr	r2, [pc, #412]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 80019a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019a6:	6013      	str	r3, [r2, #0]
 80019a8:	4b65      	ldr	r3, [pc, #404]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a64      	ldr	r2, [pc, #400]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 80019ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	e00b      	b.n	80019ce <HAL_RCC_OscConfig+0x172>
 80019b6:	4b62      	ldr	r3, [pc, #392]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a61      	ldr	r2, [pc, #388]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 80019bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019c0:	6013      	str	r3, [r2, #0]
 80019c2:	4b5f      	ldr	r3, [pc, #380]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a5e      	ldr	r2, [pc, #376]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 80019c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019cc:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019ce:	1d3b      	adds	r3, r7, #4
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d059      	beq.n	8001a8c <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d8:	f7ff fcc8 	bl	800136c <HAL_GetTick>
 80019dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019e0:	e00a      	b.n	80019f8 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019e2:	f7ff fcc3 	bl	800136c <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b64      	cmp	r3, #100	; 0x64
 80019f0:	d902      	bls.n	80019f8 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	f000 be40 	b.w	8002678 <HAL_RCC_OscConfig+0xe1c>
 80019f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019fc:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a00:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001a04:	fa93 f3a3 	rbit	r3, r3
 8001a08:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001a0c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a10:	fab3 f383 	clz	r3, r3
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	095b      	lsrs	r3, r3, #5
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	f043 0301 	orr.w	r3, r3, #1
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d102      	bne.n	8001a2a <HAL_RCC_OscConfig+0x1ce>
 8001a24:	4b46      	ldr	r3, [pc, #280]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	e015      	b.n	8001a56 <HAL_RCC_OscConfig+0x1fa>
 8001a2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a2e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a32:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001a36:	fa93 f3a3 	rbit	r3, r3
 8001a3a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001a3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a42:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001a46:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001a4a:	fa93 f3a3 	rbit	r3, r3
 8001a4e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001a52:	4b3b      	ldr	r3, [pc, #236]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a5a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001a5e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001a62:	fa92 f2a2 	rbit	r2, r2
 8001a66:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001a6a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001a6e:	fab2 f282 	clz	r2, r2
 8001a72:	b2d2      	uxtb	r2, r2
 8001a74:	f042 0220 	orr.w	r2, r2, #32
 8001a78:	b2d2      	uxtb	r2, r2
 8001a7a:	f002 021f 	and.w	r2, r2, #31
 8001a7e:	2101      	movs	r1, #1
 8001a80:	fa01 f202 	lsl.w	r2, r1, r2
 8001a84:	4013      	ands	r3, r2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d0ab      	beq.n	80019e2 <HAL_RCC_OscConfig+0x186>
 8001a8a:	e05c      	b.n	8001b46 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a8c:	f7ff fc6e 	bl	800136c <HAL_GetTick>
 8001a90:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a94:	e00a      	b.n	8001aac <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a96:	f7ff fc69 	bl	800136c <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b64      	cmp	r3, #100	; 0x64
 8001aa4:	d902      	bls.n	8001aac <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	f000 bde6 	b.w	8002678 <HAL_RCC_OscConfig+0xe1c>
 8001aac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ab0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001ab8:	fa93 f3a3 	rbit	r3, r3
 8001abc:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001ac0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ac4:	fab3 f383 	clz	r3, r3
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	095b      	lsrs	r3, r3, #5
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d102      	bne.n	8001ade <HAL_RCC_OscConfig+0x282>
 8001ad8:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	e015      	b.n	8001b0a <HAL_RCC_OscConfig+0x2ae>
 8001ade:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ae2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001aea:	fa93 f3a3 	rbit	r3, r3
 8001aee:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001af2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001af6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001afa:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001afe:	fa93 f3a3 	rbit	r3, r3
 8001b02:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <HAL_RCC_OscConfig+0x2e4>)
 8001b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b0e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001b12:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001b16:	fa92 f2a2 	rbit	r2, r2
 8001b1a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001b1e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001b22:	fab2 f282 	clz	r2, r2
 8001b26:	b2d2      	uxtb	r2, r2
 8001b28:	f042 0220 	orr.w	r2, r2, #32
 8001b2c:	b2d2      	uxtb	r2, r2
 8001b2e:	f002 021f 	and.w	r2, r2, #31
 8001b32:	2101      	movs	r1, #1
 8001b34:	fa01 f202 	lsl.w	r2, r1, r2
 8001b38:	4013      	ands	r3, r2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1ab      	bne.n	8001a96 <HAL_RCC_OscConfig+0x23a>
 8001b3e:	e002      	b.n	8001b46 <HAL_RCC_OscConfig+0x2ea>
 8001b40:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f000 8170 	beq.w	8001e36 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b56:	4bd0      	ldr	r3, [pc, #832]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f003 030c 	and.w	r3, r3, #12
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d00c      	beq.n	8001b7c <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b62:	4bcd      	ldr	r3, [pc, #820]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 030c 	and.w	r3, r3, #12
 8001b6a:	2b08      	cmp	r3, #8
 8001b6c:	d16d      	bne.n	8001c4a <HAL_RCC_OscConfig+0x3ee>
 8001b6e:	4bca      	ldr	r3, [pc, #808]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001b76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b7a:	d166      	bne.n	8001c4a <HAL_RCC_OscConfig+0x3ee>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b82:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001b86:	fa93 f3a3 	rbit	r3, r3
 8001b8a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001b8e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b92:	fab3 f383 	clz	r3, r3
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	095b      	lsrs	r3, r3, #5
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d102      	bne.n	8001bac <HAL_RCC_OscConfig+0x350>
 8001ba6:	4bbc      	ldr	r3, [pc, #752]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	e013      	b.n	8001bd4 <HAL_RCC_OscConfig+0x378>
 8001bac:	2302      	movs	r3, #2
 8001bae:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001bb6:	fa93 f3a3 	rbit	r3, r3
 8001bba:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001bc4:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001bc8:	fa93 f3a3 	rbit	r3, r3
 8001bcc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001bd0:	4bb1      	ldr	r3, [pc, #708]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001bda:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001bde:	fa92 f2a2 	rbit	r2, r2
 8001be2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001be6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001bea:	fab2 f282 	clz	r2, r2
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	f042 0220 	orr.w	r2, r2, #32
 8001bf4:	b2d2      	uxtb	r2, r2
 8001bf6:	f002 021f 	and.w	r2, r2, #31
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	fa01 f202 	lsl.w	r2, r1, r2
 8001c00:	4013      	ands	r3, r2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d007      	beq.n	8001c16 <HAL_RCC_OscConfig+0x3ba>
 8001c06:	1d3b      	adds	r3, r7, #4
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d002      	beq.n	8001c16 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	f000 bd31 	b.w	8002678 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c16:	4ba0      	ldr	r3, [pc, #640]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c1e:	1d3b      	adds	r3, r7, #4
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	21f8      	movs	r1, #248	; 0xf8
 8001c26:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2a:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001c2e:	fa91 f1a1 	rbit	r1, r1
 8001c32:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001c36:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001c3a:	fab1 f181 	clz	r1, r1
 8001c3e:	b2c9      	uxtb	r1, r1
 8001c40:	408b      	lsls	r3, r1
 8001c42:	4995      	ldr	r1, [pc, #596]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c48:	e0f5      	b.n	8001e36 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 8085 	beq.w	8001d60 <HAL_RCC_OscConfig+0x504>
 8001c56:	2301      	movs	r3, #1
 8001c58:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001c60:	fa93 f3a3 	rbit	r3, r3
 8001c64:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001c68:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c6c:	fab3 f383 	clz	r3, r3
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c76:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	2301      	movs	r3, #1
 8001c80:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c82:	f7ff fb73 	bl	800136c <HAL_GetTick>
 8001c86:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c8a:	e00a      	b.n	8001ca2 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c8c:	f7ff fb6e 	bl	800136c <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d902      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	f000 bceb 	b.w	8002678 <HAL_RCC_OscConfig+0xe1c>
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001cac:	fa93 f3a3 	rbit	r3, r3
 8001cb0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001cb4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb8:	fab3 f383 	clz	r3, r3
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	095b      	lsrs	r3, r3, #5
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	f043 0301 	orr.w	r3, r3, #1
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d102      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x476>
 8001ccc:	4b72      	ldr	r3, [pc, #456]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	e013      	b.n	8001cfa <HAL_RCC_OscConfig+0x49e>
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001cdc:	fa93 f3a3 	rbit	r3, r3
 8001ce0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001cea:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001cee:	fa93 f3a3 	rbit	r3, r3
 8001cf2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001cf6:	4b68      	ldr	r3, [pc, #416]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001d00:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001d04:	fa92 f2a2 	rbit	r2, r2
 8001d08:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001d0c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001d10:	fab2 f282 	clz	r2, r2
 8001d14:	b2d2      	uxtb	r2, r2
 8001d16:	f042 0220 	orr.w	r2, r2, #32
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	f002 021f 	and.w	r2, r2, #31
 8001d20:	2101      	movs	r1, #1
 8001d22:	fa01 f202 	lsl.w	r2, r1, r2
 8001d26:	4013      	ands	r3, r2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0af      	beq.n	8001c8c <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d2c:	4b5a      	ldr	r3, [pc, #360]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	21f8      	movs	r1, #248	; 0xf8
 8001d3c:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d40:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001d44:	fa91 f1a1 	rbit	r1, r1
 8001d48:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001d4c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001d50:	fab1 f181 	clz	r1, r1
 8001d54:	b2c9      	uxtb	r1, r1
 8001d56:	408b      	lsls	r3, r1
 8001d58:	494f      	ldr	r1, [pc, #316]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	600b      	str	r3, [r1, #0]
 8001d5e:	e06a      	b.n	8001e36 <HAL_RCC_OscConfig+0x5da>
 8001d60:	2301      	movs	r3, #1
 8001d62:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d66:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001d6a:	fa93 f3a3 	rbit	r3, r3
 8001d6e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001d72:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d76:	fab3 f383 	clz	r3, r3
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d80:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	461a      	mov	r2, r3
 8001d88:	2300      	movs	r3, #0
 8001d8a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8c:	f7ff faee 	bl	800136c <HAL_GetTick>
 8001d90:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d94:	e00a      	b.n	8001dac <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d96:	f7ff fae9 	bl	800136c <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d902      	bls.n	8001dac <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	f000 bc66 	b.w	8002678 <HAL_RCC_OscConfig+0xe1c>
 8001dac:	2302      	movs	r3, #2
 8001dae:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001db6:	fa93 f3a3 	rbit	r3, r3
 8001dba:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001dbe:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dc2:	fab3 f383 	clz	r3, r3
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	095b      	lsrs	r3, r3, #5
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d102      	bne.n	8001ddc <HAL_RCC_OscConfig+0x580>
 8001dd6:	4b30      	ldr	r3, [pc, #192]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	e013      	b.n	8001e04 <HAL_RCC_OscConfig+0x5a8>
 8001ddc:	2302      	movs	r3, #2
 8001dde:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001de6:	fa93 f3a3 	rbit	r3, r3
 8001dea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001dee:	2302      	movs	r3, #2
 8001df0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001df4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001df8:	fa93 f3a3 	rbit	r3, r3
 8001dfc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001e00:	4b25      	ldr	r3, [pc, #148]	; (8001e98 <HAL_RCC_OscConfig+0x63c>)
 8001e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e04:	2202      	movs	r2, #2
 8001e06:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001e0a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001e0e:	fa92 f2a2 	rbit	r2, r2
 8001e12:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001e16:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001e1a:	fab2 f282 	clz	r2, r2
 8001e1e:	b2d2      	uxtb	r2, r2
 8001e20:	f042 0220 	orr.w	r2, r2, #32
 8001e24:	b2d2      	uxtb	r2, r2
 8001e26:	f002 021f 	and.w	r2, r2, #31
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001e30:	4013      	ands	r3, r2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1af      	bne.n	8001d96 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0308 	and.w	r3, r3, #8
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 80da 	beq.w	8001ffa <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e46:	1d3b      	adds	r3, r7, #4
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d069      	beq.n	8001f24 <HAL_RCC_OscConfig+0x6c8>
 8001e50:	2301      	movs	r3, #1
 8001e52:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e5a:	fa93 f3a3 	rbit	r3, r3
 8001e5e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001e62:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e66:	fab3 f383 	clz	r3, r3
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <HAL_RCC_OscConfig+0x640>)
 8001e70:	4413      	add	r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	461a      	mov	r2, r3
 8001e76:	2301      	movs	r3, #1
 8001e78:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e7a:	f7ff fa77 	bl	800136c <HAL_GetTick>
 8001e7e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e82:	e00d      	b.n	8001ea0 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e84:	f7ff fa72 	bl	800136c <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d905      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e3ef      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	10908120 	.word	0x10908120
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001eaa:	fa93 f2a3 	rbit	r2, r3
 8001eae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001eb8:	2202      	movs	r2, #2
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	fa93 f2a3 	rbit	r2, r3
 8001ec6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	fa93 f2a3 	rbit	r2, r3
 8001ede:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001ee2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee4:	4ba4      	ldr	r3, [pc, #656]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 8001ee6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ee8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001eec:	2102      	movs	r1, #2
 8001eee:	6019      	str	r1, [r3, #0]
 8001ef0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	fa93 f1a3 	rbit	r1, r3
 8001efa:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001efe:	6019      	str	r1, [r3, #0]
  return result;
 8001f00:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	fab3 f383 	clz	r3, r3
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	f003 031f 	and.w	r3, r3, #31
 8001f16:	2101      	movs	r1, #1
 8001f18:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d0b0      	beq.n	8001e84 <HAL_RCC_OscConfig+0x628>
 8001f22:	e06a      	b.n	8001ffa <HAL_RCC_OscConfig+0x79e>
 8001f24:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001f28:	2201      	movs	r2, #1
 8001f2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f2c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	fa93 f2a3 	rbit	r2, r3
 8001f36:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001f3a:	601a      	str	r2, [r3, #0]
  return result;
 8001f3c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001f40:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f42:	fab3 f383 	clz	r3, r3
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	461a      	mov	r2, r3
 8001f4a:	4b8c      	ldr	r3, [pc, #560]	; (800217c <HAL_RCC_OscConfig+0x920>)
 8001f4c:	4413      	add	r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	461a      	mov	r2, r3
 8001f52:	2300      	movs	r3, #0
 8001f54:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f56:	f7ff fa09 	bl	800136c <HAL_GetTick>
 8001f5a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f5e:	e009      	b.n	8001f74 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f60:	f7ff fa04 	bl	800136c <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e381      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
 8001f74:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001f78:	2202      	movs	r2, #2
 8001f7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	fa93 f2a3 	rbit	r2, r3
 8001f86:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001f90:	2202      	movs	r2, #2
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	fa93 f2a3 	rbit	r2, r3
 8001f9e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001fa8:	2202      	movs	r2, #2
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	fa93 f2a3 	rbit	r2, r3
 8001fb6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001fba:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fbc:	4b6e      	ldr	r3, [pc, #440]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 8001fbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fc0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001fc4:	2102      	movs	r1, #2
 8001fc6:	6019      	str	r1, [r3, #0]
 8001fc8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	fa93 f1a3 	rbit	r1, r3
 8001fd2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001fd6:	6019      	str	r1, [r3, #0]
  return result;
 8001fd8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	fab3 f383 	clz	r3, r3
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	f003 031f 	and.w	r3, r3, #31
 8001fee:	2101      	movs	r1, #1
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1b2      	bne.n	8001f60 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ffa:	1d3b      	adds	r3, r7, #4
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	2b00      	cmp	r3, #0
 8002006:	f000 8157 	beq.w	80022b8 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002010:	4b59      	ldr	r3, [pc, #356]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 8002012:	69db      	ldr	r3, [r3, #28]
 8002014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d112      	bne.n	8002042 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800201c:	4b56      	ldr	r3, [pc, #344]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	4a55      	ldr	r2, [pc, #340]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 8002022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002026:	61d3      	str	r3, [r2, #28]
 8002028:	4b53      	ldr	r3, [pc, #332]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002030:	f107 030c 	add.w	r3, r7, #12
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800203c:	2301      	movs	r3, #1
 800203e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002042:	4b4f      	ldr	r3, [pc, #316]	; (8002180 <HAL_RCC_OscConfig+0x924>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800204a:	2b00      	cmp	r3, #0
 800204c:	d11a      	bne.n	8002084 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800204e:	4b4c      	ldr	r3, [pc, #304]	; (8002180 <HAL_RCC_OscConfig+0x924>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a4b      	ldr	r2, [pc, #300]	; (8002180 <HAL_RCC_OscConfig+0x924>)
 8002054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002058:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800205a:	f7ff f987 	bl	800136c <HAL_GetTick>
 800205e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002062:	e009      	b.n	8002078 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002064:	f7ff f982 	bl	800136c <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b64      	cmp	r3, #100	; 0x64
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e2ff      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002078:	4b41      	ldr	r3, [pc, #260]	; (8002180 <HAL_RCC_OscConfig+0x924>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0ef      	beq.n	8002064 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002084:	1d3b      	adds	r3, r7, #4
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d106      	bne.n	800209c <HAL_RCC_OscConfig+0x840>
 800208e:	4b3a      	ldr	r3, [pc, #232]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	4a39      	ldr	r2, [pc, #228]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 8002094:	f043 0301 	orr.w	r3, r3, #1
 8002098:	6213      	str	r3, [r2, #32]
 800209a:	e02f      	b.n	80020fc <HAL_RCC_OscConfig+0x8a0>
 800209c:	1d3b      	adds	r3, r7, #4
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10c      	bne.n	80020c0 <HAL_RCC_OscConfig+0x864>
 80020a6:	4b34      	ldr	r3, [pc, #208]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	4a33      	ldr	r2, [pc, #204]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020ac:	f023 0301 	bic.w	r3, r3, #1
 80020b0:	6213      	str	r3, [r2, #32]
 80020b2:	4b31      	ldr	r3, [pc, #196]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	4a30      	ldr	r2, [pc, #192]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020b8:	f023 0304 	bic.w	r3, r3, #4
 80020bc:	6213      	str	r3, [r2, #32]
 80020be:	e01d      	b.n	80020fc <HAL_RCC_OscConfig+0x8a0>
 80020c0:	1d3b      	adds	r3, r7, #4
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	2b05      	cmp	r3, #5
 80020c8:	d10c      	bne.n	80020e4 <HAL_RCC_OscConfig+0x888>
 80020ca:	4b2b      	ldr	r3, [pc, #172]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	4a2a      	ldr	r2, [pc, #168]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020d0:	f043 0304 	orr.w	r3, r3, #4
 80020d4:	6213      	str	r3, [r2, #32]
 80020d6:	4b28      	ldr	r3, [pc, #160]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	4a27      	ldr	r2, [pc, #156]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6213      	str	r3, [r2, #32]
 80020e2:	e00b      	b.n	80020fc <HAL_RCC_OscConfig+0x8a0>
 80020e4:	4b24      	ldr	r3, [pc, #144]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	4a23      	ldr	r2, [pc, #140]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020ea:	f023 0301 	bic.w	r3, r3, #1
 80020ee:	6213      	str	r3, [r2, #32]
 80020f0:	4b21      	ldr	r3, [pc, #132]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020f2:	6a1b      	ldr	r3, [r3, #32]
 80020f4:	4a20      	ldr	r2, [pc, #128]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 80020f6:	f023 0304 	bic.w	r3, r3, #4
 80020fa:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020fc:	1d3b      	adds	r3, r7, #4
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d06a      	beq.n	80021dc <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002106:	f7ff f931 	bl	800136c <HAL_GetTick>
 800210a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800210e:	e00b      	b.n	8002128 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002110:	f7ff f92c 	bl	800136c <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002120:	4293      	cmp	r3, r2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e2a7      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
 8002128:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800212c:	2202      	movs	r2, #2
 800212e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002130:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	fa93 f2a3 	rbit	r2, r3
 800213a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002144:	2202      	movs	r2, #2
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	fa93 f2a3 	rbit	r2, r3
 8002152:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002156:	601a      	str	r2, [r3, #0]
  return result;
 8002158:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800215c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800215e:	fab3 f383 	clz	r3, r3
 8002162:	b2db      	uxtb	r3, r3
 8002164:	095b      	lsrs	r3, r3, #5
 8002166:	b2db      	uxtb	r3, r3
 8002168:	f043 0302 	orr.w	r3, r3, #2
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d108      	bne.n	8002184 <HAL_RCC_OscConfig+0x928>
 8002172:	4b01      	ldr	r3, [pc, #4]	; (8002178 <HAL_RCC_OscConfig+0x91c>)
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	e013      	b.n	80021a0 <HAL_RCC_OscConfig+0x944>
 8002178:	40021000 	.word	0x40021000
 800217c:	10908120 	.word	0x10908120
 8002180:	40007000 	.word	0x40007000
 8002184:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002188:	2202      	movs	r2, #2
 800218a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	fa93 f2a3 	rbit	r2, r3
 8002196:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	4bc0      	ldr	r3, [pc, #768]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80021a4:	2102      	movs	r1, #2
 80021a6:	6011      	str	r1, [r2, #0]
 80021a8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80021ac:	6812      	ldr	r2, [r2, #0]
 80021ae:	fa92 f1a2 	rbit	r1, r2
 80021b2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80021b6:	6011      	str	r1, [r2, #0]
  return result;
 80021b8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	fab2 f282 	clz	r2, r2
 80021c2:	b2d2      	uxtb	r2, r2
 80021c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021c8:	b2d2      	uxtb	r2, r2
 80021ca:	f002 021f 	and.w	r2, r2, #31
 80021ce:	2101      	movs	r1, #1
 80021d0:	fa01 f202 	lsl.w	r2, r1, r2
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d09a      	beq.n	8002110 <HAL_RCC_OscConfig+0x8b4>
 80021da:	e063      	b.n	80022a4 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021dc:	f7ff f8c6 	bl	800136c <HAL_GetTick>
 80021e0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021e4:	e00b      	b.n	80021fe <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021e6:	f7ff f8c1 	bl	800136c <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d901      	bls.n	80021fe <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e23c      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
 80021fe:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002202:	2202      	movs	r2, #2
 8002204:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002206:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	fa93 f2a3 	rbit	r2, r3
 8002210:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800221a:	2202      	movs	r2, #2
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	fa93 f2a3 	rbit	r2, r3
 8002228:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800222c:	601a      	str	r2, [r3, #0]
  return result;
 800222e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002232:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002234:	fab3 f383 	clz	r3, r3
 8002238:	b2db      	uxtb	r3, r3
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	b2db      	uxtb	r3, r3
 800223e:	f043 0302 	orr.w	r3, r3, #2
 8002242:	b2db      	uxtb	r3, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d102      	bne.n	800224e <HAL_RCC_OscConfig+0x9f2>
 8002248:	4b95      	ldr	r3, [pc, #596]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	e00d      	b.n	800226a <HAL_RCC_OscConfig+0xa0e>
 800224e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002252:	2202      	movs	r2, #2
 8002254:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002256:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	fa93 f2a3 	rbit	r2, r3
 8002260:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002264:	601a      	str	r2, [r3, #0]
 8002266:	4b8e      	ldr	r3, [pc, #568]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 8002268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800226e:	2102      	movs	r1, #2
 8002270:	6011      	str	r1, [r2, #0]
 8002272:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002276:	6812      	ldr	r2, [r2, #0]
 8002278:	fa92 f1a2 	rbit	r1, r2
 800227c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002280:	6011      	str	r1, [r2, #0]
  return result;
 8002282:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002286:	6812      	ldr	r2, [r2, #0]
 8002288:	fab2 f282 	clz	r2, r2
 800228c:	b2d2      	uxtb	r2, r2
 800228e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002292:	b2d2      	uxtb	r2, r2
 8002294:	f002 021f 	and.w	r2, r2, #31
 8002298:	2101      	movs	r1, #1
 800229a:	fa01 f202 	lsl.w	r2, r1, r2
 800229e:	4013      	ands	r3, r2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1a0      	bne.n	80021e6 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022a4:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d105      	bne.n	80022b8 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ac:	4b7c      	ldr	r3, [pc, #496]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 80022ae:	69db      	ldr	r3, [r3, #28]
 80022b0:	4a7b      	ldr	r2, [pc, #492]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 80022b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022b6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022b8:	1d3b      	adds	r3, r7, #4
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	699b      	ldr	r3, [r3, #24]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 81d9 	beq.w	8002676 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022c4:	4b76      	ldr	r3, [pc, #472]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 030c 	and.w	r3, r3, #12
 80022cc:	2b08      	cmp	r3, #8
 80022ce:	f000 81a6 	beq.w	800261e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	2b02      	cmp	r3, #2
 80022da:	f040 811e 	bne.w	800251a <HAL_RCC_OscConfig+0xcbe>
 80022de:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80022e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80022e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	fa93 f2a3 	rbit	r2, r3
 80022f2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80022f6:	601a      	str	r2, [r3, #0]
  return result;
 80022f8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80022fc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022fe:	fab3 f383 	clz	r3, r3
 8002302:	b2db      	uxtb	r3, r3
 8002304:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002308:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	461a      	mov	r2, r3
 8002310:	2300      	movs	r3, #0
 8002312:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002314:	f7ff f82a 	bl	800136c <HAL_GetTick>
 8002318:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800231c:	e009      	b.n	8002332 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800231e:	f7ff f825 	bl	800136c <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e1a2      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
 8002332:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002336:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800233a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	fa93 f2a3 	rbit	r2, r3
 8002346:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800234a:	601a      	str	r2, [r3, #0]
  return result;
 800234c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002350:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002352:	fab3 f383 	clz	r3, r3
 8002356:	b2db      	uxtb	r3, r3
 8002358:	095b      	lsrs	r3, r3, #5
 800235a:	b2db      	uxtb	r3, r3
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b01      	cmp	r3, #1
 8002364:	d102      	bne.n	800236c <HAL_RCC_OscConfig+0xb10>
 8002366:	4b4e      	ldr	r3, [pc, #312]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	e01b      	b.n	80023a4 <HAL_RCC_OscConfig+0xb48>
 800236c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002370:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002374:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002376:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	fa93 f2a3 	rbit	r2, r3
 8002380:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800238a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	fa93 f2a3 	rbit	r2, r3
 800239a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	4b3f      	ldr	r3, [pc, #252]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 80023a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a4:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80023a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80023ac:	6011      	str	r1, [r2, #0]
 80023ae:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80023b2:	6812      	ldr	r2, [r2, #0]
 80023b4:	fa92 f1a2 	rbit	r1, r2
 80023b8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80023bc:	6011      	str	r1, [r2, #0]
  return result;
 80023be:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80023c2:	6812      	ldr	r2, [r2, #0]
 80023c4:	fab2 f282 	clz	r2, r2
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	f042 0220 	orr.w	r2, r2, #32
 80023ce:	b2d2      	uxtb	r2, r2
 80023d0:	f002 021f 	and.w	r2, r2, #31
 80023d4:	2101      	movs	r1, #1
 80023d6:	fa01 f202 	lsl.w	r2, r1, r2
 80023da:	4013      	ands	r3, r2
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d19e      	bne.n	800231e <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023e0:	4b2f      	ldr	r3, [pc, #188]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 80023e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e4:	f023 020f 	bic.w	r2, r3, #15
 80023e8:	1d3b      	adds	r3, r7, #4
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ee:	492c      	ldr	r1, [pc, #176]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	62cb      	str	r3, [r1, #44]	; 0x2c
 80023f4:	4b2a      	ldr	r3, [pc, #168]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80023fc:	1d3b      	adds	r3, r7, #4
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6a19      	ldr	r1, [r3, #32]
 8002402:	1d3b      	adds	r3, r7, #4
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	69db      	ldr	r3, [r3, #28]
 8002408:	430b      	orrs	r3, r1
 800240a:	4925      	ldr	r1, [pc, #148]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 800240c:	4313      	orrs	r3, r2
 800240e:	604b      	str	r3, [r1, #4]
 8002410:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002414:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002418:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	fa93 f2a3 	rbit	r2, r3
 8002424:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002428:	601a      	str	r2, [r3, #0]
  return result;
 800242a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800242e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002430:	fab3 f383 	clz	r3, r3
 8002434:	b2db      	uxtb	r3, r3
 8002436:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800243a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	461a      	mov	r2, r3
 8002442:	2301      	movs	r3, #1
 8002444:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002446:	f7fe ff91 	bl	800136c <HAL_GetTick>
 800244a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800244e:	e009      	b.n	8002464 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002450:	f7fe ff8c 	bl	800136c <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e109      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
 8002464:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002468:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800246c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	fa93 f2a3 	rbit	r2, r3
 8002478:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800247c:	601a      	str	r2, [r3, #0]
  return result;
 800247e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002482:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002484:	fab3 f383 	clz	r3, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	095b      	lsrs	r3, r3, #5
 800248c:	b2db      	uxtb	r3, r3
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b01      	cmp	r3, #1
 8002496:	d105      	bne.n	80024a4 <HAL_RCC_OscConfig+0xc48>
 8002498:	4b01      	ldr	r3, [pc, #4]	; (80024a0 <HAL_RCC_OscConfig+0xc44>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	e01e      	b.n	80024dc <HAL_RCC_OscConfig+0xc80>
 800249e:	bf00      	nop
 80024a0:	40021000 	.word	0x40021000
 80024a4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80024a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ae:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	fa93 f2a3 	rbit	r2, r3
 80024b8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80024bc:	601a      	str	r2, [r3, #0]
 80024be:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80024c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	fa93 f2a3 	rbit	r2, r3
 80024d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	4b6a      	ldr	r3, [pc, #424]	; (8002684 <HAL_RCC_OscConfig+0xe28>)
 80024da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024dc:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80024e0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80024e4:	6011      	str	r1, [r2, #0]
 80024e6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80024ea:	6812      	ldr	r2, [r2, #0]
 80024ec:	fa92 f1a2 	rbit	r1, r2
 80024f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024f4:	6011      	str	r1, [r2, #0]
  return result;
 80024f6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024fa:	6812      	ldr	r2, [r2, #0]
 80024fc:	fab2 f282 	clz	r2, r2
 8002500:	b2d2      	uxtb	r2, r2
 8002502:	f042 0220 	orr.w	r2, r2, #32
 8002506:	b2d2      	uxtb	r2, r2
 8002508:	f002 021f 	and.w	r2, r2, #31
 800250c:	2101      	movs	r1, #1
 800250e:	fa01 f202 	lsl.w	r2, r1, r2
 8002512:	4013      	ands	r3, r2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d09b      	beq.n	8002450 <HAL_RCC_OscConfig+0xbf4>
 8002518:	e0ad      	b.n	8002676 <HAL_RCC_OscConfig+0xe1a>
 800251a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800251e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002522:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	fa93 f2a3 	rbit	r2, r3
 800252e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002532:	601a      	str	r2, [r3, #0]
  return result;
 8002534:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002538:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800253a:	fab3 f383 	clz	r3, r3
 800253e:	b2db      	uxtb	r3, r3
 8002540:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002544:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	461a      	mov	r2, r3
 800254c:	2300      	movs	r3, #0
 800254e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002550:	f7fe ff0c 	bl	800136c <HAL_GetTick>
 8002554:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002558:	e009      	b.n	800256e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800255a:	f7fe ff07 	bl	800136c <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e084      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
 800256e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002572:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002576:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002578:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	fa93 f2a3 	rbit	r2, r3
 8002582:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002586:	601a      	str	r2, [r3, #0]
  return result;
 8002588:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800258c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800258e:	fab3 f383 	clz	r3, r3
 8002592:	b2db      	uxtb	r3, r3
 8002594:	095b      	lsrs	r3, r3, #5
 8002596:	b2db      	uxtb	r3, r3
 8002598:	f043 0301 	orr.w	r3, r3, #1
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d102      	bne.n	80025a8 <HAL_RCC_OscConfig+0xd4c>
 80025a2:	4b38      	ldr	r3, [pc, #224]	; (8002684 <HAL_RCC_OscConfig+0xe28>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	e01b      	b.n	80025e0 <HAL_RCC_OscConfig+0xd84>
 80025a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	fa93 f2a3 	rbit	r2, r3
 80025bc:	f107 0320 	add.w	r3, r7, #32
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	f107 031c 	add.w	r3, r7, #28
 80025c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	f107 031c 	add.w	r3, r7, #28
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	fa93 f2a3 	rbit	r2, r3
 80025d6:	f107 0318 	add.w	r3, r7, #24
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	4b29      	ldr	r3, [pc, #164]	; (8002684 <HAL_RCC_OscConfig+0xe28>)
 80025de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e0:	f107 0214 	add.w	r2, r7, #20
 80025e4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80025e8:	6011      	str	r1, [r2, #0]
 80025ea:	f107 0214 	add.w	r2, r7, #20
 80025ee:	6812      	ldr	r2, [r2, #0]
 80025f0:	fa92 f1a2 	rbit	r1, r2
 80025f4:	f107 0210 	add.w	r2, r7, #16
 80025f8:	6011      	str	r1, [r2, #0]
  return result;
 80025fa:	f107 0210 	add.w	r2, r7, #16
 80025fe:	6812      	ldr	r2, [r2, #0]
 8002600:	fab2 f282 	clz	r2, r2
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	f042 0220 	orr.w	r2, r2, #32
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	f002 021f 	and.w	r2, r2, #31
 8002610:	2101      	movs	r1, #1
 8002612:	fa01 f202 	lsl.w	r2, r1, r2
 8002616:	4013      	ands	r3, r2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d19e      	bne.n	800255a <HAL_RCC_OscConfig+0xcfe>
 800261c:	e02b      	b.n	8002676 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d101      	bne.n	800262c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e025      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800262c:	4b15      	ldr	r3, [pc, #84]	; (8002684 <HAL_RCC_OscConfig+0xe28>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002634:	4b13      	ldr	r3, [pc, #76]	; (8002684 <HAL_RCC_OscConfig+0xe28>)
 8002636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002638:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800263c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002640:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	429a      	cmp	r2, r3
 800264c:	d111      	bne.n	8002672 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800264e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002652:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002656:	1d3b      	adds	r3, r7, #4
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800265c:	429a      	cmp	r2, r3
 800265e:	d108      	bne.n	8002672 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002660:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002664:	f003 020f 	and.w	r2, r3, #15
 8002668:	1d3b      	adds	r3, r7, #4
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800266e:	429a      	cmp	r2, r3
 8002670:	d001      	beq.n	8002676 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e000      	b.n	8002678 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40021000 	.word	0x40021000

08002688 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b09e      	sub	sp, #120	; 0x78
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d101      	bne.n	80026a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e162      	b.n	8002966 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026a0:	4b90      	ldr	r3, [pc, #576]	; (80028e4 <HAL_RCC_ClockConfig+0x25c>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d910      	bls.n	80026d0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ae:	4b8d      	ldr	r3, [pc, #564]	; (80028e4 <HAL_RCC_ClockConfig+0x25c>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f023 0207 	bic.w	r2, r3, #7
 80026b6:	498b      	ldr	r1, [pc, #556]	; (80028e4 <HAL_RCC_ClockConfig+0x25c>)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026be:	4b89      	ldr	r3, [pc, #548]	; (80028e4 <HAL_RCC_ClockConfig+0x25c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0307 	and.w	r3, r3, #7
 80026c6:	683a      	ldr	r2, [r7, #0]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d001      	beq.n	80026d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e14a      	b.n	8002966 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d008      	beq.n	80026ee <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026dc:	4b82      	ldr	r3, [pc, #520]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	497f      	ldr	r1, [pc, #508]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f000 80dc 	beq.w	80028b4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d13c      	bne.n	800277e <HAL_RCC_ClockConfig+0xf6>
 8002704:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002708:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800270c:	fa93 f3a3 	rbit	r3, r3
 8002710:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002714:	fab3 f383 	clz	r3, r3
 8002718:	b2db      	uxtb	r3, r3
 800271a:	095b      	lsrs	r3, r3, #5
 800271c:	b2db      	uxtb	r3, r3
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b01      	cmp	r3, #1
 8002726:	d102      	bne.n	800272e <HAL_RCC_ClockConfig+0xa6>
 8002728:	4b6f      	ldr	r3, [pc, #444]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	e00f      	b.n	800274e <HAL_RCC_ClockConfig+0xc6>
 800272e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002732:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002734:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002736:	fa93 f3a3 	rbit	r3, r3
 800273a:	667b      	str	r3, [r7, #100]	; 0x64
 800273c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002740:	663b      	str	r3, [r7, #96]	; 0x60
 8002742:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002744:	fa93 f3a3 	rbit	r3, r3
 8002748:	65fb      	str	r3, [r7, #92]	; 0x5c
 800274a:	4b67      	ldr	r3, [pc, #412]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002752:	65ba      	str	r2, [r7, #88]	; 0x58
 8002754:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002756:	fa92 f2a2 	rbit	r2, r2
 800275a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800275c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800275e:	fab2 f282 	clz	r2, r2
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	f042 0220 	orr.w	r2, r2, #32
 8002768:	b2d2      	uxtb	r2, r2
 800276a:	f002 021f 	and.w	r2, r2, #31
 800276e:	2101      	movs	r1, #1
 8002770:	fa01 f202 	lsl.w	r2, r1, r2
 8002774:	4013      	ands	r3, r2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d17b      	bne.n	8002872 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e0f3      	b.n	8002966 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2b02      	cmp	r3, #2
 8002784:	d13c      	bne.n	8002800 <HAL_RCC_ClockConfig+0x178>
 8002786:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800278a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800278e:	fa93 f3a3 	rbit	r3, r3
 8002792:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002794:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002796:	fab3 f383 	clz	r3, r3
 800279a:	b2db      	uxtb	r3, r3
 800279c:	095b      	lsrs	r3, r3, #5
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	f043 0301 	orr.w	r3, r3, #1
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d102      	bne.n	80027b0 <HAL_RCC_ClockConfig+0x128>
 80027aa:	4b4f      	ldr	r3, [pc, #316]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	e00f      	b.n	80027d0 <HAL_RCC_ClockConfig+0x148>
 80027b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027b4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027b8:	fa93 f3a3 	rbit	r3, r3
 80027bc:	647b      	str	r3, [r7, #68]	; 0x44
 80027be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027c2:	643b      	str	r3, [r7, #64]	; 0x40
 80027c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027c6:	fa93 f3a3 	rbit	r3, r3
 80027ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027cc:	4b46      	ldr	r3, [pc, #280]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 80027ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027d4:	63ba      	str	r2, [r7, #56]	; 0x38
 80027d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027d8:	fa92 f2a2 	rbit	r2, r2
 80027dc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80027de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027e0:	fab2 f282 	clz	r2, r2
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	f042 0220 	orr.w	r2, r2, #32
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	f002 021f 	and.w	r2, r2, #31
 80027f0:	2101      	movs	r1, #1
 80027f2:	fa01 f202 	lsl.w	r2, r1, r2
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d13a      	bne.n	8002872 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e0b2      	b.n	8002966 <HAL_RCC_ClockConfig+0x2de>
 8002800:	2302      	movs	r3, #2
 8002802:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002806:	fa93 f3a3 	rbit	r3, r3
 800280a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800280c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800280e:	fab3 f383 	clz	r3, r3
 8002812:	b2db      	uxtb	r3, r3
 8002814:	095b      	lsrs	r3, r3, #5
 8002816:	b2db      	uxtb	r3, r3
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	b2db      	uxtb	r3, r3
 800281e:	2b01      	cmp	r3, #1
 8002820:	d102      	bne.n	8002828 <HAL_RCC_ClockConfig+0x1a0>
 8002822:	4b31      	ldr	r3, [pc, #196]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	e00d      	b.n	8002844 <HAL_RCC_ClockConfig+0x1bc>
 8002828:	2302      	movs	r3, #2
 800282a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800282e:	fa93 f3a3 	rbit	r3, r3
 8002832:	627b      	str	r3, [r7, #36]	; 0x24
 8002834:	2302      	movs	r3, #2
 8002836:	623b      	str	r3, [r7, #32]
 8002838:	6a3b      	ldr	r3, [r7, #32]
 800283a:	fa93 f3a3 	rbit	r3, r3
 800283e:	61fb      	str	r3, [r7, #28]
 8002840:	4b29      	ldr	r3, [pc, #164]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 8002842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002844:	2202      	movs	r2, #2
 8002846:	61ba      	str	r2, [r7, #24]
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	fa92 f2a2 	rbit	r2, r2
 800284e:	617a      	str	r2, [r7, #20]
  return result;
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	fab2 f282 	clz	r2, r2
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	f042 0220 	orr.w	r2, r2, #32
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	f002 021f 	and.w	r2, r2, #31
 8002862:	2101      	movs	r1, #1
 8002864:	fa01 f202 	lsl.w	r2, r1, r2
 8002868:	4013      	ands	r3, r2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d101      	bne.n	8002872 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e079      	b.n	8002966 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002872:	4b1d      	ldr	r3, [pc, #116]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f023 0203 	bic.w	r2, r3, #3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	491a      	ldr	r1, [pc, #104]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 8002880:	4313      	orrs	r3, r2
 8002882:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002884:	f7fe fd72 	bl	800136c <HAL_GetTick>
 8002888:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800288a:	e00a      	b.n	80028a2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800288c:	f7fe fd6e 	bl	800136c <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	f241 3288 	movw	r2, #5000	; 0x1388
 800289a:	4293      	cmp	r3, r2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e061      	b.n	8002966 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028a2:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <HAL_RCC_ClockConfig+0x260>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f003 020c 	and.w	r2, r3, #12
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d1eb      	bne.n	800288c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028b4:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <HAL_RCC_ClockConfig+0x25c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d214      	bcs.n	80028ec <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c2:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <HAL_RCC_ClockConfig+0x25c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f023 0207 	bic.w	r2, r3, #7
 80028ca:	4906      	ldr	r1, [pc, #24]	; (80028e4 <HAL_RCC_ClockConfig+0x25c>)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d2:	4b04      	ldr	r3, [pc, #16]	; (80028e4 <HAL_RCC_ClockConfig+0x25c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	683a      	ldr	r2, [r7, #0]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d005      	beq.n	80028ec <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e040      	b.n	8002966 <HAL_RCC_ClockConfig+0x2de>
 80028e4:	40022000 	.word	0x40022000
 80028e8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0304 	and.w	r3, r3, #4
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d008      	beq.n	800290a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028f8:	4b1d      	ldr	r3, [pc, #116]	; (8002970 <HAL_RCC_ClockConfig+0x2e8>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	491a      	ldr	r1, [pc, #104]	; (8002970 <HAL_RCC_ClockConfig+0x2e8>)
 8002906:	4313      	orrs	r3, r2
 8002908:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	2b00      	cmp	r3, #0
 8002914:	d009      	beq.n	800292a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002916:	4b16      	ldr	r3, [pc, #88]	; (8002970 <HAL_RCC_ClockConfig+0x2e8>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	691b      	ldr	r3, [r3, #16]
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	4912      	ldr	r1, [pc, #72]	; (8002970 <HAL_RCC_ClockConfig+0x2e8>)
 8002926:	4313      	orrs	r3, r2
 8002928:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800292a:	f000 f829 	bl	8002980 <HAL_RCC_GetSysClockFreq>
 800292e:	4601      	mov	r1, r0
 8002930:	4b0f      	ldr	r3, [pc, #60]	; (8002970 <HAL_RCC_ClockConfig+0x2e8>)
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002938:	22f0      	movs	r2, #240	; 0xf0
 800293a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	fa92 f2a2 	rbit	r2, r2
 8002942:	60fa      	str	r2, [r7, #12]
  return result;
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	fab2 f282 	clz	r2, r2
 800294a:	b2d2      	uxtb	r2, r2
 800294c:	40d3      	lsrs	r3, r2
 800294e:	4a09      	ldr	r2, [pc, #36]	; (8002974 <HAL_RCC_ClockConfig+0x2ec>)
 8002950:	5cd3      	ldrb	r3, [r2, r3]
 8002952:	fa21 f303 	lsr.w	r3, r1, r3
 8002956:	4a08      	ldr	r2, [pc, #32]	; (8002978 <HAL_RCC_ClockConfig+0x2f0>)
 8002958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800295a:	4b08      	ldr	r3, [pc, #32]	; (800297c <HAL_RCC_ClockConfig+0x2f4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4618      	mov	r0, r3
 8002960:	f7fe fb62 	bl	8001028 <HAL_InitTick>
  
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3778      	adds	r7, #120	; 0x78
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40021000 	.word	0x40021000
 8002974:	080097c0 	.word	0x080097c0
 8002978:	20000000 	.word	0x20000000
 800297c:	20000004 	.word	0x20000004

08002980 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002980:	b480      	push	{r7}
 8002982:	b08b      	sub	sp, #44	; 0x2c
 8002984:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	61fb      	str	r3, [r7, #28]
 800298a:	2300      	movs	r3, #0
 800298c:	61bb      	str	r3, [r7, #24]
 800298e:	2300      	movs	r3, #0
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
 8002992:	2300      	movs	r3, #0
 8002994:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002996:	2300      	movs	r3, #0
 8002998:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800299a:	4b2a      	ldr	r3, [pc, #168]	; (8002a44 <HAL_RCC_GetSysClockFreq+0xc4>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f003 030c 	and.w	r3, r3, #12
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d002      	beq.n	80029b0 <HAL_RCC_GetSysClockFreq+0x30>
 80029aa:	2b08      	cmp	r3, #8
 80029ac:	d003      	beq.n	80029b6 <HAL_RCC_GetSysClockFreq+0x36>
 80029ae:	e03f      	b.n	8002a30 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029b0:	4b25      	ldr	r3, [pc, #148]	; (8002a48 <HAL_RCC_GetSysClockFreq+0xc8>)
 80029b2:	623b      	str	r3, [r7, #32]
      break;
 80029b4:	e03f      	b.n	8002a36 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80029bc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80029c0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	fa92 f2a2 	rbit	r2, r2
 80029c8:	607a      	str	r2, [r7, #4]
  return result;
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	fab2 f282 	clz	r2, r2
 80029d0:	b2d2      	uxtb	r2, r2
 80029d2:	40d3      	lsrs	r3, r2
 80029d4:	4a1d      	ldr	r2, [pc, #116]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xcc>)
 80029d6:	5cd3      	ldrb	r3, [r2, r3]
 80029d8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80029da:	4b1a      	ldr	r3, [pc, #104]	; (8002a44 <HAL_RCC_GetSysClockFreq+0xc4>)
 80029dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	220f      	movs	r2, #15
 80029e4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	fa92 f2a2 	rbit	r2, r2
 80029ec:	60fa      	str	r2, [r7, #12]
  return result;
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	fab2 f282 	clz	r2, r2
 80029f4:	b2d2      	uxtb	r2, r2
 80029f6:	40d3      	lsrs	r3, r2
 80029f8:	4a15      	ldr	r2, [pc, #84]	; (8002a50 <HAL_RCC_GetSysClockFreq+0xd0>)
 80029fa:	5cd3      	ldrb	r3, [r2, r3]
 80029fc:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d008      	beq.n	8002a1a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a08:	4a0f      	ldr	r2, [pc, #60]	; (8002a48 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	fb02 f303 	mul.w	r3, r2, r3
 8002a16:	627b      	str	r3, [r7, #36]	; 0x24
 8002a18:	e007      	b.n	8002a2a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a1a:	4a0b      	ldr	r2, [pc, #44]	; (8002a48 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	fb02 f303 	mul.w	r3, r2, r3
 8002a28:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2c:	623b      	str	r3, [r7, #32]
      break;
 8002a2e:	e002      	b.n	8002a36 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a30:	4b05      	ldr	r3, [pc, #20]	; (8002a48 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a32:	623b      	str	r3, [r7, #32]
      break;
 8002a34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a36:	6a3b      	ldr	r3, [r7, #32]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	372c      	adds	r7, #44	; 0x2c
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	40021000 	.word	0x40021000
 8002a48:	007a1200 	.word	0x007a1200
 8002a4c:	080097d8 	.word	0x080097d8
 8002a50:	080097e8 	.word	0x080097e8

08002a54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a58:	4b03      	ldr	r3, [pc, #12]	; (8002a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	20000000 	.word	0x20000000

08002a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002a72:	f7ff ffef 	bl	8002a54 <HAL_RCC_GetHCLKFreq>
 8002a76:	4601      	mov	r1, r0
 8002a78:	4b0b      	ldr	r3, [pc, #44]	; (8002aa8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002a80:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002a84:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	fa92 f2a2 	rbit	r2, r2
 8002a8c:	603a      	str	r2, [r7, #0]
  return result;
 8002a8e:	683a      	ldr	r2, [r7, #0]
 8002a90:	fab2 f282 	clz	r2, r2
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	40d3      	lsrs	r3, r2
 8002a98:	4a04      	ldr	r2, [pc, #16]	; (8002aac <HAL_RCC_GetPCLK1Freq+0x40>)
 8002a9a:	5cd3      	ldrb	r3, [r2, r3]
 8002a9c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	080097d0 	.word	0x080097d0

08002ab0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002ab6:	f7ff ffcd 	bl	8002a54 <HAL_RCC_GetHCLKFreq>
 8002aba:	4601      	mov	r1, r0
 8002abc:	4b0b      	ldr	r3, [pc, #44]	; (8002aec <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002ac4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002ac8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	fa92 f2a2 	rbit	r2, r2
 8002ad0:	603a      	str	r2, [r7, #0]
  return result;
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	fab2 f282 	clz	r2, r2
 8002ad8:	b2d2      	uxtb	r2, r2
 8002ada:	40d3      	lsrs	r3, r2
 8002adc:	4a04      	ldr	r2, [pc, #16]	; (8002af0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002ade:	5cd3      	ldrb	r3, [r2, r3]
 8002ae0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40021000 	.word	0x40021000
 8002af0:	080097d0 	.word	0x080097d0

08002af4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	220f      	movs	r2, #15
 8002b02:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b04:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <HAL_RCC_GetClockConfig+0x5c>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f003 0203 	and.w	r2, r3, #3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002b10:	4b0f      	ldr	r3, [pc, #60]	; (8002b50 <HAL_RCC_GetClockConfig+0x5c>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002b1c:	4b0c      	ldr	r3, [pc, #48]	; (8002b50 <HAL_RCC_GetClockConfig+0x5c>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002b28:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <HAL_RCC_GetClockConfig+0x5c>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	08db      	lsrs	r3, r3, #3
 8002b2e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002b36:	4b07      	ldr	r3, [pc, #28]	; (8002b54 <HAL_RCC_GetClockConfig+0x60>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0207 	and.w	r2, r3, #7
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	601a      	str	r2, [r3, #0]
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	40021000 	.word	0x40021000
 8002b54:	40022000 	.word	0x40022000

08002b58 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b092      	sub	sp, #72	; 0x48
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b60:	2300      	movs	r3, #0
 8002b62:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002b64:	2300      	movs	r3, #0
 8002b66:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 80d4 	beq.w	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b7c:	4b4e      	ldr	r3, [pc, #312]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d10e      	bne.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b88:	4b4b      	ldr	r3, [pc, #300]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b8a:	69db      	ldr	r3, [r3, #28]
 8002b8c:	4a4a      	ldr	r2, [pc, #296]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b92:	61d3      	str	r3, [r2, #28]
 8002b94:	4b48      	ldr	r3, [pc, #288]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b96:	69db      	ldr	r3, [r3, #28]
 8002b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b9c:	60bb      	str	r3, [r7, #8]
 8002b9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba6:	4b45      	ldr	r3, [pc, #276]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d118      	bne.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bb2:	4b42      	ldr	r3, [pc, #264]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a41      	ldr	r2, [pc, #260]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bbc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bbe:	f7fe fbd5 	bl	800136c <HAL_GetTick>
 8002bc2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc6:	f7fe fbd1 	bl	800136c <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b64      	cmp	r3, #100	; 0x64
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e1d6      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd8:	4b38      	ldr	r3, [pc, #224]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0f0      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002be4:	4b34      	ldr	r3, [pc, #208]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bec:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f000 8084 	beq.w	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bfe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d07c      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c04:	4b2c      	ldr	r3, [pc, #176]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c06:	6a1b      	ldr	r3, [r3, #32]
 8002c08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c12:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c16:	fa93 f3a3 	rbit	r3, r3
 8002c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c1e:	fab3 f383 	clz	r3, r3
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	461a      	mov	r2, r3
 8002c26:	4b26      	ldr	r3, [pc, #152]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c28:	4413      	add	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	2301      	movs	r3, #1
 8002c30:	6013      	str	r3, [r2, #0]
 8002c32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c36:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c3a:	fa93 f3a3 	rbit	r3, r3
 8002c3e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c42:	fab3 f383 	clz	r3, r3
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	461a      	mov	r2, r3
 8002c4a:	4b1d      	ldr	r3, [pc, #116]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c4c:	4413      	add	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	461a      	mov	r2, r3
 8002c52:	2300      	movs	r3, #0
 8002c54:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c56:	4a18      	ldr	r2, [pc, #96]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c5a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d04b      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c66:	f7fe fb81 	bl	800136c <HAL_GetTick>
 8002c6a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c6c:	e00a      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c6e:	f7fe fb7d 	bl	800136c <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e180      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002c84:	2302      	movs	r3, #2
 8002c86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c8a:	fa93 f3a3 	rbit	r3, r3
 8002c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8002c90:	2302      	movs	r3, #2
 8002c92:	623b      	str	r3, [r7, #32]
 8002c94:	6a3b      	ldr	r3, [r7, #32]
 8002c96:	fa93 f3a3 	rbit	r3, r3
 8002c9a:	61fb      	str	r3, [r7, #28]
  return result;
 8002c9c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9e:	fab3 f383 	clz	r3, r3
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	095b      	lsrs	r3, r3, #5
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	f043 0302 	orr.w	r3, r3, #2
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d108      	bne.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002cb2:	4b01      	ldr	r3, [pc, #4]	; (8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	e00d      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	40007000 	.word	0x40007000
 8002cc0:	10908100 	.word	0x10908100
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	fa93 f3a3 	rbit	r3, r3
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	4ba0      	ldr	r3, [pc, #640]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	613a      	str	r2, [r7, #16]
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	fa92 f2a2 	rbit	r2, r2
 8002cde:	60fa      	str	r2, [r7, #12]
  return result;
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	fab2 f282 	clz	r2, r2
 8002ce6:	b2d2      	uxtb	r2, r2
 8002ce8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cec:	b2d2      	uxtb	r2, r2
 8002cee:	f002 021f 	and.w	r2, r2, #31
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	fa01 f202 	lsl.w	r2, r1, r2
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0b7      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002cfe:	4b95      	ldr	r3, [pc, #596]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	4992      	ldr	r1, [pc, #584]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d10:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d105      	bne.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d18:	4b8e      	ldr	r3, [pc, #568]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	4a8d      	ldr	r2, [pc, #564]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d22:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d008      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d30:	4b88      	ldr	r3, [pc, #544]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d34:	f023 0203 	bic.w	r2, r3, #3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	4985      	ldr	r1, [pc, #532]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d008      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d4e:	4b81      	ldr	r3, [pc, #516]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	497e      	ldr	r1, [pc, #504]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d008      	beq.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d6c:	4b79      	ldr	r3, [pc, #484]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d70:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	691b      	ldr	r3, [r3, #16]
 8002d78:	4976      	ldr	r1, [pc, #472]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0320 	and.w	r3, r3, #32
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d008      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d8a:	4b72      	ldr	r3, [pc, #456]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8e:	f023 0210 	bic.w	r2, r3, #16
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	496f      	ldr	r1, [pc, #444]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d008      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002da8:	4b6a      	ldr	r3, [pc, #424]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db4:	4967      	ldr	r1, [pc, #412]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d008      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002dc6:	4b63      	ldr	r3, [pc, #396]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	f023 0220 	bic.w	r2, r3, #32
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a1b      	ldr	r3, [r3, #32]
 8002dd2:	4960      	ldr	r1, [pc, #384]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d008      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002de4:	4b5b      	ldr	r3, [pc, #364]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df0:	4958      	ldr	r1, [pc, #352]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d008      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e02:	4b54      	ldr	r3, [pc, #336]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	4951      	ldr	r1, [pc, #324]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0310 	and.w	r3, r3, #16
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d008      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e20:	4b4c      	ldr	r3, [pc, #304]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e24:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	4949      	ldr	r1, [pc, #292]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d008      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e3e:	4b45      	ldr	r3, [pc, #276]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	4942      	ldr	r1, [pc, #264]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d008      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002e5c:	4b3d      	ldr	r3, [pc, #244]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e60:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e68:	493a      	ldr	r1, [pc, #232]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d008      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002e7a:	4b36      	ldr	r3, [pc, #216]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e7e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e86:	4933      	ldr	r1, [pc, #204]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d008      	beq.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002e98:	4b2e      	ldr	r3, [pc, #184]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ea4:	492b      	ldr	r1, [pc, #172]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d008      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002eb6:	4b27      	ldr	r3, [pc, #156]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	4924      	ldr	r1, [pc, #144]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d008      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002ed4:	4b1f      	ldr	r3, [pc, #124]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee0:	491c      	ldr	r1, [pc, #112]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d008      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002ef2:	4b18      	ldr	r3, [pc, #96]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efe:	4915      	ldr	r1, [pc, #84]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f00:	4313      	orrs	r3, r2
 8002f02:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d008      	beq.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002f10:	4b10      	ldr	r3, [pc, #64]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f14:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1c:	490d      	ldr	r1, [pc, #52]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d008      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002f2e:	4b09      	ldr	r3, [pc, #36]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f32:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f3a:	4906      	ldr	r1, [pc, #24]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d00c      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002f4c:	4b01      	ldr	r3, [pc, #4]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f50:	e002      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002f52:	bf00      	nop
 8002f54:	40021000 	.word	0x40021000
 8002f58:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f60:	490b      	ldr	r1, [pc, #44]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d008      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002f72:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f76:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f7e:	4904      	ldr	r1, [pc, #16]	; (8002f90 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3748      	adds	r7, #72	; 0x48
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40021000 	.word	0x40021000

08002f94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e049      	b.n	800303a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f841 	bl	8003042 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	3304      	adds	r3, #4
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	f000 f9f8 	bl	80033c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800304a:	bf00      	nop
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
	...

08003058 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003058:	b480      	push	{r7}
 800305a:	b085      	sub	sp, #20
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b01      	cmp	r3, #1
 800306a:	d001      	beq.n	8003070 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e04f      	b.n	8003110 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2202      	movs	r2, #2
 8003074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68da      	ldr	r2, [r3, #12]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f042 0201 	orr.w	r2, r2, #1
 8003086:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a23      	ldr	r2, [pc, #140]	; (800311c <HAL_TIM_Base_Start_IT+0xc4>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d01d      	beq.n	80030ce <HAL_TIM_Base_Start_IT+0x76>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800309a:	d018      	beq.n	80030ce <HAL_TIM_Base_Start_IT+0x76>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a1f      	ldr	r2, [pc, #124]	; (8003120 <HAL_TIM_Base_Start_IT+0xc8>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d013      	beq.n	80030ce <HAL_TIM_Base_Start_IT+0x76>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a1e      	ldr	r2, [pc, #120]	; (8003124 <HAL_TIM_Base_Start_IT+0xcc>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d00e      	beq.n	80030ce <HAL_TIM_Base_Start_IT+0x76>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a1c      	ldr	r2, [pc, #112]	; (8003128 <HAL_TIM_Base_Start_IT+0xd0>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d009      	beq.n	80030ce <HAL_TIM_Base_Start_IT+0x76>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a1b      	ldr	r2, [pc, #108]	; (800312c <HAL_TIM_Base_Start_IT+0xd4>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d004      	beq.n	80030ce <HAL_TIM_Base_Start_IT+0x76>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a19      	ldr	r2, [pc, #100]	; (8003130 <HAL_TIM_Base_Start_IT+0xd8>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d115      	bne.n	80030fa <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	4b17      	ldr	r3, [pc, #92]	; (8003134 <HAL_TIM_Base_Start_IT+0xdc>)
 80030d6:	4013      	ands	r3, r2
 80030d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2b06      	cmp	r3, #6
 80030de:	d015      	beq.n	800310c <HAL_TIM_Base_Start_IT+0xb4>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030e6:	d011      	beq.n	800310c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 0201 	orr.w	r2, r2, #1
 80030f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030f8:	e008      	b.n	800310c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f042 0201 	orr.w	r2, r2, #1
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	e000      	b.n	800310e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800310c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3714      	adds	r7, #20
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr
 800311c:	40012c00 	.word	0x40012c00
 8003120:	40000400 	.word	0x40000400
 8003124:	40000800 	.word	0x40000800
 8003128:	40013400 	.word	0x40013400
 800312c:	40014000 	.word	0x40014000
 8003130:	40015000 	.word	0x40015000
 8003134:	00010007 	.word	0x00010007

08003138 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b02      	cmp	r3, #2
 800314c:	d122      	bne.n	8003194 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	f003 0302 	and.w	r3, r3, #2
 8003158:	2b02      	cmp	r3, #2
 800315a:	d11b      	bne.n	8003194 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f06f 0202 	mvn.w	r2, #2
 8003164:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	f003 0303 	and.w	r3, r3, #3
 8003176:	2b00      	cmp	r3, #0
 8003178:	d003      	beq.n	8003182 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f000 f905 	bl	800338a <HAL_TIM_IC_CaptureCallback>
 8003180:	e005      	b.n	800318e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 f8f7 	bl	8003376 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 f908 	bl	800339e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2200      	movs	r2, #0
 8003192:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	f003 0304 	and.w	r3, r3, #4
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d122      	bne.n	80031e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	f003 0304 	and.w	r3, r3, #4
 80031ac:	2b04      	cmp	r3, #4
 80031ae:	d11b      	bne.n	80031e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f06f 0204 	mvn.w	r2, #4
 80031b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2202      	movs	r2, #2
 80031be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 f8db 	bl	800338a <HAL_TIM_IC_CaptureCallback>
 80031d4:	e005      	b.n	80031e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 f8cd 	bl	8003376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 f8de 	bl	800339e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	f003 0308 	and.w	r3, r3, #8
 80031f2:	2b08      	cmp	r3, #8
 80031f4:	d122      	bne.n	800323c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f003 0308 	and.w	r3, r3, #8
 8003200:	2b08      	cmp	r3, #8
 8003202:	d11b      	bne.n	800323c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f06f 0208 	mvn.w	r2, #8
 800320c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2204      	movs	r2, #4
 8003212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	69db      	ldr	r3, [r3, #28]
 800321a:	f003 0303 	and.w	r3, r3, #3
 800321e:	2b00      	cmp	r3, #0
 8003220:	d003      	beq.n	800322a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 f8b1 	bl	800338a <HAL_TIM_IC_CaptureCallback>
 8003228:	e005      	b.n	8003236 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 f8a3 	bl	8003376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 f8b4 	bl	800339e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	f003 0310 	and.w	r3, r3, #16
 8003246:	2b10      	cmp	r3, #16
 8003248:	d122      	bne.n	8003290 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	f003 0310 	and.w	r3, r3, #16
 8003254:	2b10      	cmp	r3, #16
 8003256:	d11b      	bne.n	8003290 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f06f 0210 	mvn.w	r2, #16
 8003260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2208      	movs	r2, #8
 8003266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003272:	2b00      	cmp	r3, #0
 8003274:	d003      	beq.n	800327e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 f887 	bl	800338a <HAL_TIM_IC_CaptureCallback>
 800327c:	e005      	b.n	800328a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f879 	bl	8003376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f88a 	bl	800339e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b01      	cmp	r3, #1
 800329c:	d10e      	bne.n	80032bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d107      	bne.n	80032bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f06f 0201 	mvn.w	r2, #1
 80032b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f7fd fe32 	bl	8000f20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c6:	2b80      	cmp	r3, #128	; 0x80
 80032c8:	d10e      	bne.n	80032e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032d4:	2b80      	cmp	r3, #128	; 0x80
 80032d6:	d107      	bne.n	80032e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f918 	bl	8003518 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032f6:	d10e      	bne.n	8003316 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003302:	2b80      	cmp	r3, #128	; 0x80
 8003304:	d107      	bne.n	8003316 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800330e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 f90b 	bl	800352c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003320:	2b40      	cmp	r3, #64	; 0x40
 8003322:	d10e      	bne.n	8003342 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800332e:	2b40      	cmp	r3, #64	; 0x40
 8003330:	d107      	bne.n	8003342 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800333a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f000 f838 	bl	80033b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	f003 0320 	and.w	r3, r3, #32
 800334c:	2b20      	cmp	r3, #32
 800334e:	d10e      	bne.n	800336e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	f003 0320 	and.w	r3, r3, #32
 800335a:	2b20      	cmp	r3, #32
 800335c:	d107      	bne.n	800336e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f06f 0220 	mvn.w	r2, #32
 8003366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 f8cb 	bl	8003504 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800336e:	bf00      	nop
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003376:	b480      	push	{r7}
 8003378:	b083      	sub	sp, #12
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800337e:	bf00      	nop
 8003380:	370c      	adds	r7, #12
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr

0800338a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800338a:	b480      	push	{r7}
 800338c:	b083      	sub	sp, #12
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr

0800339e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800339e:	b480      	push	{r7}
 80033a0:	b083      	sub	sp, #12
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033a6:	bf00      	nop
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033ba:	bf00      	nop
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
	...

080033c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a42      	ldr	r2, [pc, #264]	; (80034e4 <TIM_Base_SetConfig+0x11c>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d013      	beq.n	8003408 <TIM_Base_SetConfig+0x40>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e6:	d00f      	beq.n	8003408 <TIM_Base_SetConfig+0x40>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a3f      	ldr	r2, [pc, #252]	; (80034e8 <TIM_Base_SetConfig+0x120>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d00b      	beq.n	8003408 <TIM_Base_SetConfig+0x40>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a3e      	ldr	r2, [pc, #248]	; (80034ec <TIM_Base_SetConfig+0x124>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d007      	beq.n	8003408 <TIM_Base_SetConfig+0x40>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a3d      	ldr	r2, [pc, #244]	; (80034f0 <TIM_Base_SetConfig+0x128>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d003      	beq.n	8003408 <TIM_Base_SetConfig+0x40>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4a3c      	ldr	r2, [pc, #240]	; (80034f4 <TIM_Base_SetConfig+0x12c>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d108      	bne.n	800341a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800340e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	4313      	orrs	r3, r2
 8003418:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a31      	ldr	r2, [pc, #196]	; (80034e4 <TIM_Base_SetConfig+0x11c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d01f      	beq.n	8003462 <TIM_Base_SetConfig+0x9a>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003428:	d01b      	beq.n	8003462 <TIM_Base_SetConfig+0x9a>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a2e      	ldr	r2, [pc, #184]	; (80034e8 <TIM_Base_SetConfig+0x120>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d017      	beq.n	8003462 <TIM_Base_SetConfig+0x9a>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a2d      	ldr	r2, [pc, #180]	; (80034ec <TIM_Base_SetConfig+0x124>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d013      	beq.n	8003462 <TIM_Base_SetConfig+0x9a>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a2c      	ldr	r2, [pc, #176]	; (80034f0 <TIM_Base_SetConfig+0x128>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d00f      	beq.n	8003462 <TIM_Base_SetConfig+0x9a>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a2c      	ldr	r2, [pc, #176]	; (80034f8 <TIM_Base_SetConfig+0x130>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d00b      	beq.n	8003462 <TIM_Base_SetConfig+0x9a>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a2b      	ldr	r2, [pc, #172]	; (80034fc <TIM_Base_SetConfig+0x134>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d007      	beq.n	8003462 <TIM_Base_SetConfig+0x9a>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a2a      	ldr	r2, [pc, #168]	; (8003500 <TIM_Base_SetConfig+0x138>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d003      	beq.n	8003462 <TIM_Base_SetConfig+0x9a>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a25      	ldr	r2, [pc, #148]	; (80034f4 <TIM_Base_SetConfig+0x12c>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d108      	bne.n	8003474 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003468:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	4313      	orrs	r3, r2
 8003472:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	4313      	orrs	r3, r2
 8003480:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	689a      	ldr	r2, [r3, #8]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a12      	ldr	r2, [pc, #72]	; (80034e4 <TIM_Base_SetConfig+0x11c>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d013      	beq.n	80034c8 <TIM_Base_SetConfig+0x100>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a13      	ldr	r2, [pc, #76]	; (80034f0 <TIM_Base_SetConfig+0x128>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d00f      	beq.n	80034c8 <TIM_Base_SetConfig+0x100>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a13      	ldr	r2, [pc, #76]	; (80034f8 <TIM_Base_SetConfig+0x130>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d00b      	beq.n	80034c8 <TIM_Base_SetConfig+0x100>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a12      	ldr	r2, [pc, #72]	; (80034fc <TIM_Base_SetConfig+0x134>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d007      	beq.n	80034c8 <TIM_Base_SetConfig+0x100>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a11      	ldr	r2, [pc, #68]	; (8003500 <TIM_Base_SetConfig+0x138>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d003      	beq.n	80034c8 <TIM_Base_SetConfig+0x100>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a0c      	ldr	r2, [pc, #48]	; (80034f4 <TIM_Base_SetConfig+0x12c>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d103      	bne.n	80034d0 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	691a      	ldr	r2, [r3, #16]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	615a      	str	r2, [r3, #20]
}
 80034d6:	bf00      	nop
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40012c00 	.word	0x40012c00
 80034e8:	40000400 	.word	0x40000400
 80034ec:	40000800 	.word	0x40000800
 80034f0:	40013400 	.word	0x40013400
 80034f4:	40015000 	.word	0x40015000
 80034f8:	40014000 	.word	0x40014000
 80034fc:	40014400 	.word	0x40014400
 8003500:	40014800 	.word	0x40014800

08003504 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e040      	b.n	80035d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003556:	2b00      	cmp	r3, #0
 8003558:	d106      	bne.n	8003568 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7fd fd1c 	bl	8000fa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2224      	movs	r2, #36	; 0x24
 800356c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 0201 	bic.w	r2, r2, #1
 800357c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 f8c0 	bl	8003704 <UART_SetConfig>
 8003584:	4603      	mov	r3, r0
 8003586:	2b01      	cmp	r3, #1
 8003588:	d101      	bne.n	800358e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e022      	b.n	80035d4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 fa8a 	bl	8003ab0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689a      	ldr	r2, [r3, #8]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0201 	orr.w	r2, r2, #1
 80035ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 fb11 	bl	8003bf4 <UART_CheckIdleState>
 80035d2:	4603      	mov	r3, r0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b08a      	sub	sp, #40	; 0x28
 80035e0:	af02      	add	r7, sp, #8
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	603b      	str	r3, [r7, #0]
 80035e8:	4613      	mov	r3, r2
 80035ea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	f040 8082 	bne.w	80036fa <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d002      	beq.n	8003602 <HAL_UART_Transmit+0x26>
 80035fc:	88fb      	ldrh	r3, [r7, #6]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d101      	bne.n	8003606 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e07a      	b.n	80036fc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_UART_Transmit+0x38>
 8003610:	2302      	movs	r3, #2
 8003612:	e073      	b.n	80036fc <HAL_UART_Transmit+0x120>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2221      	movs	r2, #33	; 0x21
 8003628:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800362a:	f7fd fe9f 	bl	800136c <HAL_GetTick>
 800362e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	88fa      	ldrh	r2, [r7, #6]
 8003634:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	88fa      	ldrh	r2, [r7, #6]
 800363c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003648:	d108      	bne.n	800365c <HAL_UART_Transmit+0x80>
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d104      	bne.n	800365c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003652:	2300      	movs	r3, #0
 8003654:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	61bb      	str	r3, [r7, #24]
 800365a:	e003      	b.n	8003664 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003660:	2300      	movs	r3, #0
 8003662:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800366c:	e02d      	b.n	80036ca <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	2200      	movs	r2, #0
 8003676:	2180      	movs	r1, #128	; 0x80
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	f000 fb04 	bl	8003c86 <UART_WaitOnFlagUntilTimeout>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e039      	b.n	80036fc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10b      	bne.n	80036a6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	881a      	ldrh	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800369a:	b292      	uxth	r2, r2
 800369c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	3302      	adds	r3, #2
 80036a2:	61bb      	str	r3, [r7, #24]
 80036a4:	e008      	b.n	80036b8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	781a      	ldrb	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	b292      	uxth	r2, r2
 80036b0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	3301      	adds	r3, #1
 80036b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80036be:	b29b      	uxth	r3, r3
 80036c0:	3b01      	subs	r3, #1
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1cb      	bne.n	800366e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	2200      	movs	r2, #0
 80036de:	2140      	movs	r1, #64	; 0x40
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 fad0 	bl	8003c86 <UART_WaitOnFlagUntilTimeout>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e005      	b.n	80036fc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2220      	movs	r2, #32
 80036f4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80036f6:	2300      	movs	r3, #0
 80036f8:	e000      	b.n	80036fc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80036fa:	2302      	movs	r3, #2
  }
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3720      	adds	r7, #32
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b088      	sub	sp, #32
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800370c:	2300      	movs	r3, #0
 800370e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	431a      	orrs	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	695b      	ldr	r3, [r3, #20]
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	69db      	ldr	r3, [r3, #28]
 8003724:	4313      	orrs	r3, r2
 8003726:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	4bab      	ldr	r3, [pc, #684]	; (80039dc <UART_SetConfig+0x2d8>)
 8003730:	4013      	ands	r3, r2
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	6812      	ldr	r2, [r2, #0]
 8003736:	6979      	ldr	r1, [r7, #20]
 8003738:	430b      	orrs	r3, r1
 800373a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68da      	ldr	r2, [r3, #12]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	430a      	orrs	r2, r1
 8003750:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	697a      	ldr	r2, [r7, #20]
 800375e:	4313      	orrs	r3, r2
 8003760:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	697a      	ldr	r2, [r7, #20]
 8003772:	430a      	orrs	r2, r1
 8003774:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a99      	ldr	r2, [pc, #612]	; (80039e0 <UART_SetConfig+0x2dc>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d120      	bne.n	80037c2 <UART_SetConfig+0xbe>
 8003780:	4b98      	ldr	r3, [pc, #608]	; (80039e4 <UART_SetConfig+0x2e0>)
 8003782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003784:	f003 0303 	and.w	r3, r3, #3
 8003788:	2b03      	cmp	r3, #3
 800378a:	d817      	bhi.n	80037bc <UART_SetConfig+0xb8>
 800378c:	a201      	add	r2, pc, #4	; (adr r2, 8003794 <UART_SetConfig+0x90>)
 800378e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003792:	bf00      	nop
 8003794:	080037a5 	.word	0x080037a5
 8003798:	080037b1 	.word	0x080037b1
 800379c:	080037b7 	.word	0x080037b7
 80037a0:	080037ab 	.word	0x080037ab
 80037a4:	2301      	movs	r3, #1
 80037a6:	77fb      	strb	r3, [r7, #31]
 80037a8:	e0b5      	b.n	8003916 <UART_SetConfig+0x212>
 80037aa:	2302      	movs	r3, #2
 80037ac:	77fb      	strb	r3, [r7, #31]
 80037ae:	e0b2      	b.n	8003916 <UART_SetConfig+0x212>
 80037b0:	2304      	movs	r3, #4
 80037b2:	77fb      	strb	r3, [r7, #31]
 80037b4:	e0af      	b.n	8003916 <UART_SetConfig+0x212>
 80037b6:	2308      	movs	r3, #8
 80037b8:	77fb      	strb	r3, [r7, #31]
 80037ba:	e0ac      	b.n	8003916 <UART_SetConfig+0x212>
 80037bc:	2310      	movs	r3, #16
 80037be:	77fb      	strb	r3, [r7, #31]
 80037c0:	e0a9      	b.n	8003916 <UART_SetConfig+0x212>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a88      	ldr	r2, [pc, #544]	; (80039e8 <UART_SetConfig+0x2e4>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d124      	bne.n	8003816 <UART_SetConfig+0x112>
 80037cc:	4b85      	ldr	r3, [pc, #532]	; (80039e4 <UART_SetConfig+0x2e0>)
 80037ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037d4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80037d8:	d011      	beq.n	80037fe <UART_SetConfig+0xfa>
 80037da:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80037de:	d817      	bhi.n	8003810 <UART_SetConfig+0x10c>
 80037e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037e4:	d011      	beq.n	800380a <UART_SetConfig+0x106>
 80037e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037ea:	d811      	bhi.n	8003810 <UART_SetConfig+0x10c>
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <UART_SetConfig+0xf4>
 80037f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037f4:	d006      	beq.n	8003804 <UART_SetConfig+0x100>
 80037f6:	e00b      	b.n	8003810 <UART_SetConfig+0x10c>
 80037f8:	2300      	movs	r3, #0
 80037fa:	77fb      	strb	r3, [r7, #31]
 80037fc:	e08b      	b.n	8003916 <UART_SetConfig+0x212>
 80037fe:	2302      	movs	r3, #2
 8003800:	77fb      	strb	r3, [r7, #31]
 8003802:	e088      	b.n	8003916 <UART_SetConfig+0x212>
 8003804:	2304      	movs	r3, #4
 8003806:	77fb      	strb	r3, [r7, #31]
 8003808:	e085      	b.n	8003916 <UART_SetConfig+0x212>
 800380a:	2308      	movs	r3, #8
 800380c:	77fb      	strb	r3, [r7, #31]
 800380e:	e082      	b.n	8003916 <UART_SetConfig+0x212>
 8003810:	2310      	movs	r3, #16
 8003812:	77fb      	strb	r3, [r7, #31]
 8003814:	e07f      	b.n	8003916 <UART_SetConfig+0x212>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a74      	ldr	r2, [pc, #464]	; (80039ec <UART_SetConfig+0x2e8>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d124      	bne.n	800386a <UART_SetConfig+0x166>
 8003820:	4b70      	ldr	r3, [pc, #448]	; (80039e4 <UART_SetConfig+0x2e0>)
 8003822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003824:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003828:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800382c:	d011      	beq.n	8003852 <UART_SetConfig+0x14e>
 800382e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003832:	d817      	bhi.n	8003864 <UART_SetConfig+0x160>
 8003834:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003838:	d011      	beq.n	800385e <UART_SetConfig+0x15a>
 800383a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800383e:	d811      	bhi.n	8003864 <UART_SetConfig+0x160>
 8003840:	2b00      	cmp	r3, #0
 8003842:	d003      	beq.n	800384c <UART_SetConfig+0x148>
 8003844:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003848:	d006      	beq.n	8003858 <UART_SetConfig+0x154>
 800384a:	e00b      	b.n	8003864 <UART_SetConfig+0x160>
 800384c:	2300      	movs	r3, #0
 800384e:	77fb      	strb	r3, [r7, #31]
 8003850:	e061      	b.n	8003916 <UART_SetConfig+0x212>
 8003852:	2302      	movs	r3, #2
 8003854:	77fb      	strb	r3, [r7, #31]
 8003856:	e05e      	b.n	8003916 <UART_SetConfig+0x212>
 8003858:	2304      	movs	r3, #4
 800385a:	77fb      	strb	r3, [r7, #31]
 800385c:	e05b      	b.n	8003916 <UART_SetConfig+0x212>
 800385e:	2308      	movs	r3, #8
 8003860:	77fb      	strb	r3, [r7, #31]
 8003862:	e058      	b.n	8003916 <UART_SetConfig+0x212>
 8003864:	2310      	movs	r3, #16
 8003866:	77fb      	strb	r3, [r7, #31]
 8003868:	e055      	b.n	8003916 <UART_SetConfig+0x212>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a60      	ldr	r2, [pc, #384]	; (80039f0 <UART_SetConfig+0x2ec>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d124      	bne.n	80038be <UART_SetConfig+0x1ba>
 8003874:	4b5b      	ldr	r3, [pc, #364]	; (80039e4 <UART_SetConfig+0x2e0>)
 8003876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003878:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800387c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003880:	d011      	beq.n	80038a6 <UART_SetConfig+0x1a2>
 8003882:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003886:	d817      	bhi.n	80038b8 <UART_SetConfig+0x1b4>
 8003888:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800388c:	d011      	beq.n	80038b2 <UART_SetConfig+0x1ae>
 800388e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003892:	d811      	bhi.n	80038b8 <UART_SetConfig+0x1b4>
 8003894:	2b00      	cmp	r3, #0
 8003896:	d003      	beq.n	80038a0 <UART_SetConfig+0x19c>
 8003898:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800389c:	d006      	beq.n	80038ac <UART_SetConfig+0x1a8>
 800389e:	e00b      	b.n	80038b8 <UART_SetConfig+0x1b4>
 80038a0:	2300      	movs	r3, #0
 80038a2:	77fb      	strb	r3, [r7, #31]
 80038a4:	e037      	b.n	8003916 <UART_SetConfig+0x212>
 80038a6:	2302      	movs	r3, #2
 80038a8:	77fb      	strb	r3, [r7, #31]
 80038aa:	e034      	b.n	8003916 <UART_SetConfig+0x212>
 80038ac:	2304      	movs	r3, #4
 80038ae:	77fb      	strb	r3, [r7, #31]
 80038b0:	e031      	b.n	8003916 <UART_SetConfig+0x212>
 80038b2:	2308      	movs	r3, #8
 80038b4:	77fb      	strb	r3, [r7, #31]
 80038b6:	e02e      	b.n	8003916 <UART_SetConfig+0x212>
 80038b8:	2310      	movs	r3, #16
 80038ba:	77fb      	strb	r3, [r7, #31]
 80038bc:	e02b      	b.n	8003916 <UART_SetConfig+0x212>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a4c      	ldr	r2, [pc, #304]	; (80039f4 <UART_SetConfig+0x2f0>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d124      	bne.n	8003912 <UART_SetConfig+0x20e>
 80038c8:	4b46      	ldr	r3, [pc, #280]	; (80039e4 <UART_SetConfig+0x2e0>)
 80038ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038cc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80038d0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80038d4:	d011      	beq.n	80038fa <UART_SetConfig+0x1f6>
 80038d6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80038da:	d817      	bhi.n	800390c <UART_SetConfig+0x208>
 80038dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038e0:	d011      	beq.n	8003906 <UART_SetConfig+0x202>
 80038e2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038e6:	d811      	bhi.n	800390c <UART_SetConfig+0x208>
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <UART_SetConfig+0x1f0>
 80038ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038f0:	d006      	beq.n	8003900 <UART_SetConfig+0x1fc>
 80038f2:	e00b      	b.n	800390c <UART_SetConfig+0x208>
 80038f4:	2300      	movs	r3, #0
 80038f6:	77fb      	strb	r3, [r7, #31]
 80038f8:	e00d      	b.n	8003916 <UART_SetConfig+0x212>
 80038fa:	2302      	movs	r3, #2
 80038fc:	77fb      	strb	r3, [r7, #31]
 80038fe:	e00a      	b.n	8003916 <UART_SetConfig+0x212>
 8003900:	2304      	movs	r3, #4
 8003902:	77fb      	strb	r3, [r7, #31]
 8003904:	e007      	b.n	8003916 <UART_SetConfig+0x212>
 8003906:	2308      	movs	r3, #8
 8003908:	77fb      	strb	r3, [r7, #31]
 800390a:	e004      	b.n	8003916 <UART_SetConfig+0x212>
 800390c:	2310      	movs	r3, #16
 800390e:	77fb      	strb	r3, [r7, #31]
 8003910:	e001      	b.n	8003916 <UART_SetConfig+0x212>
 8003912:	2310      	movs	r3, #16
 8003914:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800391e:	d16d      	bne.n	80039fc <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8003920:	7ffb      	ldrb	r3, [r7, #31]
 8003922:	2b08      	cmp	r3, #8
 8003924:	d827      	bhi.n	8003976 <UART_SetConfig+0x272>
 8003926:	a201      	add	r2, pc, #4	; (adr r2, 800392c <UART_SetConfig+0x228>)
 8003928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800392c:	08003951 	.word	0x08003951
 8003930:	08003959 	.word	0x08003959
 8003934:	08003961 	.word	0x08003961
 8003938:	08003977 	.word	0x08003977
 800393c:	08003967 	.word	0x08003967
 8003940:	08003977 	.word	0x08003977
 8003944:	08003977 	.word	0x08003977
 8003948:	08003977 	.word	0x08003977
 800394c:	0800396f 	.word	0x0800396f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003950:	f7ff f88c 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 8003954:	61b8      	str	r0, [r7, #24]
        break;
 8003956:	e013      	b.n	8003980 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003958:	f7ff f8aa 	bl	8002ab0 <HAL_RCC_GetPCLK2Freq>
 800395c:	61b8      	str	r0, [r7, #24]
        break;
 800395e:	e00f      	b.n	8003980 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003960:	4b25      	ldr	r3, [pc, #148]	; (80039f8 <UART_SetConfig+0x2f4>)
 8003962:	61bb      	str	r3, [r7, #24]
        break;
 8003964:	e00c      	b.n	8003980 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003966:	f7ff f80b 	bl	8002980 <HAL_RCC_GetSysClockFreq>
 800396a:	61b8      	str	r0, [r7, #24]
        break;
 800396c:	e008      	b.n	8003980 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800396e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003972:	61bb      	str	r3, [r7, #24]
        break;
 8003974:	e004      	b.n	8003980 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 8003976:	2300      	movs	r3, #0
 8003978:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	77bb      	strb	r3, [r7, #30]
        break;
 800397e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	2b00      	cmp	r3, #0
 8003984:	f000 8086 	beq.w	8003a94 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	005a      	lsls	r2, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	085b      	lsrs	r3, r3, #1
 8003992:	441a      	add	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	fbb2 f3f3 	udiv	r3, r2, r3
 800399c:	b29b      	uxth	r3, r3
 800399e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	2b0f      	cmp	r3, #15
 80039a4:	d916      	bls.n	80039d4 <UART_SetConfig+0x2d0>
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039ac:	d212      	bcs.n	80039d4 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	f023 030f 	bic.w	r3, r3, #15
 80039b6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	085b      	lsrs	r3, r3, #1
 80039bc:	b29b      	uxth	r3, r3
 80039be:	f003 0307 	and.w	r3, r3, #7
 80039c2:	b29a      	uxth	r2, r3
 80039c4:	89fb      	ldrh	r3, [r7, #14]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	89fa      	ldrh	r2, [r7, #14]
 80039d0:	60da      	str	r2, [r3, #12]
 80039d2:	e05f      	b.n	8003a94 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	77bb      	strb	r3, [r7, #30]
 80039d8:	e05c      	b.n	8003a94 <UART_SetConfig+0x390>
 80039da:	bf00      	nop
 80039dc:	efff69f3 	.word	0xefff69f3
 80039e0:	40013800 	.word	0x40013800
 80039e4:	40021000 	.word	0x40021000
 80039e8:	40004400 	.word	0x40004400
 80039ec:	40004800 	.word	0x40004800
 80039f0:	40004c00 	.word	0x40004c00
 80039f4:	40005000 	.word	0x40005000
 80039f8:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80039fc:	7ffb      	ldrb	r3, [r7, #31]
 80039fe:	2b08      	cmp	r3, #8
 8003a00:	d827      	bhi.n	8003a52 <UART_SetConfig+0x34e>
 8003a02:	a201      	add	r2, pc, #4	; (adr r2, 8003a08 <UART_SetConfig+0x304>)
 8003a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a08:	08003a2d 	.word	0x08003a2d
 8003a0c:	08003a35 	.word	0x08003a35
 8003a10:	08003a3d 	.word	0x08003a3d
 8003a14:	08003a53 	.word	0x08003a53
 8003a18:	08003a43 	.word	0x08003a43
 8003a1c:	08003a53 	.word	0x08003a53
 8003a20:	08003a53 	.word	0x08003a53
 8003a24:	08003a53 	.word	0x08003a53
 8003a28:	08003a4b 	.word	0x08003a4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a2c:	f7ff f81e 	bl	8002a6c <HAL_RCC_GetPCLK1Freq>
 8003a30:	61b8      	str	r0, [r7, #24]
        break;
 8003a32:	e013      	b.n	8003a5c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a34:	f7ff f83c 	bl	8002ab0 <HAL_RCC_GetPCLK2Freq>
 8003a38:	61b8      	str	r0, [r7, #24]
        break;
 8003a3a:	e00f      	b.n	8003a5c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a3c:	4b1b      	ldr	r3, [pc, #108]	; (8003aac <UART_SetConfig+0x3a8>)
 8003a3e:	61bb      	str	r3, [r7, #24]
        break;
 8003a40:	e00c      	b.n	8003a5c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a42:	f7fe ff9d 	bl	8002980 <HAL_RCC_GetSysClockFreq>
 8003a46:	61b8      	str	r0, [r7, #24]
        break;
 8003a48:	e008      	b.n	8003a5c <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a4e:	61bb      	str	r3, [r7, #24]
        break;
 8003a50:	e004      	b.n	8003a5c <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8003a52:	2300      	movs	r3, #0
 8003a54:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	77bb      	strb	r3, [r7, #30]
        break;
 8003a5a:	bf00      	nop
    }

    if (pclk != 0U)
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d018      	beq.n	8003a94 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	085a      	lsrs	r2, r3, #1
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	441a      	add	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	2b0f      	cmp	r3, #15
 8003a7c:	d908      	bls.n	8003a90 <UART_SetConfig+0x38c>
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a84:	d204      	bcs.n	8003a90 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	60da      	str	r2, [r3, #12]
 8003a8e:	e001      	b.n	8003a94 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003aa0:	7fbb      	ldrb	r3, [r7, #30]
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3720      	adds	r7, #32
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	007a1200 	.word	0x007a1200

08003ab0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00a      	beq.n	8003ada <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00a      	beq.n	8003afc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	f003 0304 	and.w	r3, r3, #4
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00a      	beq.n	8003b1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b22:	f003 0308 	and.w	r3, r3, #8
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00a      	beq.n	8003b40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b44:	f003 0310 	and.w	r3, r3, #16
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00a      	beq.n	8003b62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	430a      	orrs	r2, r1
 8003b60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b66:	f003 0320 	and.w	r3, r3, #32
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00a      	beq.n	8003b84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d01a      	beq.n	8003bc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003baa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003bae:	d10a      	bne.n	8003bc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	430a      	orrs	r2, r1
 8003bc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00a      	beq.n	8003be8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	605a      	str	r2, [r3, #4]
  }
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af02      	add	r7, sp, #8
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c04:	f7fd fbb2 	bl	800136c <HAL_GetTick>
 8003c08:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0308 	and.w	r3, r3, #8
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	d10e      	bne.n	8003c36 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 f82d 	bl	8003c86 <UART_WaitOnFlagUntilTimeout>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e023      	b.n	8003c7e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0304 	and.w	r3, r3, #4
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d10e      	bne.n	8003c62 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 f817 	bl	8003c86 <UART_WaitOnFlagUntilTimeout>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e00d      	b.n	8003c7e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2220      	movs	r2, #32
 8003c66:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}

08003c86 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c86:	b580      	push	{r7, lr}
 8003c88:	b09c      	sub	sp, #112	; 0x70
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	60f8      	str	r0, [r7, #12]
 8003c8e:	60b9      	str	r1, [r7, #8]
 8003c90:	603b      	str	r3, [r7, #0]
 8003c92:	4613      	mov	r3, r2
 8003c94:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c96:	e0a5      	b.n	8003de4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c9e:	f000 80a1 	beq.w	8003de4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ca2:	f7fd fb63 	bl	800136c <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d302      	bcc.n	8003cb8 <UART_WaitOnFlagUntilTimeout+0x32>
 8003cb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d13e      	bne.n	8003d36 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cc0:	e853 3f00 	ldrex	r3, [r3]
 8003cc4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003cc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cc8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ccc:	667b      	str	r3, [r7, #100]	; 0x64
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003cd6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003cd8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cda:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003cdc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003cde:	e841 2300 	strex	r3, r2, [r1]
 8003ce2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003ce4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1e6      	bne.n	8003cb8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	3308      	adds	r3, #8
 8003cf0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cf4:	e853 3f00 	ldrex	r3, [r3]
 8003cf8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cfc:	f023 0301 	bic.w	r3, r3, #1
 8003d00:	663b      	str	r3, [r7, #96]	; 0x60
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	3308      	adds	r3, #8
 8003d08:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d0a:	64ba      	str	r2, [r7, #72]	; 0x48
 8003d0c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003d10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d12:	e841 2300 	strex	r3, r2, [r1]
 8003d16:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003d18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d1e5      	bne.n	8003cea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2220      	movs	r2, #32
 8003d22:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e067      	b.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d04f      	beq.n	8003de4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d52:	d147      	bne.n	8003de4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d5c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d66:	e853 3f00 	ldrex	r3, [r3]
 8003d6a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d72:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	461a      	mov	r2, r3
 8003d7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d7c:	637b      	str	r3, [r7, #52]	; 0x34
 8003d7e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d84:	e841 2300 	strex	r3, r2, [r1]
 8003d88:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1e6      	bne.n	8003d5e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3308      	adds	r3, #8
 8003d96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	613b      	str	r3, [r7, #16]
   return(result);
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	f023 0301 	bic.w	r3, r3, #1
 8003da6:	66bb      	str	r3, [r7, #104]	; 0x68
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3308      	adds	r3, #8
 8003dae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003db0:	623a      	str	r2, [r7, #32]
 8003db2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db4:	69f9      	ldr	r1, [r7, #28]
 8003db6:	6a3a      	ldr	r2, [r7, #32]
 8003db8:	e841 2300 	strex	r3, r2, [r1]
 8003dbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e5      	bne.n	8003d90 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2220      	movs	r2, #32
 8003dce:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2220      	movs	r2, #32
 8003dd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e010      	b.n	8003e06 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	69da      	ldr	r2, [r3, #28]
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	4013      	ands	r3, r2
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	bf0c      	ite	eq
 8003df4:	2301      	moveq	r3, #1
 8003df6:	2300      	movne	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	79fb      	ldrb	r3, [r7, #7]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	f43f af4a 	beq.w	8003c98 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3770      	adds	r7, #112	; 0x70
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
	...

08003e10 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e16:	f3ef 8305 	mrs	r3, IPSR
 8003e1a:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e1c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10f      	bne.n	8003e42 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e22:	f3ef 8310 	mrs	r3, PRIMASK
 8003e26:	607b      	str	r3, [r7, #4]
  return(result);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d109      	bne.n	8003e42 <osKernelInitialize+0x32>
 8003e2e:	4b11      	ldr	r3, [pc, #68]	; (8003e74 <osKernelInitialize+0x64>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d109      	bne.n	8003e4a <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003e36:	f3ef 8311 	mrs	r3, BASEPRI
 8003e3a:	603b      	str	r3, [r7, #0]
  return(result);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d003      	beq.n	8003e4a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003e42:	f06f 0305 	mvn.w	r3, #5
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	e00c      	b.n	8003e64 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003e4a:	4b0a      	ldr	r3, [pc, #40]	; (8003e74 <osKernelInitialize+0x64>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d105      	bne.n	8003e5e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8003e52:	4b08      	ldr	r3, [pc, #32]	; (8003e74 <osKernelInitialize+0x64>)
 8003e54:	2201      	movs	r2, #1
 8003e56:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60fb      	str	r3, [r7, #12]
 8003e5c:	e002      	b.n	8003e64 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8003e5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003e62:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003e64:	68fb      	ldr	r3, [r7, #12]
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	20000204 	.word	0x20000204

08003e78 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e7e:	f3ef 8305 	mrs	r3, IPSR
 8003e82:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e84:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10f      	bne.n	8003eaa <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e8a:	f3ef 8310 	mrs	r3, PRIMASK
 8003e8e:	607b      	str	r3, [r7, #4]
  return(result);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d109      	bne.n	8003eaa <osKernelStart+0x32>
 8003e96:	4b11      	ldr	r3, [pc, #68]	; (8003edc <osKernelStart+0x64>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d109      	bne.n	8003eb2 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003e9e:	f3ef 8311 	mrs	r3, BASEPRI
 8003ea2:	603b      	str	r3, [r7, #0]
  return(result);
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d003      	beq.n	8003eb2 <osKernelStart+0x3a>
    stat = osErrorISR;
 8003eaa:	f06f 0305 	mvn.w	r3, #5
 8003eae:	60fb      	str	r3, [r7, #12]
 8003eb0:	e00e      	b.n	8003ed0 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8003eb2:	4b0a      	ldr	r3, [pc, #40]	; (8003edc <osKernelStart+0x64>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d107      	bne.n	8003eca <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8003eba:	4b08      	ldr	r3, [pc, #32]	; (8003edc <osKernelStart+0x64>)
 8003ebc:	2202      	movs	r2, #2
 8003ebe:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003ec0:	f001 f880 	bl	8004fc4 <vTaskStartScheduler>
      stat = osOK;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	60fb      	str	r3, [r7, #12]
 8003ec8:	e002      	b.n	8003ed0 <osKernelStart+0x58>
    } else {
      stat = osError;
 8003eca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ece:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	20000204 	.word	0x20000204

08003ee0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b092      	sub	sp, #72	; 0x48
 8003ee4:	af04      	add	r7, sp, #16
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ef0:	f3ef 8305 	mrs	r3, IPSR
 8003ef4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f040 8094 	bne.w	8004026 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003efe:	f3ef 8310 	mrs	r3, PRIMASK
 8003f02:	623b      	str	r3, [r7, #32]
  return(result);
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f040 808d 	bne.w	8004026 <osThreadNew+0x146>
 8003f0c:	4b48      	ldr	r3, [pc, #288]	; (8004030 <osThreadNew+0x150>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d106      	bne.n	8003f22 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003f14:	f3ef 8311 	mrs	r3, BASEPRI
 8003f18:	61fb      	str	r3, [r7, #28]
  return(result);
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f040 8082 	bne.w	8004026 <osThreadNew+0x146>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d07e      	beq.n	8004026 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8003f28:	2380      	movs	r3, #128	; 0x80
 8003f2a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8003f2c:	2318      	movs	r3, #24
 8003f2e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8003f30:	2300      	movs	r3, #0
 8003f32:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003f34:	f107 031b 	add.w	r3, r7, #27
 8003f38:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8003f3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f3e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d045      	beq.n	8003fd2 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <osThreadNew+0x74>
        name = attr->name;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d002      	beq.n	8003f62 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d008      	beq.n	8003f7a <osThreadNew+0x9a>
 8003f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f6a:	2b38      	cmp	r3, #56	; 0x38
 8003f6c:	d805      	bhi.n	8003f7a <osThreadNew+0x9a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <osThreadNew+0x9e>
        return (NULL);
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	e054      	b.n	8004028 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d003      	beq.n	8003f8e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	089b      	lsrs	r3, r3, #2
 8003f8c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00e      	beq.n	8003fb4 <osThreadNew+0xd4>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	2b5b      	cmp	r3, #91	; 0x5b
 8003f9c:	d90a      	bls.n	8003fb4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d006      	beq.n	8003fb4 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <osThreadNew+0xd4>
        mem = 1;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fb2:	e010      	b.n	8003fd6 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10c      	bne.n	8003fd6 <osThreadNew+0xf6>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d108      	bne.n	8003fd6 <osThreadNew+0xf6>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	691b      	ldr	r3, [r3, #16]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d104      	bne.n	8003fd6 <osThreadNew+0xf6>
          mem = 0;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fd0:	e001      	b.n	8003fd6 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8003fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d110      	bne.n	8003ffe <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003fe4:	9202      	str	r2, [sp, #8]
 8003fe6:	9301      	str	r3, [sp, #4]
 8003fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ff0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003ff2:	68f8      	ldr	r0, [r7, #12]
 8003ff4:	f000 fe1a 	bl	8004c2c <xTaskCreateStatic>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	617b      	str	r3, [r7, #20]
 8003ffc:	e013      	b.n	8004026 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8003ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004000:	2b00      	cmp	r3, #0
 8004002:	d110      	bne.n	8004026 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004006:	b29a      	uxth	r2, r3
 8004008:	f107 0314 	add.w	r3, r7, #20
 800400c:	9301      	str	r3, [sp, #4]
 800400e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 fe64 	bl	8004ce4 <xTaskCreate>
 800401c:	4603      	mov	r3, r0
 800401e:	2b01      	cmp	r3, #1
 8004020:	d001      	beq.n	8004026 <osThreadNew+0x146>
          hTask = NULL;
 8004022:	2300      	movs	r3, #0
 8004024:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004026:	697b      	ldr	r3, [r7, #20]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3738      	adds	r7, #56	; 0x38
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	20000204 	.word	0x20000204

08004034 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800403c:	f3ef 8305 	mrs	r3, IPSR
 8004040:	613b      	str	r3, [r7, #16]
  return(result);
 8004042:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004044:	2b00      	cmp	r3, #0
 8004046:	d10f      	bne.n	8004068 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004048:	f3ef 8310 	mrs	r3, PRIMASK
 800404c:	60fb      	str	r3, [r7, #12]
  return(result);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d109      	bne.n	8004068 <osDelay+0x34>
 8004054:	4b0d      	ldr	r3, [pc, #52]	; (800408c <osDelay+0x58>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2b02      	cmp	r3, #2
 800405a:	d109      	bne.n	8004070 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800405c:	f3ef 8311 	mrs	r3, BASEPRI
 8004060:	60bb      	str	r3, [r7, #8]
  return(result);
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d003      	beq.n	8004070 <osDelay+0x3c>
    stat = osErrorISR;
 8004068:	f06f 0305 	mvn.w	r3, #5
 800406c:	617b      	str	r3, [r7, #20]
 800406e:	e007      	b.n	8004080 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004070:	2300      	movs	r3, #0
 8004072:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <osDelay+0x4c>
      vTaskDelay(ticks);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 ff6e 	bl	8004f5c <vTaskDelay>
    }
  }

  return (stat);
 8004080:	697b      	ldr	r3, [r7, #20]
}
 8004082:	4618      	mov	r0, r3
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	20000204 	.word	0x20000204

08004090 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004090:	b480      	push	{r7}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4a07      	ldr	r2, [pc, #28]	; (80040bc <vApplicationGetIdleTaskMemory+0x2c>)
 80040a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	4a06      	ldr	r2, [pc, #24]	; (80040c0 <vApplicationGetIdleTaskMemory+0x30>)
 80040a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2280      	movs	r2, #128	; 0x80
 80040ac:	601a      	str	r2, [r3, #0]
}
 80040ae:	bf00      	nop
 80040b0:	3714      	adds	r7, #20
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	20000208 	.word	0x20000208
 80040c0:	20000264 	.word	0x20000264

080040c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	4a07      	ldr	r2, [pc, #28]	; (80040f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80040d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	4a06      	ldr	r2, [pc, #24]	; (80040f4 <vApplicationGetTimerTaskMemory+0x30>)
 80040da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040e2:	601a      	str	r2, [r3, #0]
}
 80040e4:	bf00      	nop
 80040e6:	3714      	adds	r7, #20
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr
 80040f0:	20000464 	.word	0x20000464
 80040f4:	200004c0 	.word	0x200004c0

080040f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f103 0208 	add.w	r2, r3, #8
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004110:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f103 0208 	add.w	r2, r3, #8
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f103 0208 	add.w	r2, r3, #8
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr

08004152 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004152:	b480      	push	{r7}
 8004154:	b085      	sub	sp, #20
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]
 800415a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	689a      	ldr	r2, [r3, #8]
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	1c5a      	adds	r2, r3, #1
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	601a      	str	r2, [r3, #0]
}
 800418e:	bf00      	nop
 8004190:	3714      	adds	r7, #20
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr

0800419a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800419a:	b480      	push	{r7}
 800419c:	b085      	sub	sp, #20
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
 80041a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041b0:	d103      	bne.n	80041ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	e00c      	b.n	80041d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	3308      	adds	r3, #8
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	e002      	b.n	80041c8 <vListInsert+0x2e>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	60fb      	str	r3, [r7, #12]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d2f6      	bcs.n	80041c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	685a      	ldr	r2, [r3, #4]
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	683a      	ldr	r2, [r7, #0]
 80041e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	601a      	str	r2, [r3, #0]
}
 8004200:	bf00      	nop
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800420c:	b480      	push	{r7}
 800420e:	b085      	sub	sp, #20
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6892      	ldr	r2, [r2, #8]
 8004222:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	6852      	ldr	r2, [r2, #4]
 800422c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	429a      	cmp	r2, r3
 8004236:	d103      	bne.n	8004240 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	1e5a      	subs	r2, r3, #1
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
}
 8004254:	4618      	mov	r0, r3
 8004256:	3714      	adds	r7, #20
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10a      	bne.n	800428a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004278:	f383 8811 	msr	BASEPRI, r3
 800427c:	f3bf 8f6f 	isb	sy
 8004280:	f3bf 8f4f 	dsb	sy
 8004284:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004286:	bf00      	nop
 8004288:	e7fe      	b.n	8004288 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800428a:	f002 f80b 	bl	80062a4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004296:	68f9      	ldr	r1, [r7, #12]
 8004298:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800429a:	fb01 f303 	mul.w	r3, r1, r3
 800429e:	441a      	add	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2200      	movs	r2, #0
 80042a8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ba:	3b01      	subs	r3, #1
 80042bc:	68f9      	ldr	r1, [r7, #12]
 80042be:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80042c0:	fb01 f303 	mul.w	r3, r1, r3
 80042c4:	441a      	add	r2, r3
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	22ff      	movs	r2, #255	; 0xff
 80042ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	22ff      	movs	r2, #255	; 0xff
 80042d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d114      	bne.n	800430a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d01a      	beq.n	800431e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	3310      	adds	r3, #16
 80042ec:	4618      	mov	r0, r3
 80042ee:	f001 f8f7 	bl	80054e0 <xTaskRemoveFromEventList>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d012      	beq.n	800431e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80042f8:	4b0c      	ldr	r3, [pc, #48]	; (800432c <xQueueGenericReset+0xcc>)
 80042fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042fe:	601a      	str	r2, [r3, #0]
 8004300:	f3bf 8f4f 	dsb	sy
 8004304:	f3bf 8f6f 	isb	sy
 8004308:	e009      	b.n	800431e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	3310      	adds	r3, #16
 800430e:	4618      	mov	r0, r3
 8004310:	f7ff fef2 	bl	80040f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	3324      	adds	r3, #36	; 0x24
 8004318:	4618      	mov	r0, r3
 800431a:	f7ff feed 	bl	80040f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800431e:	f001 fff1 	bl	8006304 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004322:	2301      	movs	r3, #1
}
 8004324:	4618      	mov	r0, r3
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	e000ed04 	.word	0xe000ed04

08004330 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004330:	b580      	push	{r7, lr}
 8004332:	b08e      	sub	sp, #56	; 0x38
 8004334:	af02      	add	r7, sp, #8
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
 800433c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d10a      	bne.n	800435a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004348:	f383 8811 	msr	BASEPRI, r3
 800434c:	f3bf 8f6f 	isb	sy
 8004350:	f3bf 8f4f 	dsb	sy
 8004354:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004356:	bf00      	nop
 8004358:	e7fe      	b.n	8004358 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10a      	bne.n	8004376 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004364:	f383 8811 	msr	BASEPRI, r3
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004372:	bf00      	nop
 8004374:	e7fe      	b.n	8004374 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d002      	beq.n	8004382 <xQueueGenericCreateStatic+0x52>
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <xQueueGenericCreateStatic+0x56>
 8004382:	2301      	movs	r3, #1
 8004384:	e000      	b.n	8004388 <xQueueGenericCreateStatic+0x58>
 8004386:	2300      	movs	r3, #0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10a      	bne.n	80043a2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	623b      	str	r3, [r7, #32]
}
 800439e:	bf00      	nop
 80043a0:	e7fe      	b.n	80043a0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d102      	bne.n	80043ae <xQueueGenericCreateStatic+0x7e>
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <xQueueGenericCreateStatic+0x82>
 80043ae:	2301      	movs	r3, #1
 80043b0:	e000      	b.n	80043b4 <xQueueGenericCreateStatic+0x84>
 80043b2:	2300      	movs	r3, #0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10a      	bne.n	80043ce <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80043b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043bc:	f383 8811 	msr	BASEPRI, r3
 80043c0:	f3bf 8f6f 	isb	sy
 80043c4:	f3bf 8f4f 	dsb	sy
 80043c8:	61fb      	str	r3, [r7, #28]
}
 80043ca:	bf00      	nop
 80043cc:	e7fe      	b.n	80043cc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80043ce:	2350      	movs	r3, #80	; 0x50
 80043d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	2b50      	cmp	r3, #80	; 0x50
 80043d6:	d00a      	beq.n	80043ee <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80043d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043dc:	f383 8811 	msr	BASEPRI, r3
 80043e0:	f3bf 8f6f 	isb	sy
 80043e4:	f3bf 8f4f 	dsb	sy
 80043e8:	61bb      	str	r3, [r7, #24]
}
 80043ea:	bf00      	nop
 80043ec:	e7fe      	b.n	80043ec <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80043f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00d      	beq.n	8004414 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80043f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004400:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004406:	9300      	str	r3, [sp, #0]
 8004408:	4613      	mov	r3, r2
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	68b9      	ldr	r1, [r7, #8]
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 f805 	bl	800441e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004416:	4618      	mov	r0, r3
 8004418:	3730      	adds	r7, #48	; 0x30
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}

0800441e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b084      	sub	sp, #16
 8004422:	af00      	add	r7, sp, #0
 8004424:	60f8      	str	r0, [r7, #12]
 8004426:	60b9      	str	r1, [r7, #8]
 8004428:	607a      	str	r2, [r7, #4]
 800442a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d103      	bne.n	800443a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	601a      	str	r2, [r3, #0]
 8004438:	e002      	b.n	8004440 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	68ba      	ldr	r2, [r7, #8]
 800444a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800444c:	2101      	movs	r1, #1
 800444e:	69b8      	ldr	r0, [r7, #24]
 8004450:	f7ff ff06 	bl	8004260 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004454:	69bb      	ldr	r3, [r7, #24]
 8004456:	78fa      	ldrb	r2, [r7, #3]
 8004458:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800445c:	bf00      	nop
 800445e:	3710      	adds	r7, #16
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b08e      	sub	sp, #56	; 0x38
 8004468:	af00      	add	r7, sp, #0
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
 8004470:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004472:	2300      	movs	r3, #0
 8004474:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800447a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800447c:	2b00      	cmp	r3, #0
 800447e:	d10a      	bne.n	8004496 <xQueueGenericSend+0x32>
	__asm volatile
 8004480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004484:	f383 8811 	msr	BASEPRI, r3
 8004488:	f3bf 8f6f 	isb	sy
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004492:	bf00      	nop
 8004494:	e7fe      	b.n	8004494 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d103      	bne.n	80044a4 <xQueueGenericSend+0x40>
 800449c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d101      	bne.n	80044a8 <xQueueGenericSend+0x44>
 80044a4:	2301      	movs	r3, #1
 80044a6:	e000      	b.n	80044aa <xQueueGenericSend+0x46>
 80044a8:	2300      	movs	r3, #0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10a      	bne.n	80044c4 <xQueueGenericSend+0x60>
	__asm volatile
 80044ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b2:	f383 8811 	msr	BASEPRI, r3
 80044b6:	f3bf 8f6f 	isb	sy
 80044ba:	f3bf 8f4f 	dsb	sy
 80044be:	627b      	str	r3, [r7, #36]	; 0x24
}
 80044c0:	bf00      	nop
 80044c2:	e7fe      	b.n	80044c2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d103      	bne.n	80044d2 <xQueueGenericSend+0x6e>
 80044ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d101      	bne.n	80044d6 <xQueueGenericSend+0x72>
 80044d2:	2301      	movs	r3, #1
 80044d4:	e000      	b.n	80044d8 <xQueueGenericSend+0x74>
 80044d6:	2300      	movs	r3, #0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d10a      	bne.n	80044f2 <xQueueGenericSend+0x8e>
	__asm volatile
 80044dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e0:	f383 8811 	msr	BASEPRI, r3
 80044e4:	f3bf 8f6f 	isb	sy
 80044e8:	f3bf 8f4f 	dsb	sy
 80044ec:	623b      	str	r3, [r7, #32]
}
 80044ee:	bf00      	nop
 80044f0:	e7fe      	b.n	80044f0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80044f2:	f001 f9b9 	bl	8005868 <xTaskGetSchedulerState>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d102      	bne.n	8004502 <xQueueGenericSend+0x9e>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <xQueueGenericSend+0xa2>
 8004502:	2301      	movs	r3, #1
 8004504:	e000      	b.n	8004508 <xQueueGenericSend+0xa4>
 8004506:	2300      	movs	r3, #0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10a      	bne.n	8004522 <xQueueGenericSend+0xbe>
	__asm volatile
 800450c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004510:	f383 8811 	msr	BASEPRI, r3
 8004514:	f3bf 8f6f 	isb	sy
 8004518:	f3bf 8f4f 	dsb	sy
 800451c:	61fb      	str	r3, [r7, #28]
}
 800451e:	bf00      	nop
 8004520:	e7fe      	b.n	8004520 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004522:	f001 febf 	bl	80062a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800452a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800452c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800452e:	429a      	cmp	r2, r3
 8004530:	d302      	bcc.n	8004538 <xQueueGenericSend+0xd4>
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2b02      	cmp	r3, #2
 8004536:	d129      	bne.n	800458c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	68b9      	ldr	r1, [r7, #8]
 800453c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800453e:	f000 fa07 	bl	8004950 <prvCopyDataToQueue>
 8004542:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004548:	2b00      	cmp	r3, #0
 800454a:	d010      	beq.n	800456e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800454c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800454e:	3324      	adds	r3, #36	; 0x24
 8004550:	4618      	mov	r0, r3
 8004552:	f000 ffc5 	bl	80054e0 <xTaskRemoveFromEventList>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d013      	beq.n	8004584 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800455c:	4b3f      	ldr	r3, [pc, #252]	; (800465c <xQueueGenericSend+0x1f8>)
 800455e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004562:	601a      	str	r2, [r3, #0]
 8004564:	f3bf 8f4f 	dsb	sy
 8004568:	f3bf 8f6f 	isb	sy
 800456c:	e00a      	b.n	8004584 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800456e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004570:	2b00      	cmp	r3, #0
 8004572:	d007      	beq.n	8004584 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004574:	4b39      	ldr	r3, [pc, #228]	; (800465c <xQueueGenericSend+0x1f8>)
 8004576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004584:	f001 febe 	bl	8006304 <vPortExitCritical>
				return pdPASS;
 8004588:	2301      	movs	r3, #1
 800458a:	e063      	b.n	8004654 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d103      	bne.n	800459a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004592:	f001 feb7 	bl	8006304 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004596:	2300      	movs	r3, #0
 8004598:	e05c      	b.n	8004654 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800459a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800459c:	2b00      	cmp	r3, #0
 800459e:	d106      	bne.n	80045ae <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045a0:	f107 0314 	add.w	r3, r7, #20
 80045a4:	4618      	mov	r0, r3
 80045a6:	f000 ffff 	bl	80055a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045aa:	2301      	movs	r3, #1
 80045ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045ae:	f001 fea9 	bl	8006304 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045b2:	f000 fd6d 	bl	8005090 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045b6:	f001 fe75 	bl	80062a4 <vPortEnterCritical>
 80045ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045c0:	b25b      	sxtb	r3, r3
 80045c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045c6:	d103      	bne.n	80045d0 <xQueueGenericSend+0x16c>
 80045c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045d6:	b25b      	sxtb	r3, r3
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045dc:	d103      	bne.n	80045e6 <xQueueGenericSend+0x182>
 80045de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045e6:	f001 fe8d 	bl	8006304 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045ea:	1d3a      	adds	r2, r7, #4
 80045ec:	f107 0314 	add.w	r3, r7, #20
 80045f0:	4611      	mov	r1, r2
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 ffee 	bl	80055d4 <xTaskCheckForTimeOut>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d124      	bne.n	8004648 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80045fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004600:	f000 fa9e 	bl	8004b40 <prvIsQueueFull>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d018      	beq.n	800463c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800460a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800460c:	3310      	adds	r3, #16
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	4611      	mov	r1, r2
 8004612:	4618      	mov	r0, r3
 8004614:	f000 ff14 	bl	8005440 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004618:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800461a:	f000 fa29 	bl	8004a70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800461e:	f000 fd45 	bl	80050ac <xTaskResumeAll>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	f47f af7c 	bne.w	8004522 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800462a:	4b0c      	ldr	r3, [pc, #48]	; (800465c <xQueueGenericSend+0x1f8>)
 800462c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004630:	601a      	str	r2, [r3, #0]
 8004632:	f3bf 8f4f 	dsb	sy
 8004636:	f3bf 8f6f 	isb	sy
 800463a:	e772      	b.n	8004522 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800463c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800463e:	f000 fa17 	bl	8004a70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004642:	f000 fd33 	bl	80050ac <xTaskResumeAll>
 8004646:	e76c      	b.n	8004522 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004648:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800464a:	f000 fa11 	bl	8004a70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800464e:	f000 fd2d 	bl	80050ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004652:	2300      	movs	r3, #0
		}
	}
}
 8004654:	4618      	mov	r0, r3
 8004656:	3738      	adds	r7, #56	; 0x38
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}
 800465c:	e000ed04 	.word	0xe000ed04

08004660 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b08e      	sub	sp, #56	; 0x38
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
 800466c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004674:	2b00      	cmp	r3, #0
 8004676:	d10a      	bne.n	800468e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800467c:	f383 8811 	msr	BASEPRI, r3
 8004680:	f3bf 8f6f 	isb	sy
 8004684:	f3bf 8f4f 	dsb	sy
 8004688:	627b      	str	r3, [r7, #36]	; 0x24
}
 800468a:	bf00      	nop
 800468c:	e7fe      	b.n	800468c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d103      	bne.n	800469c <xQueueGenericSendFromISR+0x3c>
 8004694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004698:	2b00      	cmp	r3, #0
 800469a:	d101      	bne.n	80046a0 <xQueueGenericSendFromISR+0x40>
 800469c:	2301      	movs	r3, #1
 800469e:	e000      	b.n	80046a2 <xQueueGenericSendFromISR+0x42>
 80046a0:	2300      	movs	r3, #0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10a      	bne.n	80046bc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80046a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046aa:	f383 8811 	msr	BASEPRI, r3
 80046ae:	f3bf 8f6f 	isb	sy
 80046b2:	f3bf 8f4f 	dsb	sy
 80046b6:	623b      	str	r3, [r7, #32]
}
 80046b8:	bf00      	nop
 80046ba:	e7fe      	b.n	80046ba <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d103      	bne.n	80046ca <xQueueGenericSendFromISR+0x6a>
 80046c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d101      	bne.n	80046ce <xQueueGenericSendFromISR+0x6e>
 80046ca:	2301      	movs	r3, #1
 80046cc:	e000      	b.n	80046d0 <xQueueGenericSendFromISR+0x70>
 80046ce:	2300      	movs	r3, #0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10a      	bne.n	80046ea <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80046d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d8:	f383 8811 	msr	BASEPRI, r3
 80046dc:	f3bf 8f6f 	isb	sy
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	61fb      	str	r3, [r7, #28]
}
 80046e6:	bf00      	nop
 80046e8:	e7fe      	b.n	80046e8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80046ea:	f001 febd 	bl	8006468 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80046ee:	f3ef 8211 	mrs	r2, BASEPRI
 80046f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f6:	f383 8811 	msr	BASEPRI, r3
 80046fa:	f3bf 8f6f 	isb	sy
 80046fe:	f3bf 8f4f 	dsb	sy
 8004702:	61ba      	str	r2, [r7, #24]
 8004704:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004706:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004708:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800470a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800470e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004712:	429a      	cmp	r2, r3
 8004714:	d302      	bcc.n	800471c <xQueueGenericSendFromISR+0xbc>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2b02      	cmp	r3, #2
 800471a:	d12c      	bne.n	8004776 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800471c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800471e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004722:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	68b9      	ldr	r1, [r7, #8]
 800472a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800472c:	f000 f910 	bl	8004950 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004730:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004734:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004738:	d112      	bne.n	8004760 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800473a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800473c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473e:	2b00      	cmp	r3, #0
 8004740:	d016      	beq.n	8004770 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004744:	3324      	adds	r3, #36	; 0x24
 8004746:	4618      	mov	r0, r3
 8004748:	f000 feca 	bl	80054e0 <xTaskRemoveFromEventList>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00e      	beq.n	8004770 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00b      	beq.n	8004770 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	601a      	str	r2, [r3, #0]
 800475e:	e007      	b.n	8004770 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004760:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004764:	3301      	adds	r3, #1
 8004766:	b2db      	uxtb	r3, r3
 8004768:	b25a      	sxtb	r2, r3
 800476a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004770:	2301      	movs	r3, #1
 8004772:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004774:	e001      	b.n	800477a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004776:	2300      	movs	r3, #0
 8004778:	637b      	str	r3, [r7, #52]	; 0x34
 800477a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004784:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004788:	4618      	mov	r0, r3
 800478a:	3738      	adds	r7, #56	; 0x38
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b08c      	sub	sp, #48	; 0x30
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800479c:	2300      	movs	r3, #0
 800479e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80047a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10a      	bne.n	80047c0 <xQueueReceive+0x30>
	__asm volatile
 80047aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ae:	f383 8811 	msr	BASEPRI, r3
 80047b2:	f3bf 8f6f 	isb	sy
 80047b6:	f3bf 8f4f 	dsb	sy
 80047ba:	623b      	str	r3, [r7, #32]
}
 80047bc:	bf00      	nop
 80047be:	e7fe      	b.n	80047be <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d103      	bne.n	80047ce <xQueueReceive+0x3e>
 80047c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <xQueueReceive+0x42>
 80047ce:	2301      	movs	r3, #1
 80047d0:	e000      	b.n	80047d4 <xQueueReceive+0x44>
 80047d2:	2300      	movs	r3, #0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10a      	bne.n	80047ee <xQueueReceive+0x5e>
	__asm volatile
 80047d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047dc:	f383 8811 	msr	BASEPRI, r3
 80047e0:	f3bf 8f6f 	isb	sy
 80047e4:	f3bf 8f4f 	dsb	sy
 80047e8:	61fb      	str	r3, [r7, #28]
}
 80047ea:	bf00      	nop
 80047ec:	e7fe      	b.n	80047ec <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047ee:	f001 f83b 	bl	8005868 <xTaskGetSchedulerState>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d102      	bne.n	80047fe <xQueueReceive+0x6e>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <xQueueReceive+0x72>
 80047fe:	2301      	movs	r3, #1
 8004800:	e000      	b.n	8004804 <xQueueReceive+0x74>
 8004802:	2300      	movs	r3, #0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10a      	bne.n	800481e <xQueueReceive+0x8e>
	__asm volatile
 8004808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480c:	f383 8811 	msr	BASEPRI, r3
 8004810:	f3bf 8f6f 	isb	sy
 8004814:	f3bf 8f4f 	dsb	sy
 8004818:	61bb      	str	r3, [r7, #24]
}
 800481a:	bf00      	nop
 800481c:	e7fe      	b.n	800481c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800481e:	f001 fd41 	bl	80062a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004826:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482a:	2b00      	cmp	r3, #0
 800482c:	d01f      	beq.n	800486e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004832:	f000 f8f7 	bl	8004a24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004838:	1e5a      	subs	r2, r3, #1
 800483a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800483e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00f      	beq.n	8004866 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004848:	3310      	adds	r3, #16
 800484a:	4618      	mov	r0, r3
 800484c:	f000 fe48 	bl	80054e0 <xTaskRemoveFromEventList>
 8004850:	4603      	mov	r3, r0
 8004852:	2b00      	cmp	r3, #0
 8004854:	d007      	beq.n	8004866 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004856:	4b3d      	ldr	r3, [pc, #244]	; (800494c <xQueueReceive+0x1bc>)
 8004858:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800485c:	601a      	str	r2, [r3, #0]
 800485e:	f3bf 8f4f 	dsb	sy
 8004862:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004866:	f001 fd4d 	bl	8006304 <vPortExitCritical>
				return pdPASS;
 800486a:	2301      	movs	r3, #1
 800486c:	e069      	b.n	8004942 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d103      	bne.n	800487c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004874:	f001 fd46 	bl	8006304 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004878:	2300      	movs	r3, #0
 800487a:	e062      	b.n	8004942 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800487c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800487e:	2b00      	cmp	r3, #0
 8004880:	d106      	bne.n	8004890 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004882:	f107 0310 	add.w	r3, r7, #16
 8004886:	4618      	mov	r0, r3
 8004888:	f000 fe8e 	bl	80055a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800488c:	2301      	movs	r3, #1
 800488e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004890:	f001 fd38 	bl	8006304 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004894:	f000 fbfc 	bl	8005090 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004898:	f001 fd04 	bl	80062a4 <vPortEnterCritical>
 800489c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048a2:	b25b      	sxtb	r3, r3
 80048a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048a8:	d103      	bne.n	80048b2 <xQueueReceive+0x122>
 80048aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048b8:	b25b      	sxtb	r3, r3
 80048ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048be:	d103      	bne.n	80048c8 <xQueueReceive+0x138>
 80048c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048c8:	f001 fd1c 	bl	8006304 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048cc:	1d3a      	adds	r2, r7, #4
 80048ce:	f107 0310 	add.w	r3, r7, #16
 80048d2:	4611      	mov	r1, r2
 80048d4:	4618      	mov	r0, r3
 80048d6:	f000 fe7d 	bl	80055d4 <xTaskCheckForTimeOut>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d123      	bne.n	8004928 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048e2:	f000 f917 	bl	8004b14 <prvIsQueueEmpty>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d017      	beq.n	800491c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80048ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ee:	3324      	adds	r3, #36	; 0x24
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	4611      	mov	r1, r2
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 fda3 	bl	8005440 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80048fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048fc:	f000 f8b8 	bl	8004a70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004900:	f000 fbd4 	bl	80050ac <xTaskResumeAll>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d189      	bne.n	800481e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800490a:	4b10      	ldr	r3, [pc, #64]	; (800494c <xQueueReceive+0x1bc>)
 800490c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004910:	601a      	str	r2, [r3, #0]
 8004912:	f3bf 8f4f 	dsb	sy
 8004916:	f3bf 8f6f 	isb	sy
 800491a:	e780      	b.n	800481e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800491c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800491e:	f000 f8a7 	bl	8004a70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004922:	f000 fbc3 	bl	80050ac <xTaskResumeAll>
 8004926:	e77a      	b.n	800481e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004928:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800492a:	f000 f8a1 	bl	8004a70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800492e:	f000 fbbd 	bl	80050ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004932:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004934:	f000 f8ee 	bl	8004b14 <prvIsQueueEmpty>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	f43f af6f 	beq.w	800481e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004940:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004942:	4618      	mov	r0, r3
 8004944:	3730      	adds	r7, #48	; 0x30
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	e000ed04 	.word	0xe000ed04

08004950 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800495c:	2300      	movs	r3, #0
 800495e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004964:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496a:	2b00      	cmp	r3, #0
 800496c:	d10d      	bne.n	800498a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d14d      	bne.n	8004a12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	4618      	mov	r0, r3
 800497c:	f000 ff92 	bl	80058a4 <xTaskPriorityDisinherit>
 8004980:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	605a      	str	r2, [r3, #4]
 8004988:	e043      	b.n	8004a12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d119      	bne.n	80049c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6898      	ldr	r0, [r3, #8]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004998:	461a      	mov	r2, r3
 800499a:	68b9      	ldr	r1, [r7, #8]
 800499c:	f001 ffb0 	bl	8006900 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	689a      	ldr	r2, [r3, #8]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a8:	441a      	add	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	689a      	ldr	r2, [r3, #8]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d32b      	bcc.n	8004a12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	609a      	str	r2, [r3, #8]
 80049c2:	e026      	b.n	8004a12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	68d8      	ldr	r0, [r3, #12]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049cc:	461a      	mov	r2, r3
 80049ce:	68b9      	ldr	r1, [r7, #8]
 80049d0:	f001 ff96 	bl	8006900 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	68da      	ldr	r2, [r3, #12]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049dc:	425b      	negs	r3, r3
 80049de:	441a      	add	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	68da      	ldr	r2, [r3, #12]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d207      	bcs.n	8004a00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f8:	425b      	negs	r3, r3
 80049fa:	441a      	add	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d105      	bne.n	8004a12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d002      	beq.n	8004a12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1c5a      	adds	r2, r3, #1
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004a1a:	697b      	ldr	r3, [r7, #20]
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3718      	adds	r7, #24
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d018      	beq.n	8004a68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	68da      	ldr	r2, [r3, #12]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3e:	441a      	add	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	68da      	ldr	r2, [r3, #12]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d303      	bcc.n	8004a58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68d9      	ldr	r1, [r3, #12]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a60:	461a      	mov	r2, r3
 8004a62:	6838      	ldr	r0, [r7, #0]
 8004a64:	f001 ff4c 	bl	8006900 <memcpy>
	}
}
 8004a68:	bf00      	nop
 8004a6a:	3708      	adds	r7, #8
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004a78:	f001 fc14 	bl	80062a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a84:	e011      	b.n	8004aaa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d012      	beq.n	8004ab4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	3324      	adds	r3, #36	; 0x24
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 fd24 	bl	80054e0 <xTaskRemoveFromEventList>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d001      	beq.n	8004aa2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004a9e:	f000 fdfb 	bl	8005698 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004aa2:	7bfb      	ldrb	r3, [r7, #15]
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	dce9      	bgt.n	8004a86 <prvUnlockQueue+0x16>
 8004ab2:	e000      	b.n	8004ab6 <prvUnlockQueue+0x46>
					break;
 8004ab4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	22ff      	movs	r2, #255	; 0xff
 8004aba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004abe:	f001 fc21 	bl	8006304 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004ac2:	f001 fbef 	bl	80062a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004acc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ace:	e011      	b.n	8004af4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d012      	beq.n	8004afe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3310      	adds	r3, #16
 8004adc:	4618      	mov	r0, r3
 8004ade:	f000 fcff 	bl	80054e0 <xTaskRemoveFromEventList>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004ae8:	f000 fdd6 	bl	8005698 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004aec:	7bbb      	ldrb	r3, [r7, #14]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004af4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	dce9      	bgt.n	8004ad0 <prvUnlockQueue+0x60>
 8004afc:	e000      	b.n	8004b00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004afe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	22ff      	movs	r2, #255	; 0xff
 8004b04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004b08:	f001 fbfc 	bl	8006304 <vPortExitCritical>
}
 8004b0c:	bf00      	nop
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b1c:	f001 fbc2 	bl	80062a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d102      	bne.n	8004b2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	60fb      	str	r3, [r7, #12]
 8004b2c:	e001      	b.n	8004b32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b32:	f001 fbe7 	bl	8006304 <vPortExitCritical>

	return xReturn;
 8004b36:	68fb      	ldr	r3, [r7, #12]
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3710      	adds	r7, #16
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b48:	f001 fbac 	bl	80062a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d102      	bne.n	8004b5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	e001      	b.n	8004b62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b62:	f001 fbcf 	bl	8006304 <vPortExitCritical>

	return xReturn;
 8004b66:	68fb      	ldr	r3, [r7, #12]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	60fb      	str	r3, [r7, #12]
 8004b7e:	e014      	b.n	8004baa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004b80:	4a0f      	ldr	r2, [pc, #60]	; (8004bc0 <vQueueAddToRegistry+0x50>)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d10b      	bne.n	8004ba4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004b8c:	490c      	ldr	r1, [pc, #48]	; (8004bc0 <vQueueAddToRegistry+0x50>)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	683a      	ldr	r2, [r7, #0]
 8004b92:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004b96:	4a0a      	ldr	r2, [pc, #40]	; (8004bc0 <vQueueAddToRegistry+0x50>)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	4413      	add	r3, r2
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004ba2:	e006      	b.n	8004bb2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	60fb      	str	r3, [r7, #12]
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2b07      	cmp	r3, #7
 8004bae:	d9e7      	bls.n	8004b80 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004bb0:	bf00      	nop
 8004bb2:	bf00      	nop
 8004bb4:	3714      	adds	r7, #20
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	2000347c 	.word	0x2000347c

08004bc4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004bd4:	f001 fb66 	bl	80062a4 <vPortEnterCritical>
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004bde:	b25b      	sxtb	r3, r3
 8004be0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004be4:	d103      	bne.n	8004bee <vQueueWaitForMessageRestricted+0x2a>
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bf4:	b25b      	sxtb	r3, r3
 8004bf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bfa:	d103      	bne.n	8004c04 <vQueueWaitForMessageRestricted+0x40>
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c04:	f001 fb7e 	bl	8006304 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d106      	bne.n	8004c1e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	3324      	adds	r3, #36	; 0x24
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	68b9      	ldr	r1, [r7, #8]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f000 fc35 	bl	8005488 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004c1e:	6978      	ldr	r0, [r7, #20]
 8004c20:	f7ff ff26 	bl	8004a70 <prvUnlockQueue>
	}
 8004c24:	bf00      	nop
 8004c26:	3718      	adds	r7, #24
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b08e      	sub	sp, #56	; 0x38
 8004c30:	af04      	add	r7, sp, #16
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
 8004c38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004c3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10a      	bne.n	8004c56 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c44:	f383 8811 	msr	BASEPRI, r3
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	623b      	str	r3, [r7, #32]
}
 8004c52:	bf00      	nop
 8004c54:	e7fe      	b.n	8004c54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10a      	bne.n	8004c72 <xTaskCreateStatic+0x46>
	__asm volatile
 8004c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	61fb      	str	r3, [r7, #28]
}
 8004c6e:	bf00      	nop
 8004c70:	e7fe      	b.n	8004c70 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004c72:	235c      	movs	r3, #92	; 0x5c
 8004c74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	2b5c      	cmp	r3, #92	; 0x5c
 8004c7a:	d00a      	beq.n	8004c92 <xTaskCreateStatic+0x66>
	__asm volatile
 8004c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c80:	f383 8811 	msr	BASEPRI, r3
 8004c84:	f3bf 8f6f 	isb	sy
 8004c88:	f3bf 8f4f 	dsb	sy
 8004c8c:	61bb      	str	r3, [r7, #24]
}
 8004c8e:	bf00      	nop
 8004c90:	e7fe      	b.n	8004c90 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d01e      	beq.n	8004cd6 <xTaskCreateStatic+0xaa>
 8004c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d01b      	beq.n	8004cd6 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ca6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	9303      	str	r3, [sp, #12]
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb6:	9302      	str	r3, [sp, #8]
 8004cb8:	f107 0314 	add.w	r3, r7, #20
 8004cbc:	9301      	str	r3, [sp, #4]
 8004cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc0:	9300      	str	r3, [sp, #0]
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	68b9      	ldr	r1, [r7, #8]
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 f850 	bl	8004d6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004cce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004cd0:	f000 f8d4 	bl	8004e7c <prvAddNewTaskToReadyList>
 8004cd4:	e001      	b.n	8004cda <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004cda:	697b      	ldr	r3, [r7, #20]
	}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3728      	adds	r7, #40	; 0x28
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}

08004ce4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b08c      	sub	sp, #48	; 0x30
 8004ce8:	af04      	add	r7, sp, #16
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	603b      	str	r3, [r7, #0]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cf4:	88fb      	ldrh	r3, [r7, #6]
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f001 fbf5 	bl	80064e8 <pvPortMalloc>
 8004cfe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d00e      	beq.n	8004d24 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004d06:	205c      	movs	r0, #92	; 0x5c
 8004d08:	f001 fbee 	bl	80064e8 <pvPortMalloc>
 8004d0c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	631a      	str	r2, [r3, #48]	; 0x30
 8004d1a:	e005      	b.n	8004d28 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d1c:	6978      	ldr	r0, [r7, #20]
 8004d1e:	f001 fca7 	bl	8006670 <vPortFree>
 8004d22:	e001      	b.n	8004d28 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d24:	2300      	movs	r3, #0
 8004d26:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d017      	beq.n	8004d5e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d36:	88fa      	ldrh	r2, [r7, #6]
 8004d38:	2300      	movs	r3, #0
 8004d3a:	9303      	str	r3, [sp, #12]
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	9302      	str	r3, [sp, #8]
 8004d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d42:	9301      	str	r3, [sp, #4]
 8004d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	68b9      	ldr	r1, [r7, #8]
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f000 f80e 	bl	8004d6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d52:	69f8      	ldr	r0, [r7, #28]
 8004d54:	f000 f892 	bl	8004e7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	61bb      	str	r3, [r7, #24]
 8004d5c:	e002      	b.n	8004d64 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d62:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d64:	69bb      	ldr	r3, [r7, #24]
	}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3720      	adds	r7, #32
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b088      	sub	sp, #32
 8004d72:	af00      	add	r7, sp, #0
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	607a      	str	r2, [r7, #4]
 8004d7a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d7e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	461a      	mov	r2, r3
 8004d86:	21a5      	movs	r1, #165	; 0xa5
 8004d88:	f001 fdc8 	bl	800691c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004d96:	3b01      	subs	r3, #1
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	4413      	add	r3, r2
 8004d9c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	f023 0307 	bic.w	r3, r3, #7
 8004da4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	f003 0307 	and.w	r3, r3, #7
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00a      	beq.n	8004dc6 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db4:	f383 8811 	msr	BASEPRI, r3
 8004db8:	f3bf 8f6f 	isb	sy
 8004dbc:	f3bf 8f4f 	dsb	sy
 8004dc0:	617b      	str	r3, [r7, #20]
}
 8004dc2:	bf00      	nop
 8004dc4:	e7fe      	b.n	8004dc4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	61fb      	str	r3, [r7, #28]
 8004dca:	e012      	b.n	8004df2 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	7819      	ldrb	r1, [r3, #0]
 8004dd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	4413      	add	r3, r2
 8004dda:	3334      	adds	r3, #52	; 0x34
 8004ddc:	460a      	mov	r2, r1
 8004dde:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	4413      	add	r3, r2
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d006      	beq.n	8004dfa <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	3301      	adds	r3, #1
 8004df0:	61fb      	str	r3, [r7, #28]
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	2b0f      	cmp	r3, #15
 8004df6:	d9e9      	bls.n	8004dcc <prvInitialiseNewTask+0x5e>
 8004df8:	e000      	b.n	8004dfc <prvInitialiseNewTask+0x8e>
		{
			break;
 8004dfa:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e06:	2b37      	cmp	r3, #55	; 0x37
 8004e08:	d901      	bls.n	8004e0e <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e0a:	2337      	movs	r3, #55	; 0x37
 8004e0c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e12:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e18:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e22:	3304      	adds	r3, #4
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7ff f987 	bl	8004138 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e2c:	3318      	adds	r3, #24
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7ff f982 	bl	8004138 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e38:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e3c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e42:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e48:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e58:	683a      	ldr	r2, [r7, #0]
 8004e5a:	68f9      	ldr	r1, [r7, #12]
 8004e5c:	69b8      	ldr	r0, [r7, #24]
 8004e5e:	f001 f8f5 	bl	800604c <pxPortInitialiseStack>
 8004e62:	4602      	mov	r2, r0
 8004e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e66:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d002      	beq.n	8004e74 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e72:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e74:	bf00      	nop
 8004e76:	3720      	adds	r7, #32
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004e84:	f001 fa0e 	bl	80062a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004e88:	4b2d      	ldr	r3, [pc, #180]	; (8004f40 <prvAddNewTaskToReadyList+0xc4>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	4a2c      	ldr	r2, [pc, #176]	; (8004f40 <prvAddNewTaskToReadyList+0xc4>)
 8004e90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004e92:	4b2c      	ldr	r3, [pc, #176]	; (8004f44 <prvAddNewTaskToReadyList+0xc8>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d109      	bne.n	8004eae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004e9a:	4a2a      	ldr	r2, [pc, #168]	; (8004f44 <prvAddNewTaskToReadyList+0xc8>)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004ea0:	4b27      	ldr	r3, [pc, #156]	; (8004f40 <prvAddNewTaskToReadyList+0xc4>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d110      	bne.n	8004eca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ea8:	f000 fc1a 	bl	80056e0 <prvInitialiseTaskLists>
 8004eac:	e00d      	b.n	8004eca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004eae:	4b26      	ldr	r3, [pc, #152]	; (8004f48 <prvAddNewTaskToReadyList+0xcc>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d109      	bne.n	8004eca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004eb6:	4b23      	ldr	r3, [pc, #140]	; (8004f44 <prvAddNewTaskToReadyList+0xc8>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d802      	bhi.n	8004eca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004ec4:	4a1f      	ldr	r2, [pc, #124]	; (8004f44 <prvAddNewTaskToReadyList+0xc8>)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004eca:	4b20      	ldr	r3, [pc, #128]	; (8004f4c <prvAddNewTaskToReadyList+0xd0>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	3301      	adds	r3, #1
 8004ed0:	4a1e      	ldr	r2, [pc, #120]	; (8004f4c <prvAddNewTaskToReadyList+0xd0>)
 8004ed2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004ed4:	4b1d      	ldr	r3, [pc, #116]	; (8004f4c <prvAddNewTaskToReadyList+0xd0>)
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ee0:	4b1b      	ldr	r3, [pc, #108]	; (8004f50 <prvAddNewTaskToReadyList+0xd4>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d903      	bls.n	8004ef0 <prvAddNewTaskToReadyList+0x74>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eec:	4a18      	ldr	r2, [pc, #96]	; (8004f50 <prvAddNewTaskToReadyList+0xd4>)
 8004eee:	6013      	str	r3, [r2, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	4413      	add	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	4a15      	ldr	r2, [pc, #84]	; (8004f54 <prvAddNewTaskToReadyList+0xd8>)
 8004efe:	441a      	add	r2, r3
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	3304      	adds	r3, #4
 8004f04:	4619      	mov	r1, r3
 8004f06:	4610      	mov	r0, r2
 8004f08:	f7ff f923 	bl	8004152 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004f0c:	f001 f9fa 	bl	8006304 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004f10:	4b0d      	ldr	r3, [pc, #52]	; (8004f48 <prvAddNewTaskToReadyList+0xcc>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00e      	beq.n	8004f36 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f18:	4b0a      	ldr	r3, [pc, #40]	; (8004f44 <prvAddNewTaskToReadyList+0xc8>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d207      	bcs.n	8004f36 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004f26:	4b0c      	ldr	r3, [pc, #48]	; (8004f58 <prvAddNewTaskToReadyList+0xdc>)
 8004f28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f2c:	601a      	str	r2, [r3, #0]
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f36:	bf00      	nop
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	20000d94 	.word	0x20000d94
 8004f44:	200008c0 	.word	0x200008c0
 8004f48:	20000da0 	.word	0x20000da0
 8004f4c:	20000db0 	.word	0x20000db0
 8004f50:	20000d9c 	.word	0x20000d9c
 8004f54:	200008c4 	.word	0x200008c4
 8004f58:	e000ed04 	.word	0xe000ed04

08004f5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004f64:	2300      	movs	r3, #0
 8004f66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d017      	beq.n	8004f9e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004f6e:	4b13      	ldr	r3, [pc, #76]	; (8004fbc <vTaskDelay+0x60>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00a      	beq.n	8004f8c <vTaskDelay+0x30>
	__asm volatile
 8004f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f7a:	f383 8811 	msr	BASEPRI, r3
 8004f7e:	f3bf 8f6f 	isb	sy
 8004f82:	f3bf 8f4f 	dsb	sy
 8004f86:	60bb      	str	r3, [r7, #8]
}
 8004f88:	bf00      	nop
 8004f8a:	e7fe      	b.n	8004f8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004f8c:	f000 f880 	bl	8005090 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004f90:	2100      	movs	r1, #0
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fcf4 	bl	8005980 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004f98:	f000 f888 	bl	80050ac <xTaskResumeAll>
 8004f9c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d107      	bne.n	8004fb4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004fa4:	4b06      	ldr	r3, [pc, #24]	; (8004fc0 <vTaskDelay+0x64>)
 8004fa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004faa:	601a      	str	r2, [r3, #0]
 8004fac:	f3bf 8f4f 	dsb	sy
 8004fb0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004fb4:	bf00      	nop
 8004fb6:	3710      	adds	r7, #16
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	20000dbc 	.word	0x20000dbc
 8004fc0:	e000ed04 	.word	0xe000ed04

08004fc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b08a      	sub	sp, #40	; 0x28
 8004fc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004fd2:	463a      	mov	r2, r7
 8004fd4:	1d39      	adds	r1, r7, #4
 8004fd6:	f107 0308 	add.w	r3, r7, #8
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff f858 	bl	8004090 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004fe0:	6839      	ldr	r1, [r7, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68ba      	ldr	r2, [r7, #8]
 8004fe6:	9202      	str	r2, [sp, #8]
 8004fe8:	9301      	str	r3, [sp, #4]
 8004fea:	2300      	movs	r3, #0
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	2300      	movs	r3, #0
 8004ff0:	460a      	mov	r2, r1
 8004ff2:	4921      	ldr	r1, [pc, #132]	; (8005078 <vTaskStartScheduler+0xb4>)
 8004ff4:	4821      	ldr	r0, [pc, #132]	; (800507c <vTaskStartScheduler+0xb8>)
 8004ff6:	f7ff fe19 	bl	8004c2c <xTaskCreateStatic>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	4a20      	ldr	r2, [pc, #128]	; (8005080 <vTaskStartScheduler+0xbc>)
 8004ffe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005000:	4b1f      	ldr	r3, [pc, #124]	; (8005080 <vTaskStartScheduler+0xbc>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d002      	beq.n	800500e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005008:	2301      	movs	r3, #1
 800500a:	617b      	str	r3, [r7, #20]
 800500c:	e001      	b.n	8005012 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800500e:	2300      	movs	r3, #0
 8005010:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d102      	bne.n	800501e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005018:	f000 fd06 	bl	8005a28 <xTimerCreateTimerTask>
 800501c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	2b01      	cmp	r3, #1
 8005022:	d116      	bne.n	8005052 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005028:	f383 8811 	msr	BASEPRI, r3
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	613b      	str	r3, [r7, #16]
}
 8005036:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005038:	4b12      	ldr	r3, [pc, #72]	; (8005084 <vTaskStartScheduler+0xc0>)
 800503a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800503e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005040:	4b11      	ldr	r3, [pc, #68]	; (8005088 <vTaskStartScheduler+0xc4>)
 8005042:	2201      	movs	r2, #1
 8005044:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005046:	4b11      	ldr	r3, [pc, #68]	; (800508c <vTaskStartScheduler+0xc8>)
 8005048:	2200      	movs	r2, #0
 800504a:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800504c:	f001 f888 	bl	8006160 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005050:	e00e      	b.n	8005070 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005058:	d10a      	bne.n	8005070 <vTaskStartScheduler+0xac>
	__asm volatile
 800505a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800505e:	f383 8811 	msr	BASEPRI, r3
 8005062:	f3bf 8f6f 	isb	sy
 8005066:	f3bf 8f4f 	dsb	sy
 800506a:	60fb      	str	r3, [r7, #12]
}
 800506c:	bf00      	nop
 800506e:	e7fe      	b.n	800506e <vTaskStartScheduler+0xaa>
}
 8005070:	bf00      	nop
 8005072:	3718      	adds	r7, #24
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	0800973c 	.word	0x0800973c
 800507c:	080056b1 	.word	0x080056b1
 8005080:	20000db8 	.word	0x20000db8
 8005084:	20000db4 	.word	0x20000db4
 8005088:	20000da0 	.word	0x20000da0
 800508c:	20000d98 	.word	0x20000d98

08005090 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005090:	b480      	push	{r7}
 8005092:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005094:	4b04      	ldr	r3, [pc, #16]	; (80050a8 <vTaskSuspendAll+0x18>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	3301      	adds	r3, #1
 800509a:	4a03      	ldr	r2, [pc, #12]	; (80050a8 <vTaskSuspendAll+0x18>)
 800509c:	6013      	str	r3, [r2, #0]
}
 800509e:	bf00      	nop
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr
 80050a8:	20000dbc 	.word	0x20000dbc

080050ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80050b6:	2300      	movs	r3, #0
 80050b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80050ba:	4b42      	ldr	r3, [pc, #264]	; (80051c4 <xTaskResumeAll+0x118>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d10a      	bne.n	80050d8 <xTaskResumeAll+0x2c>
	__asm volatile
 80050c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c6:	f383 8811 	msr	BASEPRI, r3
 80050ca:	f3bf 8f6f 	isb	sy
 80050ce:	f3bf 8f4f 	dsb	sy
 80050d2:	603b      	str	r3, [r7, #0]
}
 80050d4:	bf00      	nop
 80050d6:	e7fe      	b.n	80050d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80050d8:	f001 f8e4 	bl	80062a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80050dc:	4b39      	ldr	r3, [pc, #228]	; (80051c4 <xTaskResumeAll+0x118>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	3b01      	subs	r3, #1
 80050e2:	4a38      	ldr	r2, [pc, #224]	; (80051c4 <xTaskResumeAll+0x118>)
 80050e4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050e6:	4b37      	ldr	r3, [pc, #220]	; (80051c4 <xTaskResumeAll+0x118>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d162      	bne.n	80051b4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80050ee:	4b36      	ldr	r3, [pc, #216]	; (80051c8 <xTaskResumeAll+0x11c>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d05e      	beq.n	80051b4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050f6:	e02f      	b.n	8005158 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80050f8:	4b34      	ldr	r3, [pc, #208]	; (80051cc <xTaskResumeAll+0x120>)
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	3318      	adds	r3, #24
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff f881 	bl	800420c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	3304      	adds	r3, #4
 800510e:	4618      	mov	r0, r3
 8005110:	f7ff f87c 	bl	800420c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005118:	4b2d      	ldr	r3, [pc, #180]	; (80051d0 <xTaskResumeAll+0x124>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	429a      	cmp	r2, r3
 800511e:	d903      	bls.n	8005128 <xTaskResumeAll+0x7c>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005124:	4a2a      	ldr	r2, [pc, #168]	; (80051d0 <xTaskResumeAll+0x124>)
 8005126:	6013      	str	r3, [r2, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800512c:	4613      	mov	r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	4413      	add	r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	4a27      	ldr	r2, [pc, #156]	; (80051d4 <xTaskResumeAll+0x128>)
 8005136:	441a      	add	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	3304      	adds	r3, #4
 800513c:	4619      	mov	r1, r3
 800513e:	4610      	mov	r0, r2
 8005140:	f7ff f807 	bl	8004152 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005148:	4b23      	ldr	r3, [pc, #140]	; (80051d8 <xTaskResumeAll+0x12c>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800514e:	429a      	cmp	r2, r3
 8005150:	d302      	bcc.n	8005158 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005152:	4b22      	ldr	r3, [pc, #136]	; (80051dc <xTaskResumeAll+0x130>)
 8005154:	2201      	movs	r2, #1
 8005156:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005158:	4b1c      	ldr	r3, [pc, #112]	; (80051cc <xTaskResumeAll+0x120>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d1cb      	bne.n	80050f8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005166:	f000 fb59 	bl	800581c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800516a:	4b1d      	ldr	r3, [pc, #116]	; (80051e0 <xTaskResumeAll+0x134>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d010      	beq.n	8005198 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005176:	f000 f847 	bl	8005208 <xTaskIncrementTick>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d002      	beq.n	8005186 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005180:	4b16      	ldr	r3, [pc, #88]	; (80051dc <xTaskResumeAll+0x130>)
 8005182:	2201      	movs	r2, #1
 8005184:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	3b01      	subs	r3, #1
 800518a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1f1      	bne.n	8005176 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8005192:	4b13      	ldr	r3, [pc, #76]	; (80051e0 <xTaskResumeAll+0x134>)
 8005194:	2200      	movs	r2, #0
 8005196:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005198:	4b10      	ldr	r3, [pc, #64]	; (80051dc <xTaskResumeAll+0x130>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d009      	beq.n	80051b4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80051a0:	2301      	movs	r3, #1
 80051a2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80051a4:	4b0f      	ldr	r3, [pc, #60]	; (80051e4 <xTaskResumeAll+0x138>)
 80051a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80051b4:	f001 f8a6 	bl	8006304 <vPortExitCritical>

	return xAlreadyYielded;
 80051b8:	68bb      	ldr	r3, [r7, #8]
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3710      	adds	r7, #16
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	20000dbc 	.word	0x20000dbc
 80051c8:	20000d94 	.word	0x20000d94
 80051cc:	20000d54 	.word	0x20000d54
 80051d0:	20000d9c 	.word	0x20000d9c
 80051d4:	200008c4 	.word	0x200008c4
 80051d8:	200008c0 	.word	0x200008c0
 80051dc:	20000da8 	.word	0x20000da8
 80051e0:	20000da4 	.word	0x20000da4
 80051e4:	e000ed04 	.word	0xe000ed04

080051e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80051ee:	4b05      	ldr	r3, [pc, #20]	; (8005204 <xTaskGetTickCount+0x1c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80051f4:	687b      	ldr	r3, [r7, #4]
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	370c      	adds	r7, #12
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	20000d98 	.word	0x20000d98

08005208 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800520e:	2300      	movs	r3, #0
 8005210:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005212:	4b51      	ldr	r3, [pc, #324]	; (8005358 <xTaskIncrementTick+0x150>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	f040 808e 	bne.w	8005338 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800521c:	4b4f      	ldr	r3, [pc, #316]	; (800535c <xTaskIncrementTick+0x154>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	3301      	adds	r3, #1
 8005222:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005224:	4a4d      	ldr	r2, [pc, #308]	; (800535c <xTaskIncrementTick+0x154>)
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d120      	bne.n	8005272 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005230:	4b4b      	ldr	r3, [pc, #300]	; (8005360 <xTaskIncrementTick+0x158>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d00a      	beq.n	8005250 <xTaskIncrementTick+0x48>
	__asm volatile
 800523a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523e:	f383 8811 	msr	BASEPRI, r3
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	f3bf 8f4f 	dsb	sy
 800524a:	603b      	str	r3, [r7, #0]
}
 800524c:	bf00      	nop
 800524e:	e7fe      	b.n	800524e <xTaskIncrementTick+0x46>
 8005250:	4b43      	ldr	r3, [pc, #268]	; (8005360 <xTaskIncrementTick+0x158>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	60fb      	str	r3, [r7, #12]
 8005256:	4b43      	ldr	r3, [pc, #268]	; (8005364 <xTaskIncrementTick+0x15c>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a41      	ldr	r2, [pc, #260]	; (8005360 <xTaskIncrementTick+0x158>)
 800525c:	6013      	str	r3, [r2, #0]
 800525e:	4a41      	ldr	r2, [pc, #260]	; (8005364 <xTaskIncrementTick+0x15c>)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6013      	str	r3, [r2, #0]
 8005264:	4b40      	ldr	r3, [pc, #256]	; (8005368 <xTaskIncrementTick+0x160>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	3301      	adds	r3, #1
 800526a:	4a3f      	ldr	r2, [pc, #252]	; (8005368 <xTaskIncrementTick+0x160>)
 800526c:	6013      	str	r3, [r2, #0]
 800526e:	f000 fad5 	bl	800581c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005272:	4b3e      	ldr	r3, [pc, #248]	; (800536c <xTaskIncrementTick+0x164>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	429a      	cmp	r2, r3
 800527a:	d34e      	bcc.n	800531a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800527c:	4b38      	ldr	r3, [pc, #224]	; (8005360 <xTaskIncrementTick+0x158>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <xTaskIncrementTick+0x82>
 8005286:	2301      	movs	r3, #1
 8005288:	e000      	b.n	800528c <xTaskIncrementTick+0x84>
 800528a:	2300      	movs	r3, #0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d004      	beq.n	800529a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005290:	4b36      	ldr	r3, [pc, #216]	; (800536c <xTaskIncrementTick+0x164>)
 8005292:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005296:	601a      	str	r2, [r3, #0]
					break;
 8005298:	e03f      	b.n	800531a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800529a:	4b31      	ldr	r3, [pc, #196]	; (8005360 <xTaskIncrementTick+0x158>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d203      	bcs.n	80052ba <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80052b2:	4a2e      	ldr	r2, [pc, #184]	; (800536c <xTaskIncrementTick+0x164>)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6013      	str	r3, [r2, #0]
						break;
 80052b8:	e02f      	b.n	800531a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	3304      	adds	r3, #4
 80052be:	4618      	mov	r0, r3
 80052c0:	f7fe ffa4 	bl	800420c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d004      	beq.n	80052d6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	3318      	adds	r3, #24
 80052d0:	4618      	mov	r0, r3
 80052d2:	f7fe ff9b 	bl	800420c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052da:	4b25      	ldr	r3, [pc, #148]	; (8005370 <xTaskIncrementTick+0x168>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d903      	bls.n	80052ea <xTaskIncrementTick+0xe2>
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e6:	4a22      	ldr	r2, [pc, #136]	; (8005370 <xTaskIncrementTick+0x168>)
 80052e8:	6013      	str	r3, [r2, #0]
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ee:	4613      	mov	r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	4413      	add	r3, r2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	4a1f      	ldr	r2, [pc, #124]	; (8005374 <xTaskIncrementTick+0x16c>)
 80052f8:	441a      	add	r2, r3
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	3304      	adds	r3, #4
 80052fe:	4619      	mov	r1, r3
 8005300:	4610      	mov	r0, r2
 8005302:	f7fe ff26 	bl	8004152 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800530a:	4b1b      	ldr	r3, [pc, #108]	; (8005378 <xTaskIncrementTick+0x170>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005310:	429a      	cmp	r2, r3
 8005312:	d3b3      	bcc.n	800527c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005314:	2301      	movs	r3, #1
 8005316:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005318:	e7b0      	b.n	800527c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800531a:	4b17      	ldr	r3, [pc, #92]	; (8005378 <xTaskIncrementTick+0x170>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005320:	4914      	ldr	r1, [pc, #80]	; (8005374 <xTaskIncrementTick+0x16c>)
 8005322:	4613      	mov	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	4413      	add	r3, r2
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	440b      	add	r3, r1
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2b01      	cmp	r3, #1
 8005330:	d907      	bls.n	8005342 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005332:	2301      	movs	r3, #1
 8005334:	617b      	str	r3, [r7, #20]
 8005336:	e004      	b.n	8005342 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005338:	4b10      	ldr	r3, [pc, #64]	; (800537c <xTaskIncrementTick+0x174>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	3301      	adds	r3, #1
 800533e:	4a0f      	ldr	r2, [pc, #60]	; (800537c <xTaskIncrementTick+0x174>)
 8005340:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005342:	4b0f      	ldr	r3, [pc, #60]	; (8005380 <xTaskIncrementTick+0x178>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800534a:	2301      	movs	r3, #1
 800534c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800534e:	697b      	ldr	r3, [r7, #20]
}
 8005350:	4618      	mov	r0, r3
 8005352:	3718      	adds	r7, #24
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	20000dbc 	.word	0x20000dbc
 800535c:	20000d98 	.word	0x20000d98
 8005360:	20000d4c 	.word	0x20000d4c
 8005364:	20000d50 	.word	0x20000d50
 8005368:	20000dac 	.word	0x20000dac
 800536c:	20000db4 	.word	0x20000db4
 8005370:	20000d9c 	.word	0x20000d9c
 8005374:	200008c4 	.word	0x200008c4
 8005378:	200008c0 	.word	0x200008c0
 800537c:	20000da4 	.word	0x20000da4
 8005380:	20000da8 	.word	0x20000da8

08005384 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800538a:	4b28      	ldr	r3, [pc, #160]	; (800542c <vTaskSwitchContext+0xa8>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d003      	beq.n	800539a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005392:	4b27      	ldr	r3, [pc, #156]	; (8005430 <vTaskSwitchContext+0xac>)
 8005394:	2201      	movs	r2, #1
 8005396:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005398:	e041      	b.n	800541e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800539a:	4b25      	ldr	r3, [pc, #148]	; (8005430 <vTaskSwitchContext+0xac>)
 800539c:	2200      	movs	r2, #0
 800539e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80053a0:	4b24      	ldr	r3, [pc, #144]	; (8005434 <vTaskSwitchContext+0xb0>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	e010      	b.n	80053ca <vTaskSwitchContext+0x46>
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10a      	bne.n	80053c4 <vTaskSwitchContext+0x40>
	__asm volatile
 80053ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	607b      	str	r3, [r7, #4]
}
 80053c0:	bf00      	nop
 80053c2:	e7fe      	b.n	80053c2 <vTaskSwitchContext+0x3e>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	3b01      	subs	r3, #1
 80053c8:	60fb      	str	r3, [r7, #12]
 80053ca:	491b      	ldr	r1, [pc, #108]	; (8005438 <vTaskSwitchContext+0xb4>)
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	4613      	mov	r3, r2
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	4413      	add	r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	440b      	add	r3, r1
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d0e4      	beq.n	80053a8 <vTaskSwitchContext+0x24>
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4613      	mov	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	4413      	add	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4a13      	ldr	r2, [pc, #76]	; (8005438 <vTaskSwitchContext+0xb4>)
 80053ea:	4413      	add	r3, r2
 80053ec:	60bb      	str	r3, [r7, #8]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	685a      	ldr	r2, [r3, #4]
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	605a      	str	r2, [r3, #4]
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	3308      	adds	r3, #8
 8005400:	429a      	cmp	r2, r3
 8005402:	d104      	bne.n	800540e <vTaskSwitchContext+0x8a>
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	685a      	ldr	r2, [r3, #4]
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	605a      	str	r2, [r3, #4]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	4a09      	ldr	r2, [pc, #36]	; (800543c <vTaskSwitchContext+0xb8>)
 8005416:	6013      	str	r3, [r2, #0]
 8005418:	4a06      	ldr	r2, [pc, #24]	; (8005434 <vTaskSwitchContext+0xb0>)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6013      	str	r3, [r2, #0]
}
 800541e:	bf00      	nop
 8005420:	3714      	adds	r7, #20
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	20000dbc 	.word	0x20000dbc
 8005430:	20000da8 	.word	0x20000da8
 8005434:	20000d9c 	.word	0x20000d9c
 8005438:	200008c4 	.word	0x200008c4
 800543c:	200008c0 	.word	0x200008c0

08005440 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d10a      	bne.n	8005466 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005454:	f383 8811 	msr	BASEPRI, r3
 8005458:	f3bf 8f6f 	isb	sy
 800545c:	f3bf 8f4f 	dsb	sy
 8005460:	60fb      	str	r3, [r7, #12]
}
 8005462:	bf00      	nop
 8005464:	e7fe      	b.n	8005464 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005466:	4b07      	ldr	r3, [pc, #28]	; (8005484 <vTaskPlaceOnEventList+0x44>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	3318      	adds	r3, #24
 800546c:	4619      	mov	r1, r3
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f7fe fe93 	bl	800419a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005474:	2101      	movs	r1, #1
 8005476:	6838      	ldr	r0, [r7, #0]
 8005478:	f000 fa82 	bl	8005980 <prvAddCurrentTaskToDelayedList>
}
 800547c:	bf00      	nop
 800547e:	3710      	adds	r7, #16
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}
 8005484:	200008c0 	.word	0x200008c0

08005488 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d10a      	bne.n	80054b0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800549a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800549e:	f383 8811 	msr	BASEPRI, r3
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	f3bf 8f4f 	dsb	sy
 80054aa:	617b      	str	r3, [r7, #20]
}
 80054ac:	bf00      	nop
 80054ae:	e7fe      	b.n	80054ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80054b0:	4b0a      	ldr	r3, [pc, #40]	; (80054dc <vTaskPlaceOnEventListRestricted+0x54>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	3318      	adds	r3, #24
 80054b6:	4619      	mov	r1, r3
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f7fe fe4a 	bl	8004152 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d002      	beq.n	80054ca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80054c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054c8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80054ca:	6879      	ldr	r1, [r7, #4]
 80054cc:	68b8      	ldr	r0, [r7, #8]
 80054ce:	f000 fa57 	bl	8005980 <prvAddCurrentTaskToDelayedList>
	}
 80054d2:	bf00      	nop
 80054d4:	3718      	adds	r7, #24
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	200008c0 	.word	0x200008c0

080054e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10a      	bne.n	800550c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80054f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fa:	f383 8811 	msr	BASEPRI, r3
 80054fe:	f3bf 8f6f 	isb	sy
 8005502:	f3bf 8f4f 	dsb	sy
 8005506:	60fb      	str	r3, [r7, #12]
}
 8005508:	bf00      	nop
 800550a:	e7fe      	b.n	800550a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	3318      	adds	r3, #24
 8005510:	4618      	mov	r0, r3
 8005512:	f7fe fe7b 	bl	800420c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005516:	4b1e      	ldr	r3, [pc, #120]	; (8005590 <xTaskRemoveFromEventList+0xb0>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d11d      	bne.n	800555a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	3304      	adds	r3, #4
 8005522:	4618      	mov	r0, r3
 8005524:	f7fe fe72 	bl	800420c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800552c:	4b19      	ldr	r3, [pc, #100]	; (8005594 <xTaskRemoveFromEventList+0xb4>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	429a      	cmp	r2, r3
 8005532:	d903      	bls.n	800553c <xTaskRemoveFromEventList+0x5c>
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005538:	4a16      	ldr	r2, [pc, #88]	; (8005594 <xTaskRemoveFromEventList+0xb4>)
 800553a:	6013      	str	r3, [r2, #0]
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005540:	4613      	mov	r3, r2
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	4413      	add	r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4a13      	ldr	r2, [pc, #76]	; (8005598 <xTaskRemoveFromEventList+0xb8>)
 800554a:	441a      	add	r2, r3
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	3304      	adds	r3, #4
 8005550:	4619      	mov	r1, r3
 8005552:	4610      	mov	r0, r2
 8005554:	f7fe fdfd 	bl	8004152 <vListInsertEnd>
 8005558:	e005      	b.n	8005566 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	3318      	adds	r3, #24
 800555e:	4619      	mov	r1, r3
 8005560:	480e      	ldr	r0, [pc, #56]	; (800559c <xTaskRemoveFromEventList+0xbc>)
 8005562:	f7fe fdf6 	bl	8004152 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800556a:	4b0d      	ldr	r3, [pc, #52]	; (80055a0 <xTaskRemoveFromEventList+0xc0>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005570:	429a      	cmp	r2, r3
 8005572:	d905      	bls.n	8005580 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005574:	2301      	movs	r3, #1
 8005576:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005578:	4b0a      	ldr	r3, [pc, #40]	; (80055a4 <xTaskRemoveFromEventList+0xc4>)
 800557a:	2201      	movs	r2, #1
 800557c:	601a      	str	r2, [r3, #0]
 800557e:	e001      	b.n	8005584 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005580:	2300      	movs	r3, #0
 8005582:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005584:	697b      	ldr	r3, [r7, #20]
}
 8005586:	4618      	mov	r0, r3
 8005588:	3718      	adds	r7, #24
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	20000dbc 	.word	0x20000dbc
 8005594:	20000d9c 	.word	0x20000d9c
 8005598:	200008c4 	.word	0x200008c4
 800559c:	20000d54 	.word	0x20000d54
 80055a0:	200008c0 	.word	0x200008c0
 80055a4:	20000da8 	.word	0x20000da8

080055a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80055b0:	4b06      	ldr	r3, [pc, #24]	; (80055cc <vTaskInternalSetTimeOutState+0x24>)
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80055b8:	4b05      	ldr	r3, [pc, #20]	; (80055d0 <vTaskInternalSetTimeOutState+0x28>)
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	605a      	str	r2, [r3, #4]
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr
 80055cc:	20000dac 	.word	0x20000dac
 80055d0:	20000d98 	.word	0x20000d98

080055d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b088      	sub	sp, #32
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d10a      	bne.n	80055fa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80055e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e8:	f383 8811 	msr	BASEPRI, r3
 80055ec:	f3bf 8f6f 	isb	sy
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	613b      	str	r3, [r7, #16]
}
 80055f6:	bf00      	nop
 80055f8:	e7fe      	b.n	80055f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d10a      	bne.n	8005616 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005604:	f383 8811 	msr	BASEPRI, r3
 8005608:	f3bf 8f6f 	isb	sy
 800560c:	f3bf 8f4f 	dsb	sy
 8005610:	60fb      	str	r3, [r7, #12]
}
 8005612:	bf00      	nop
 8005614:	e7fe      	b.n	8005614 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005616:	f000 fe45 	bl	80062a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800561a:	4b1d      	ldr	r3, [pc, #116]	; (8005690 <xTaskCheckForTimeOut+0xbc>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	69ba      	ldr	r2, [r7, #24]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005632:	d102      	bne.n	800563a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005634:	2300      	movs	r3, #0
 8005636:	61fb      	str	r3, [r7, #28]
 8005638:	e023      	b.n	8005682 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	4b15      	ldr	r3, [pc, #84]	; (8005694 <xTaskCheckForTimeOut+0xc0>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	429a      	cmp	r2, r3
 8005644:	d007      	beq.n	8005656 <xTaskCheckForTimeOut+0x82>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	69ba      	ldr	r2, [r7, #24]
 800564c:	429a      	cmp	r2, r3
 800564e:	d302      	bcc.n	8005656 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005650:	2301      	movs	r3, #1
 8005652:	61fb      	str	r3, [r7, #28]
 8005654:	e015      	b.n	8005682 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	429a      	cmp	r2, r3
 800565e:	d20b      	bcs.n	8005678 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	1ad2      	subs	r2, r2, r3
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f7ff ff9b 	bl	80055a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005672:	2300      	movs	r3, #0
 8005674:	61fb      	str	r3, [r7, #28]
 8005676:	e004      	b.n	8005682 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	2200      	movs	r2, #0
 800567c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800567e:	2301      	movs	r3, #1
 8005680:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005682:	f000 fe3f 	bl	8006304 <vPortExitCritical>

	return xReturn;
 8005686:	69fb      	ldr	r3, [r7, #28]
}
 8005688:	4618      	mov	r0, r3
 800568a:	3720      	adds	r7, #32
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	20000d98 	.word	0x20000d98
 8005694:	20000dac 	.word	0x20000dac

08005698 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005698:	b480      	push	{r7}
 800569a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800569c:	4b03      	ldr	r3, [pc, #12]	; (80056ac <vTaskMissedYield+0x14>)
 800569e:	2201      	movs	r2, #1
 80056a0:	601a      	str	r2, [r3, #0]
}
 80056a2:	bf00      	nop
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr
 80056ac:	20000da8 	.word	0x20000da8

080056b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80056b8:	f000 f852 	bl	8005760 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80056bc:	4b06      	ldr	r3, [pc, #24]	; (80056d8 <prvIdleTask+0x28>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d9f9      	bls.n	80056b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80056c4:	4b05      	ldr	r3, [pc, #20]	; (80056dc <prvIdleTask+0x2c>)
 80056c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056ca:	601a      	str	r2, [r3, #0]
 80056cc:	f3bf 8f4f 	dsb	sy
 80056d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80056d4:	e7f0      	b.n	80056b8 <prvIdleTask+0x8>
 80056d6:	bf00      	nop
 80056d8:	200008c4 	.word	0x200008c4
 80056dc:	e000ed04 	.word	0xe000ed04

080056e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056e6:	2300      	movs	r3, #0
 80056e8:	607b      	str	r3, [r7, #4]
 80056ea:	e00c      	b.n	8005706 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	4613      	mov	r3, r2
 80056f0:	009b      	lsls	r3, r3, #2
 80056f2:	4413      	add	r3, r2
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	4a12      	ldr	r2, [pc, #72]	; (8005740 <prvInitialiseTaskLists+0x60>)
 80056f8:	4413      	add	r3, r2
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7fe fcfc 	bl	80040f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	3301      	adds	r3, #1
 8005704:	607b      	str	r3, [r7, #4]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b37      	cmp	r3, #55	; 0x37
 800570a:	d9ef      	bls.n	80056ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800570c:	480d      	ldr	r0, [pc, #52]	; (8005744 <prvInitialiseTaskLists+0x64>)
 800570e:	f7fe fcf3 	bl	80040f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005712:	480d      	ldr	r0, [pc, #52]	; (8005748 <prvInitialiseTaskLists+0x68>)
 8005714:	f7fe fcf0 	bl	80040f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005718:	480c      	ldr	r0, [pc, #48]	; (800574c <prvInitialiseTaskLists+0x6c>)
 800571a:	f7fe fced 	bl	80040f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800571e:	480c      	ldr	r0, [pc, #48]	; (8005750 <prvInitialiseTaskLists+0x70>)
 8005720:	f7fe fcea 	bl	80040f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005724:	480b      	ldr	r0, [pc, #44]	; (8005754 <prvInitialiseTaskLists+0x74>)
 8005726:	f7fe fce7 	bl	80040f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800572a:	4b0b      	ldr	r3, [pc, #44]	; (8005758 <prvInitialiseTaskLists+0x78>)
 800572c:	4a05      	ldr	r2, [pc, #20]	; (8005744 <prvInitialiseTaskLists+0x64>)
 800572e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005730:	4b0a      	ldr	r3, [pc, #40]	; (800575c <prvInitialiseTaskLists+0x7c>)
 8005732:	4a05      	ldr	r2, [pc, #20]	; (8005748 <prvInitialiseTaskLists+0x68>)
 8005734:	601a      	str	r2, [r3, #0]
}
 8005736:	bf00      	nop
 8005738:	3708      	adds	r7, #8
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	200008c4 	.word	0x200008c4
 8005744:	20000d24 	.word	0x20000d24
 8005748:	20000d38 	.word	0x20000d38
 800574c:	20000d54 	.word	0x20000d54
 8005750:	20000d68 	.word	0x20000d68
 8005754:	20000d80 	.word	0x20000d80
 8005758:	20000d4c 	.word	0x20000d4c
 800575c:	20000d50 	.word	0x20000d50

08005760 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005766:	e019      	b.n	800579c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005768:	f000 fd9c 	bl	80062a4 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800576c:	4b10      	ldr	r3, [pc, #64]	; (80057b0 <prvCheckTasksWaitingTermination+0x50>)
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	3304      	adds	r3, #4
 8005778:	4618      	mov	r0, r3
 800577a:	f7fe fd47 	bl	800420c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800577e:	4b0d      	ldr	r3, [pc, #52]	; (80057b4 <prvCheckTasksWaitingTermination+0x54>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	3b01      	subs	r3, #1
 8005784:	4a0b      	ldr	r2, [pc, #44]	; (80057b4 <prvCheckTasksWaitingTermination+0x54>)
 8005786:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005788:	4b0b      	ldr	r3, [pc, #44]	; (80057b8 <prvCheckTasksWaitingTermination+0x58>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	3b01      	subs	r3, #1
 800578e:	4a0a      	ldr	r2, [pc, #40]	; (80057b8 <prvCheckTasksWaitingTermination+0x58>)
 8005790:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005792:	f000 fdb7 	bl	8006304 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f810 	bl	80057bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800579c:	4b06      	ldr	r3, [pc, #24]	; (80057b8 <prvCheckTasksWaitingTermination+0x58>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1e1      	bne.n	8005768 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80057a4:	bf00      	nop
 80057a6:	bf00      	nop
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	20000d68 	.word	0x20000d68
 80057b4:	20000d94 	.word	0x20000d94
 80057b8:	20000d7c 	.word	0x20000d7c

080057bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d108      	bne.n	80057e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d2:	4618      	mov	r0, r3
 80057d4:	f000 ff4c 	bl	8006670 <vPortFree>
				vPortFree( pxTCB );
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f000 ff49 	bl	8006670 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057de:	e018      	b.n	8005812 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d103      	bne.n	80057f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 ff40 	bl	8006670 <vPortFree>
	}
 80057f0:	e00f      	b.n	8005812 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d00a      	beq.n	8005812 <prvDeleteTCB+0x56>
	__asm volatile
 80057fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005800:	f383 8811 	msr	BASEPRI, r3
 8005804:	f3bf 8f6f 	isb	sy
 8005808:	f3bf 8f4f 	dsb	sy
 800580c:	60fb      	str	r3, [r7, #12]
}
 800580e:	bf00      	nop
 8005810:	e7fe      	b.n	8005810 <prvDeleteTCB+0x54>
	}
 8005812:	bf00      	nop
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
	...

0800581c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005822:	4b0f      	ldr	r3, [pc, #60]	; (8005860 <prvResetNextTaskUnblockTime+0x44>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <prvResetNextTaskUnblockTime+0x14>
 800582c:	2301      	movs	r3, #1
 800582e:	e000      	b.n	8005832 <prvResetNextTaskUnblockTime+0x16>
 8005830:	2300      	movs	r3, #0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d004      	beq.n	8005840 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005836:	4b0b      	ldr	r3, [pc, #44]	; (8005864 <prvResetNextTaskUnblockTime+0x48>)
 8005838:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800583c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800583e:	e008      	b.n	8005852 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005840:	4b07      	ldr	r3, [pc, #28]	; (8005860 <prvResetNextTaskUnblockTime+0x44>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	4a05      	ldr	r2, [pc, #20]	; (8005864 <prvResetNextTaskUnblockTime+0x48>)
 8005850:	6013      	str	r3, [r2, #0]
}
 8005852:	bf00      	nop
 8005854:	370c      	adds	r7, #12
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	20000d4c 	.word	0x20000d4c
 8005864:	20000db4 	.word	0x20000db4

08005868 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800586e:	4b0b      	ldr	r3, [pc, #44]	; (800589c <xTaskGetSchedulerState+0x34>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d102      	bne.n	800587c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005876:	2301      	movs	r3, #1
 8005878:	607b      	str	r3, [r7, #4]
 800587a:	e008      	b.n	800588e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800587c:	4b08      	ldr	r3, [pc, #32]	; (80058a0 <xTaskGetSchedulerState+0x38>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d102      	bne.n	800588a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005884:	2302      	movs	r3, #2
 8005886:	607b      	str	r3, [r7, #4]
 8005888:	e001      	b.n	800588e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800588a:	2300      	movs	r3, #0
 800588c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800588e:	687b      	ldr	r3, [r7, #4]
	}
 8005890:	4618      	mov	r0, r3
 8005892:	370c      	adds	r7, #12
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr
 800589c:	20000da0 	.word	0x20000da0
 80058a0:	20000dbc 	.word	0x20000dbc

080058a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b086      	sub	sp, #24
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80058b0:	2300      	movs	r3, #0
 80058b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d056      	beq.n	8005968 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80058ba:	4b2e      	ldr	r3, [pc, #184]	; (8005974 <xTaskPriorityDisinherit+0xd0>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	693a      	ldr	r2, [r7, #16]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d00a      	beq.n	80058da <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80058c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c8:	f383 8811 	msr	BASEPRI, r3
 80058cc:	f3bf 8f6f 	isb	sy
 80058d0:	f3bf 8f4f 	dsb	sy
 80058d4:	60fb      	str	r3, [r7, #12]
}
 80058d6:	bf00      	nop
 80058d8:	e7fe      	b.n	80058d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10a      	bne.n	80058f8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80058e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e6:	f383 8811 	msr	BASEPRI, r3
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	60bb      	str	r3, [r7, #8]
}
 80058f4:	bf00      	nop
 80058f6:	e7fe      	b.n	80058f6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058fc:	1e5a      	subs	r2, r3, #1
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800590a:	429a      	cmp	r2, r3
 800590c:	d02c      	beq.n	8005968 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005912:	2b00      	cmp	r3, #0
 8005914:	d128      	bne.n	8005968 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	3304      	adds	r3, #4
 800591a:	4618      	mov	r0, r3
 800591c:	f7fe fc76 	bl	800420c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800592c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005938:	4b0f      	ldr	r3, [pc, #60]	; (8005978 <xTaskPriorityDisinherit+0xd4>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	429a      	cmp	r2, r3
 800593e:	d903      	bls.n	8005948 <xTaskPriorityDisinherit+0xa4>
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005944:	4a0c      	ldr	r2, [pc, #48]	; (8005978 <xTaskPriorityDisinherit+0xd4>)
 8005946:	6013      	str	r3, [r2, #0]
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800594c:	4613      	mov	r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4a09      	ldr	r2, [pc, #36]	; (800597c <xTaskPriorityDisinherit+0xd8>)
 8005956:	441a      	add	r2, r3
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	3304      	adds	r3, #4
 800595c:	4619      	mov	r1, r3
 800595e:	4610      	mov	r0, r2
 8005960:	f7fe fbf7 	bl	8004152 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005964:	2301      	movs	r3, #1
 8005966:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005968:	697b      	ldr	r3, [r7, #20]
	}
 800596a:	4618      	mov	r0, r3
 800596c:	3718      	adds	r7, #24
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	200008c0 	.word	0x200008c0
 8005978:	20000d9c 	.word	0x20000d9c
 800597c:	200008c4 	.word	0x200008c4

08005980 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800598a:	4b21      	ldr	r3, [pc, #132]	; (8005a10 <prvAddCurrentTaskToDelayedList+0x90>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005990:	4b20      	ldr	r3, [pc, #128]	; (8005a14 <prvAddCurrentTaskToDelayedList+0x94>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3304      	adds	r3, #4
 8005996:	4618      	mov	r0, r3
 8005998:	f7fe fc38 	bl	800420c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059a2:	d10a      	bne.n	80059ba <prvAddCurrentTaskToDelayedList+0x3a>
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d007      	beq.n	80059ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059aa:	4b1a      	ldr	r3, [pc, #104]	; (8005a14 <prvAddCurrentTaskToDelayedList+0x94>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	3304      	adds	r3, #4
 80059b0:	4619      	mov	r1, r3
 80059b2:	4819      	ldr	r0, [pc, #100]	; (8005a18 <prvAddCurrentTaskToDelayedList+0x98>)
 80059b4:	f7fe fbcd 	bl	8004152 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80059b8:	e026      	b.n	8005a08 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4413      	add	r3, r2
 80059c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80059c2:	4b14      	ldr	r3, [pc, #80]	; (8005a14 <prvAddCurrentTaskToDelayedList+0x94>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d209      	bcs.n	80059e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059d2:	4b12      	ldr	r3, [pc, #72]	; (8005a1c <prvAddCurrentTaskToDelayedList+0x9c>)
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	4b0f      	ldr	r3, [pc, #60]	; (8005a14 <prvAddCurrentTaskToDelayedList+0x94>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3304      	adds	r3, #4
 80059dc:	4619      	mov	r1, r3
 80059de:	4610      	mov	r0, r2
 80059e0:	f7fe fbdb 	bl	800419a <vListInsert>
}
 80059e4:	e010      	b.n	8005a08 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059e6:	4b0e      	ldr	r3, [pc, #56]	; (8005a20 <prvAddCurrentTaskToDelayedList+0xa0>)
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	4b0a      	ldr	r3, [pc, #40]	; (8005a14 <prvAddCurrentTaskToDelayedList+0x94>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	3304      	adds	r3, #4
 80059f0:	4619      	mov	r1, r3
 80059f2:	4610      	mov	r0, r2
 80059f4:	f7fe fbd1 	bl	800419a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80059f8:	4b0a      	ldr	r3, [pc, #40]	; (8005a24 <prvAddCurrentTaskToDelayedList+0xa4>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68ba      	ldr	r2, [r7, #8]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d202      	bcs.n	8005a08 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005a02:	4a08      	ldr	r2, [pc, #32]	; (8005a24 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	6013      	str	r3, [r2, #0]
}
 8005a08:	bf00      	nop
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	20000d98 	.word	0x20000d98
 8005a14:	200008c0 	.word	0x200008c0
 8005a18:	20000d80 	.word	0x20000d80
 8005a1c:	20000d50 	.word	0x20000d50
 8005a20:	20000d4c 	.word	0x20000d4c
 8005a24:	20000db4 	.word	0x20000db4

08005a28 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b08a      	sub	sp, #40	; 0x28
 8005a2c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005a32:	f000 facb 	bl	8005fcc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005a36:	4b1c      	ldr	r3, [pc, #112]	; (8005aa8 <xTimerCreateTimerTask+0x80>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d021      	beq.n	8005a82 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005a42:	2300      	movs	r3, #0
 8005a44:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005a46:	1d3a      	adds	r2, r7, #4
 8005a48:	f107 0108 	add.w	r1, r7, #8
 8005a4c:	f107 030c 	add.w	r3, r7, #12
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7fe fb37 	bl	80040c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005a56:	6879      	ldr	r1, [r7, #4]
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	9202      	str	r2, [sp, #8]
 8005a5e:	9301      	str	r3, [sp, #4]
 8005a60:	2302      	movs	r3, #2
 8005a62:	9300      	str	r3, [sp, #0]
 8005a64:	2300      	movs	r3, #0
 8005a66:	460a      	mov	r2, r1
 8005a68:	4910      	ldr	r1, [pc, #64]	; (8005aac <xTimerCreateTimerTask+0x84>)
 8005a6a:	4811      	ldr	r0, [pc, #68]	; (8005ab0 <xTimerCreateTimerTask+0x88>)
 8005a6c:	f7ff f8de 	bl	8004c2c <xTaskCreateStatic>
 8005a70:	4603      	mov	r3, r0
 8005a72:	4a10      	ldr	r2, [pc, #64]	; (8005ab4 <xTimerCreateTimerTask+0x8c>)
 8005a74:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005a76:	4b0f      	ldr	r3, [pc, #60]	; (8005ab4 <xTimerCreateTimerTask+0x8c>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d10a      	bne.n	8005a9e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a8c:	f383 8811 	msr	BASEPRI, r3
 8005a90:	f3bf 8f6f 	isb	sy
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	613b      	str	r3, [r7, #16]
}
 8005a9a:	bf00      	nop
 8005a9c:	e7fe      	b.n	8005a9c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005a9e:	697b      	ldr	r3, [r7, #20]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3718      	adds	r7, #24
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	20000df0 	.word	0x20000df0
 8005aac:	08009744 	.word	0x08009744
 8005ab0:	08005bd5 	.word	0x08005bd5
 8005ab4:	20000df4 	.word	0x20000df4

08005ab8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b08a      	sub	sp, #40	; 0x28
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
 8005ac4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d10a      	bne.n	8005ae6 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad4:	f383 8811 	msr	BASEPRI, r3
 8005ad8:	f3bf 8f6f 	isb	sy
 8005adc:	f3bf 8f4f 	dsb	sy
 8005ae0:	623b      	str	r3, [r7, #32]
}
 8005ae2:	bf00      	nop
 8005ae4:	e7fe      	b.n	8005ae4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005ae6:	4b1a      	ldr	r3, [pc, #104]	; (8005b50 <xTimerGenericCommand+0x98>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d02a      	beq.n	8005b44 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	2b05      	cmp	r3, #5
 8005afe:	dc18      	bgt.n	8005b32 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005b00:	f7ff feb2 	bl	8005868 <xTaskGetSchedulerState>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d109      	bne.n	8005b1e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005b0a:	4b11      	ldr	r3, [pc, #68]	; (8005b50 <xTimerGenericCommand+0x98>)
 8005b0c:	6818      	ldr	r0, [r3, #0]
 8005b0e:	f107 0110 	add.w	r1, r7, #16
 8005b12:	2300      	movs	r3, #0
 8005b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b16:	f7fe fca5 	bl	8004464 <xQueueGenericSend>
 8005b1a:	6278      	str	r0, [r7, #36]	; 0x24
 8005b1c:	e012      	b.n	8005b44 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005b1e:	4b0c      	ldr	r3, [pc, #48]	; (8005b50 <xTimerGenericCommand+0x98>)
 8005b20:	6818      	ldr	r0, [r3, #0]
 8005b22:	f107 0110 	add.w	r1, r7, #16
 8005b26:	2300      	movs	r3, #0
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f7fe fc9b 	bl	8004464 <xQueueGenericSend>
 8005b2e:	6278      	str	r0, [r7, #36]	; 0x24
 8005b30:	e008      	b.n	8005b44 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005b32:	4b07      	ldr	r3, [pc, #28]	; (8005b50 <xTimerGenericCommand+0x98>)
 8005b34:	6818      	ldr	r0, [r3, #0]
 8005b36:	f107 0110 	add.w	r1, r7, #16
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	683a      	ldr	r2, [r7, #0]
 8005b3e:	f7fe fd8f 	bl	8004660 <xQueueGenericSendFromISR>
 8005b42:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3728      	adds	r7, #40	; 0x28
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	20000df0 	.word	0x20000df0

08005b54 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b088      	sub	sp, #32
 8005b58:	af02      	add	r7, sp, #8
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005b5e:	4b1c      	ldr	r3, [pc, #112]	; (8005bd0 <prvProcessExpiredTimer+0x7c>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	3304      	adds	r3, #4
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f7fe fb4d 	bl	800420c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	69db      	ldr	r3, [r3, #28]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d122      	bne.n	8005bc0 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	699a      	ldr	r2, [r3, #24]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	18d1      	adds	r1, r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	6978      	ldr	r0, [r7, #20]
 8005b88:	f000 f8c8 	bl	8005d1c <prvInsertTimerInActiveList>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d016      	beq.n	8005bc0 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b92:	2300      	movs	r3, #0
 8005b94:	9300      	str	r3, [sp, #0]
 8005b96:	2300      	movs	r3, #0
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	6978      	ldr	r0, [r7, #20]
 8005b9e:	f7ff ff8b 	bl	8005ab8 <xTimerGenericCommand>
 8005ba2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10a      	bne.n	8005bc0 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8005baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bae:	f383 8811 	msr	BASEPRI, r3
 8005bb2:	f3bf 8f6f 	isb	sy
 8005bb6:	f3bf 8f4f 	dsb	sy
 8005bba:	60fb      	str	r3, [r7, #12]
}
 8005bbc:	bf00      	nop
 8005bbe:	e7fe      	b.n	8005bbe <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc4:	6978      	ldr	r0, [r7, #20]
 8005bc6:	4798      	blx	r3
}
 8005bc8:	bf00      	nop
 8005bca:	3718      	adds	r7, #24
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	20000de8 	.word	0x20000de8

08005bd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005bdc:	f107 0308 	add.w	r3, r7, #8
 8005be0:	4618      	mov	r0, r3
 8005be2:	f000 f857 	bl	8005c94 <prvGetNextExpireTime>
 8005be6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	4619      	mov	r1, r3
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f000 f803 	bl	8005bf8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005bf2:	f000 f8d5 	bl	8005da0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005bf6:	e7f1      	b.n	8005bdc <prvTimerTask+0x8>

08005bf8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005c02:	f7ff fa45 	bl	8005090 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005c06:	f107 0308 	add.w	r3, r7, #8
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f000 f866 	bl	8005cdc <prvSampleTimeNow>
 8005c10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d130      	bne.n	8005c7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10a      	bne.n	8005c34 <prvProcessTimerOrBlockTask+0x3c>
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d806      	bhi.n	8005c34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005c26:	f7ff fa41 	bl	80050ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005c2a:	68f9      	ldr	r1, [r7, #12]
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff ff91 	bl	8005b54 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005c32:	e024      	b.n	8005c7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d008      	beq.n	8005c4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005c3a:	4b13      	ldr	r3, [pc, #76]	; (8005c88 <prvProcessTimerOrBlockTask+0x90>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	bf0c      	ite	eq
 8005c44:	2301      	moveq	r3, #1
 8005c46:	2300      	movne	r3, #0
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005c4c:	4b0f      	ldr	r3, [pc, #60]	; (8005c8c <prvProcessTimerOrBlockTask+0x94>)
 8005c4e:	6818      	ldr	r0, [r3, #0]
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	683a      	ldr	r2, [r7, #0]
 8005c58:	4619      	mov	r1, r3
 8005c5a:	f7fe ffb3 	bl	8004bc4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005c5e:	f7ff fa25 	bl	80050ac <xTaskResumeAll>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d10a      	bne.n	8005c7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005c68:	4b09      	ldr	r3, [pc, #36]	; (8005c90 <prvProcessTimerOrBlockTask+0x98>)
 8005c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c6e:	601a      	str	r2, [r3, #0]
 8005c70:	f3bf 8f4f 	dsb	sy
 8005c74:	f3bf 8f6f 	isb	sy
}
 8005c78:	e001      	b.n	8005c7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005c7a:	f7ff fa17 	bl	80050ac <xTaskResumeAll>
}
 8005c7e:	bf00      	nop
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	20000dec 	.word	0x20000dec
 8005c8c:	20000df0 	.word	0x20000df0
 8005c90:	e000ed04 	.word	0xe000ed04

08005c94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005c94:	b480      	push	{r7}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005c9c:	4b0e      	ldr	r3, [pc, #56]	; (8005cd8 <prvGetNextExpireTime+0x44>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	bf0c      	ite	eq
 8005ca6:	2301      	moveq	r3, #1
 8005ca8:	2300      	movne	r3, #0
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	461a      	mov	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d105      	bne.n	8005cc6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005cba:	4b07      	ldr	r3, [pc, #28]	; (8005cd8 <prvGetNextExpireTime+0x44>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	e001      	b.n	8005cca <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005cca:	68fb      	ldr	r3, [r7, #12]
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr
 8005cd8:	20000de8 	.word	0x20000de8

08005cdc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005ce4:	f7ff fa80 	bl	80051e8 <xTaskGetTickCount>
 8005ce8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005cea:	4b0b      	ldr	r3, [pc, #44]	; (8005d18 <prvSampleTimeNow+0x3c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d205      	bcs.n	8005d00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005cf4:	f000 f908 	bl	8005f08 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	601a      	str	r2, [r3, #0]
 8005cfe:	e002      	b.n	8005d06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005d06:	4a04      	ldr	r2, [pc, #16]	; (8005d18 <prvSampleTimeNow+0x3c>)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3710      	adds	r7, #16
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	20000df8 	.word	0x20000df8

08005d1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
 8005d28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d812      	bhi.n	8005d68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	1ad2      	subs	r2, r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d302      	bcc.n	8005d56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005d50:	2301      	movs	r3, #1
 8005d52:	617b      	str	r3, [r7, #20]
 8005d54:	e01b      	b.n	8005d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005d56:	4b10      	ldr	r3, [pc, #64]	; (8005d98 <prvInsertTimerInActiveList+0x7c>)
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	3304      	adds	r3, #4
 8005d5e:	4619      	mov	r1, r3
 8005d60:	4610      	mov	r0, r2
 8005d62:	f7fe fa1a 	bl	800419a <vListInsert>
 8005d66:	e012      	b.n	8005d8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d206      	bcs.n	8005d7e <prvInsertTimerInActiveList+0x62>
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d302      	bcc.n	8005d7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	617b      	str	r3, [r7, #20]
 8005d7c:	e007      	b.n	8005d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d7e:	4b07      	ldr	r3, [pc, #28]	; (8005d9c <prvInsertTimerInActiveList+0x80>)
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	3304      	adds	r3, #4
 8005d86:	4619      	mov	r1, r3
 8005d88:	4610      	mov	r0, r2
 8005d8a:	f7fe fa06 	bl	800419a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005d8e:	697b      	ldr	r3, [r7, #20]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3718      	adds	r7, #24
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	20000dec 	.word	0x20000dec
 8005d9c:	20000de8 	.word	0x20000de8

08005da0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b08e      	sub	sp, #56	; 0x38
 8005da4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005da6:	e09d      	b.n	8005ee4 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	da18      	bge.n	8005de0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005dae:	1d3b      	adds	r3, r7, #4
 8005db0:	3304      	adds	r3, #4
 8005db2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10a      	bne.n	8005dd0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dbe:	f383 8811 	msr	BASEPRI, r3
 8005dc2:	f3bf 8f6f 	isb	sy
 8005dc6:	f3bf 8f4f 	dsb	sy
 8005dca:	61fb      	str	r3, [r7, #28]
}
 8005dcc:	bf00      	nop
 8005dce:	e7fe      	b.n	8005dce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dd6:	6850      	ldr	r0, [r2, #4]
 8005dd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dda:	6892      	ldr	r2, [r2, #8]
 8005ddc:	4611      	mov	r1, r2
 8005dde:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	db7d      	blt.n	8005ee2 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d004      	beq.n	8005dfc <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005df4:	3304      	adds	r3, #4
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fe fa08 	bl	800420c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005dfc:	463b      	mov	r3, r7
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7ff ff6c 	bl	8005cdc <prvSampleTimeNow>
 8005e04:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2b09      	cmp	r3, #9
 8005e0a:	d86b      	bhi.n	8005ee4 <prvProcessReceivedCommands+0x144>
 8005e0c:	a201      	add	r2, pc, #4	; (adr r2, 8005e14 <prvProcessReceivedCommands+0x74>)
 8005e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e12:	bf00      	nop
 8005e14:	08005e3d 	.word	0x08005e3d
 8005e18:	08005e3d 	.word	0x08005e3d
 8005e1c:	08005e3d 	.word	0x08005e3d
 8005e20:	08005ee5 	.word	0x08005ee5
 8005e24:	08005e99 	.word	0x08005e99
 8005e28:	08005ed1 	.word	0x08005ed1
 8005e2c:	08005e3d 	.word	0x08005e3d
 8005e30:	08005e3d 	.word	0x08005e3d
 8005e34:	08005ee5 	.word	0x08005ee5
 8005e38:	08005e99 	.word	0x08005e99
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005e3c:	68ba      	ldr	r2, [r7, #8]
 8005e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e40:	699b      	ldr	r3, [r3, #24]
 8005e42:	18d1      	adds	r1, r2, r3
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e4a:	f7ff ff67 	bl	8005d1c <prvInsertTimerInActiveList>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d047      	beq.n	8005ee4 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e5a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e5e:	69db      	ldr	r3, [r3, #28]
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d13f      	bne.n	8005ee4 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e68:	699b      	ldr	r3, [r3, #24]
 8005e6a:	441a      	add	r2, r3
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	9300      	str	r3, [sp, #0]
 8005e70:	2300      	movs	r3, #0
 8005e72:	2100      	movs	r1, #0
 8005e74:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e76:	f7ff fe1f 	bl	8005ab8 <xTimerGenericCommand>
 8005e7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005e7c:	6a3b      	ldr	r3, [r7, #32]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d130      	bne.n	8005ee4 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8005e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e86:	f383 8811 	msr	BASEPRI, r3
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	61bb      	str	r3, [r7, #24]
}
 8005e94:	bf00      	nop
 8005e96:	e7fe      	b.n	8005e96 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e9c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10a      	bne.n	8005ebc <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8005ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eaa:	f383 8811 	msr	BASEPRI, r3
 8005eae:	f3bf 8f6f 	isb	sy
 8005eb2:	f3bf 8f4f 	dsb	sy
 8005eb6:	617b      	str	r3, [r7, #20]
}
 8005eb8:	bf00      	nop
 8005eba:	e7fe      	b.n	8005eba <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ebe:	699a      	ldr	r2, [r3, #24]
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec2:	18d1      	adds	r1, r2, r3
 8005ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ec8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005eca:	f7ff ff27 	bl	8005d1c <prvInsertTimerInActiveList>
					break;
 8005ece:	e009      	b.n	8005ee4 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d104      	bne.n	8005ee4 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8005eda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005edc:	f000 fbc8 	bl	8006670 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005ee0:	e000      	b.n	8005ee4 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005ee2:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ee4:	4b07      	ldr	r3, [pc, #28]	; (8005f04 <prvProcessReceivedCommands+0x164>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	1d39      	adds	r1, r7, #4
 8005eea:	2200      	movs	r2, #0
 8005eec:	4618      	mov	r0, r3
 8005eee:	f7fe fc4f 	bl	8004790 <xQueueReceive>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f47f af57 	bne.w	8005da8 <prvProcessReceivedCommands+0x8>
	}
}
 8005efa:	bf00      	nop
 8005efc:	bf00      	nop
 8005efe:	3730      	adds	r7, #48	; 0x30
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	20000df0 	.word	0x20000df0

08005f08 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b088      	sub	sp, #32
 8005f0c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005f0e:	e045      	b.n	8005f9c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f10:	4b2c      	ldr	r3, [pc, #176]	; (8005fc4 <prvSwitchTimerLists+0xbc>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f1a:	4b2a      	ldr	r3, [pc, #168]	; (8005fc4 <prvSwitchTimerLists+0xbc>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	3304      	adds	r3, #4
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7fe f96f 	bl	800420c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	69db      	ldr	r3, [r3, #28]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d12e      	bne.n	8005f9c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	699b      	ldr	r3, [r3, #24]
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	4413      	add	r3, r2
 8005f46:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d90e      	bls.n	8005f6e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	68ba      	ldr	r2, [r7, #8]
 8005f54:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f5c:	4b19      	ldr	r3, [pc, #100]	; (8005fc4 <prvSwitchTimerLists+0xbc>)
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	3304      	adds	r3, #4
 8005f64:	4619      	mov	r1, r3
 8005f66:	4610      	mov	r0, r2
 8005f68:	f7fe f917 	bl	800419a <vListInsert>
 8005f6c:	e016      	b.n	8005f9c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005f6e:	2300      	movs	r3, #0
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	2300      	movs	r3, #0
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	2100      	movs	r1, #0
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f7ff fd9d 	bl	8005ab8 <xTimerGenericCommand>
 8005f7e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10a      	bne.n	8005f9c <prvSwitchTimerLists+0x94>
	__asm volatile
 8005f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f8a:	f383 8811 	msr	BASEPRI, r3
 8005f8e:	f3bf 8f6f 	isb	sy
 8005f92:	f3bf 8f4f 	dsb	sy
 8005f96:	603b      	str	r3, [r7, #0]
}
 8005f98:	bf00      	nop
 8005f9a:	e7fe      	b.n	8005f9a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005f9c:	4b09      	ldr	r3, [pc, #36]	; (8005fc4 <prvSwitchTimerLists+0xbc>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1b4      	bne.n	8005f10 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005fa6:	4b07      	ldr	r3, [pc, #28]	; (8005fc4 <prvSwitchTimerLists+0xbc>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005fac:	4b06      	ldr	r3, [pc, #24]	; (8005fc8 <prvSwitchTimerLists+0xc0>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a04      	ldr	r2, [pc, #16]	; (8005fc4 <prvSwitchTimerLists+0xbc>)
 8005fb2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005fb4:	4a04      	ldr	r2, [pc, #16]	; (8005fc8 <prvSwitchTimerLists+0xc0>)
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	6013      	str	r3, [r2, #0]
}
 8005fba:	bf00      	nop
 8005fbc:	3718      	adds	r7, #24
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	20000de8 	.word	0x20000de8
 8005fc8:	20000dec 	.word	0x20000dec

08005fcc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005fd2:	f000 f967 	bl	80062a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005fd6:	4b15      	ldr	r3, [pc, #84]	; (800602c <prvCheckForValidListAndQueue+0x60>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d120      	bne.n	8006020 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005fde:	4814      	ldr	r0, [pc, #80]	; (8006030 <prvCheckForValidListAndQueue+0x64>)
 8005fe0:	f7fe f88a 	bl	80040f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005fe4:	4813      	ldr	r0, [pc, #76]	; (8006034 <prvCheckForValidListAndQueue+0x68>)
 8005fe6:	f7fe f887 	bl	80040f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005fea:	4b13      	ldr	r3, [pc, #76]	; (8006038 <prvCheckForValidListAndQueue+0x6c>)
 8005fec:	4a10      	ldr	r2, [pc, #64]	; (8006030 <prvCheckForValidListAndQueue+0x64>)
 8005fee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005ff0:	4b12      	ldr	r3, [pc, #72]	; (800603c <prvCheckForValidListAndQueue+0x70>)
 8005ff2:	4a10      	ldr	r2, [pc, #64]	; (8006034 <prvCheckForValidListAndQueue+0x68>)
 8005ff4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	9300      	str	r3, [sp, #0]
 8005ffa:	4b11      	ldr	r3, [pc, #68]	; (8006040 <prvCheckForValidListAndQueue+0x74>)
 8005ffc:	4a11      	ldr	r2, [pc, #68]	; (8006044 <prvCheckForValidListAndQueue+0x78>)
 8005ffe:	2110      	movs	r1, #16
 8006000:	200a      	movs	r0, #10
 8006002:	f7fe f995 	bl	8004330 <xQueueGenericCreateStatic>
 8006006:	4603      	mov	r3, r0
 8006008:	4a08      	ldr	r2, [pc, #32]	; (800602c <prvCheckForValidListAndQueue+0x60>)
 800600a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800600c:	4b07      	ldr	r3, [pc, #28]	; (800602c <prvCheckForValidListAndQueue+0x60>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d005      	beq.n	8006020 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006014:	4b05      	ldr	r3, [pc, #20]	; (800602c <prvCheckForValidListAndQueue+0x60>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	490b      	ldr	r1, [pc, #44]	; (8006048 <prvCheckForValidListAndQueue+0x7c>)
 800601a:	4618      	mov	r0, r3
 800601c:	f7fe fda8 	bl	8004b70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006020:	f000 f970 	bl	8006304 <vPortExitCritical>
}
 8006024:	bf00      	nop
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	20000df0 	.word	0x20000df0
 8006030:	20000dc0 	.word	0x20000dc0
 8006034:	20000dd4 	.word	0x20000dd4
 8006038:	20000de8 	.word	0x20000de8
 800603c:	20000dec 	.word	0x20000dec
 8006040:	20000e9c 	.word	0x20000e9c
 8006044:	20000dfc 	.word	0x20000dfc
 8006048:	0800974c 	.word	0x0800974c

0800604c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	3b04      	subs	r3, #4
 800605c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006064:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	3b04      	subs	r3, #4
 800606a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	f023 0201 	bic.w	r2, r3, #1
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	3b04      	subs	r3, #4
 800607a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800607c:	4a0c      	ldr	r2, [pc, #48]	; (80060b0 <pxPortInitialiseStack+0x64>)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	3b14      	subs	r3, #20
 8006086:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	3b04      	subs	r3, #4
 8006092:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f06f 0202 	mvn.w	r2, #2
 800609a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	3b20      	subs	r3, #32
 80060a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80060a2:	68fb      	ldr	r3, [r7, #12]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3714      	adds	r7, #20
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr
 80060b0:	080060b5 	.word	0x080060b5

080060b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80060b4:	b480      	push	{r7}
 80060b6:	b085      	sub	sp, #20
 80060b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80060ba:	2300      	movs	r3, #0
 80060bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80060be:	4b12      	ldr	r3, [pc, #72]	; (8006108 <prvTaskExitError+0x54>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060c6:	d00a      	beq.n	80060de <prvTaskExitError+0x2a>
	__asm volatile
 80060c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060cc:	f383 8811 	msr	BASEPRI, r3
 80060d0:	f3bf 8f6f 	isb	sy
 80060d4:	f3bf 8f4f 	dsb	sy
 80060d8:	60fb      	str	r3, [r7, #12]
}
 80060da:	bf00      	nop
 80060dc:	e7fe      	b.n	80060dc <prvTaskExitError+0x28>
	__asm volatile
 80060de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e2:	f383 8811 	msr	BASEPRI, r3
 80060e6:	f3bf 8f6f 	isb	sy
 80060ea:	f3bf 8f4f 	dsb	sy
 80060ee:	60bb      	str	r3, [r7, #8]
}
 80060f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80060f2:	bf00      	nop
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d0fc      	beq.n	80060f4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80060fa:	bf00      	nop
 80060fc:	bf00      	nop
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr
 8006108:	2000000c 	.word	0x2000000c
 800610c:	00000000 	.word	0x00000000

08006110 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006110:	4b07      	ldr	r3, [pc, #28]	; (8006130 <pxCurrentTCBConst2>)
 8006112:	6819      	ldr	r1, [r3, #0]
 8006114:	6808      	ldr	r0, [r1, #0]
 8006116:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800611a:	f380 8809 	msr	PSP, r0
 800611e:	f3bf 8f6f 	isb	sy
 8006122:	f04f 0000 	mov.w	r0, #0
 8006126:	f380 8811 	msr	BASEPRI, r0
 800612a:	4770      	bx	lr
 800612c:	f3af 8000 	nop.w

08006130 <pxCurrentTCBConst2>:
 8006130:	200008c0 	.word	0x200008c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006134:	bf00      	nop
 8006136:	bf00      	nop

08006138 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006138:	4808      	ldr	r0, [pc, #32]	; (800615c <prvPortStartFirstTask+0x24>)
 800613a:	6800      	ldr	r0, [r0, #0]
 800613c:	6800      	ldr	r0, [r0, #0]
 800613e:	f380 8808 	msr	MSP, r0
 8006142:	f04f 0000 	mov.w	r0, #0
 8006146:	f380 8814 	msr	CONTROL, r0
 800614a:	b662      	cpsie	i
 800614c:	b661      	cpsie	f
 800614e:	f3bf 8f4f 	dsb	sy
 8006152:	f3bf 8f6f 	isb	sy
 8006156:	df00      	svc	0
 8006158:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800615a:	bf00      	nop
 800615c:	e000ed08 	.word	0xe000ed08

08006160 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006166:	4b46      	ldr	r3, [pc, #280]	; (8006280 <xPortStartScheduler+0x120>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a46      	ldr	r2, [pc, #280]	; (8006284 <xPortStartScheduler+0x124>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d10a      	bne.n	8006186 <xPortStartScheduler+0x26>
	__asm volatile
 8006170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006174:	f383 8811 	msr	BASEPRI, r3
 8006178:	f3bf 8f6f 	isb	sy
 800617c:	f3bf 8f4f 	dsb	sy
 8006180:	613b      	str	r3, [r7, #16]
}
 8006182:	bf00      	nop
 8006184:	e7fe      	b.n	8006184 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006186:	4b3e      	ldr	r3, [pc, #248]	; (8006280 <xPortStartScheduler+0x120>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a3f      	ldr	r2, [pc, #252]	; (8006288 <xPortStartScheduler+0x128>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d10a      	bne.n	80061a6 <xPortStartScheduler+0x46>
	__asm volatile
 8006190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006194:	f383 8811 	msr	BASEPRI, r3
 8006198:	f3bf 8f6f 	isb	sy
 800619c:	f3bf 8f4f 	dsb	sy
 80061a0:	60fb      	str	r3, [r7, #12]
}
 80061a2:	bf00      	nop
 80061a4:	e7fe      	b.n	80061a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80061a6:	4b39      	ldr	r3, [pc, #228]	; (800628c <xPortStartScheduler+0x12c>)
 80061a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	22ff      	movs	r2, #255	; 0xff
 80061b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80061c0:	78fb      	ldrb	r3, [r7, #3]
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80061c8:	b2da      	uxtb	r2, r3
 80061ca:	4b31      	ldr	r3, [pc, #196]	; (8006290 <xPortStartScheduler+0x130>)
 80061cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80061ce:	4b31      	ldr	r3, [pc, #196]	; (8006294 <xPortStartScheduler+0x134>)
 80061d0:	2207      	movs	r2, #7
 80061d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80061d4:	e009      	b.n	80061ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80061d6:	4b2f      	ldr	r3, [pc, #188]	; (8006294 <xPortStartScheduler+0x134>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	3b01      	subs	r3, #1
 80061dc:	4a2d      	ldr	r2, [pc, #180]	; (8006294 <xPortStartScheduler+0x134>)
 80061de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80061e0:	78fb      	ldrb	r3, [r7, #3]
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	005b      	lsls	r3, r3, #1
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80061ea:	78fb      	ldrb	r3, [r7, #3]
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f2:	2b80      	cmp	r3, #128	; 0x80
 80061f4:	d0ef      	beq.n	80061d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80061f6:	4b27      	ldr	r3, [pc, #156]	; (8006294 <xPortStartScheduler+0x134>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f1c3 0307 	rsb	r3, r3, #7
 80061fe:	2b04      	cmp	r3, #4
 8006200:	d00a      	beq.n	8006218 <xPortStartScheduler+0xb8>
	__asm volatile
 8006202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006206:	f383 8811 	msr	BASEPRI, r3
 800620a:	f3bf 8f6f 	isb	sy
 800620e:	f3bf 8f4f 	dsb	sy
 8006212:	60bb      	str	r3, [r7, #8]
}
 8006214:	bf00      	nop
 8006216:	e7fe      	b.n	8006216 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006218:	4b1e      	ldr	r3, [pc, #120]	; (8006294 <xPortStartScheduler+0x134>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	021b      	lsls	r3, r3, #8
 800621e:	4a1d      	ldr	r2, [pc, #116]	; (8006294 <xPortStartScheduler+0x134>)
 8006220:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006222:	4b1c      	ldr	r3, [pc, #112]	; (8006294 <xPortStartScheduler+0x134>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800622a:	4a1a      	ldr	r2, [pc, #104]	; (8006294 <xPortStartScheduler+0x134>)
 800622c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	b2da      	uxtb	r2, r3
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006236:	4b18      	ldr	r3, [pc, #96]	; (8006298 <xPortStartScheduler+0x138>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a17      	ldr	r2, [pc, #92]	; (8006298 <xPortStartScheduler+0x138>)
 800623c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006240:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006242:	4b15      	ldr	r3, [pc, #84]	; (8006298 <xPortStartScheduler+0x138>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a14      	ldr	r2, [pc, #80]	; (8006298 <xPortStartScheduler+0x138>)
 8006248:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800624c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800624e:	f000 f8dd 	bl	800640c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006252:	4b12      	ldr	r3, [pc, #72]	; (800629c <xPortStartScheduler+0x13c>)
 8006254:	2200      	movs	r2, #0
 8006256:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006258:	f000 f8fc 	bl	8006454 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800625c:	4b10      	ldr	r3, [pc, #64]	; (80062a0 <xPortStartScheduler+0x140>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a0f      	ldr	r2, [pc, #60]	; (80062a0 <xPortStartScheduler+0x140>)
 8006262:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006266:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006268:	f7ff ff66 	bl	8006138 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800626c:	f7ff f88a 	bl	8005384 <vTaskSwitchContext>
	prvTaskExitError();
 8006270:	f7ff ff20 	bl	80060b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3718      	adds	r7, #24
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	e000ed00 	.word	0xe000ed00
 8006284:	410fc271 	.word	0x410fc271
 8006288:	410fc270 	.word	0x410fc270
 800628c:	e000e400 	.word	0xe000e400
 8006290:	20000eec 	.word	0x20000eec
 8006294:	20000ef0 	.word	0x20000ef0
 8006298:	e000ed20 	.word	0xe000ed20
 800629c:	2000000c 	.word	0x2000000c
 80062a0:	e000ef34 	.word	0xe000ef34

080062a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
	__asm volatile
 80062aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ae:	f383 8811 	msr	BASEPRI, r3
 80062b2:	f3bf 8f6f 	isb	sy
 80062b6:	f3bf 8f4f 	dsb	sy
 80062ba:	607b      	str	r3, [r7, #4]
}
 80062bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80062be:	4b0f      	ldr	r3, [pc, #60]	; (80062fc <vPortEnterCritical+0x58>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	3301      	adds	r3, #1
 80062c4:	4a0d      	ldr	r2, [pc, #52]	; (80062fc <vPortEnterCritical+0x58>)
 80062c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80062c8:	4b0c      	ldr	r3, [pc, #48]	; (80062fc <vPortEnterCritical+0x58>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d10f      	bne.n	80062f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80062d0:	4b0b      	ldr	r3, [pc, #44]	; (8006300 <vPortEnterCritical+0x5c>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00a      	beq.n	80062f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80062da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062de:	f383 8811 	msr	BASEPRI, r3
 80062e2:	f3bf 8f6f 	isb	sy
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	603b      	str	r3, [r7, #0]
}
 80062ec:	bf00      	nop
 80062ee:	e7fe      	b.n	80062ee <vPortEnterCritical+0x4a>
	}
}
 80062f0:	bf00      	nop
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr
 80062fc:	2000000c 	.word	0x2000000c
 8006300:	e000ed04 	.word	0xe000ed04

08006304 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800630a:	4b12      	ldr	r3, [pc, #72]	; (8006354 <vPortExitCritical+0x50>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10a      	bne.n	8006328 <vPortExitCritical+0x24>
	__asm volatile
 8006312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	607b      	str	r3, [r7, #4]
}
 8006324:	bf00      	nop
 8006326:	e7fe      	b.n	8006326 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006328:	4b0a      	ldr	r3, [pc, #40]	; (8006354 <vPortExitCritical+0x50>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	3b01      	subs	r3, #1
 800632e:	4a09      	ldr	r2, [pc, #36]	; (8006354 <vPortExitCritical+0x50>)
 8006330:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006332:	4b08      	ldr	r3, [pc, #32]	; (8006354 <vPortExitCritical+0x50>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d105      	bne.n	8006346 <vPortExitCritical+0x42>
 800633a:	2300      	movs	r3, #0
 800633c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	f383 8811 	msr	BASEPRI, r3
}
 8006344:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006346:	bf00      	nop
 8006348:	370c      	adds	r7, #12
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	2000000c 	.word	0x2000000c
	...

08006360 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006360:	f3ef 8009 	mrs	r0, PSP
 8006364:	f3bf 8f6f 	isb	sy
 8006368:	4b15      	ldr	r3, [pc, #84]	; (80063c0 <pxCurrentTCBConst>)
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	f01e 0f10 	tst.w	lr, #16
 8006370:	bf08      	it	eq
 8006372:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006376:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800637a:	6010      	str	r0, [r2, #0]
 800637c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006380:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006384:	f380 8811 	msr	BASEPRI, r0
 8006388:	f3bf 8f4f 	dsb	sy
 800638c:	f3bf 8f6f 	isb	sy
 8006390:	f7fe fff8 	bl	8005384 <vTaskSwitchContext>
 8006394:	f04f 0000 	mov.w	r0, #0
 8006398:	f380 8811 	msr	BASEPRI, r0
 800639c:	bc09      	pop	{r0, r3}
 800639e:	6819      	ldr	r1, [r3, #0]
 80063a0:	6808      	ldr	r0, [r1, #0]
 80063a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a6:	f01e 0f10 	tst.w	lr, #16
 80063aa:	bf08      	it	eq
 80063ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80063b0:	f380 8809 	msr	PSP, r0
 80063b4:	f3bf 8f6f 	isb	sy
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	f3af 8000 	nop.w

080063c0 <pxCurrentTCBConst>:
 80063c0:	200008c0 	.word	0x200008c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80063c4:	bf00      	nop
 80063c6:	bf00      	nop

080063c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
	__asm volatile
 80063ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d2:	f383 8811 	msr	BASEPRI, r3
 80063d6:	f3bf 8f6f 	isb	sy
 80063da:	f3bf 8f4f 	dsb	sy
 80063de:	607b      	str	r3, [r7, #4]
}
 80063e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80063e2:	f7fe ff11 	bl	8005208 <xTaskIncrementTick>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d003      	beq.n	80063f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80063ec:	4b06      	ldr	r3, [pc, #24]	; (8006408 <SysTick_Handler+0x40>)
 80063ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063f2:	601a      	str	r2, [r3, #0]
 80063f4:	2300      	movs	r3, #0
 80063f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	f383 8811 	msr	BASEPRI, r3
}
 80063fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006400:	bf00      	nop
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	e000ed04 	.word	0xe000ed04

0800640c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800640c:	b480      	push	{r7}
 800640e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006410:	4b0b      	ldr	r3, [pc, #44]	; (8006440 <vPortSetupTimerInterrupt+0x34>)
 8006412:	2200      	movs	r2, #0
 8006414:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006416:	4b0b      	ldr	r3, [pc, #44]	; (8006444 <vPortSetupTimerInterrupt+0x38>)
 8006418:	2200      	movs	r2, #0
 800641a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800641c:	4b0a      	ldr	r3, [pc, #40]	; (8006448 <vPortSetupTimerInterrupt+0x3c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a0a      	ldr	r2, [pc, #40]	; (800644c <vPortSetupTimerInterrupt+0x40>)
 8006422:	fba2 2303 	umull	r2, r3, r2, r3
 8006426:	099b      	lsrs	r3, r3, #6
 8006428:	4a09      	ldr	r2, [pc, #36]	; (8006450 <vPortSetupTimerInterrupt+0x44>)
 800642a:	3b01      	subs	r3, #1
 800642c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800642e:	4b04      	ldr	r3, [pc, #16]	; (8006440 <vPortSetupTimerInterrupt+0x34>)
 8006430:	2207      	movs	r2, #7
 8006432:	601a      	str	r2, [r3, #0]
}
 8006434:	bf00      	nop
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	e000e010 	.word	0xe000e010
 8006444:	e000e018 	.word	0xe000e018
 8006448:	20000000 	.word	0x20000000
 800644c:	10624dd3 	.word	0x10624dd3
 8006450:	e000e014 	.word	0xe000e014

08006454 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006454:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006464 <vPortEnableVFP+0x10>
 8006458:	6801      	ldr	r1, [r0, #0]
 800645a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800645e:	6001      	str	r1, [r0, #0]
 8006460:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006462:	bf00      	nop
 8006464:	e000ed88 	.word	0xe000ed88

08006468 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006468:	b480      	push	{r7}
 800646a:	b085      	sub	sp, #20
 800646c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800646e:	f3ef 8305 	mrs	r3, IPSR
 8006472:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2b0f      	cmp	r3, #15
 8006478:	d914      	bls.n	80064a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800647a:	4a17      	ldr	r2, [pc, #92]	; (80064d8 <vPortValidateInterruptPriority+0x70>)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4413      	add	r3, r2
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006484:	4b15      	ldr	r3, [pc, #84]	; (80064dc <vPortValidateInterruptPriority+0x74>)
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	7afa      	ldrb	r2, [r7, #11]
 800648a:	429a      	cmp	r2, r3
 800648c:	d20a      	bcs.n	80064a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800648e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006492:	f383 8811 	msr	BASEPRI, r3
 8006496:	f3bf 8f6f 	isb	sy
 800649a:	f3bf 8f4f 	dsb	sy
 800649e:	607b      	str	r3, [r7, #4]
}
 80064a0:	bf00      	nop
 80064a2:	e7fe      	b.n	80064a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80064a4:	4b0e      	ldr	r3, [pc, #56]	; (80064e0 <vPortValidateInterruptPriority+0x78>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80064ac:	4b0d      	ldr	r3, [pc, #52]	; (80064e4 <vPortValidateInterruptPriority+0x7c>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d90a      	bls.n	80064ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	603b      	str	r3, [r7, #0]
}
 80064c6:	bf00      	nop
 80064c8:	e7fe      	b.n	80064c8 <vPortValidateInterruptPriority+0x60>
	}
 80064ca:	bf00      	nop
 80064cc:	3714      	adds	r7, #20
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	e000e3f0 	.word	0xe000e3f0
 80064dc:	20000eec 	.word	0x20000eec
 80064e0:	e000ed0c 	.word	0xe000ed0c
 80064e4:	20000ef0 	.word	0x20000ef0

080064e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b08a      	sub	sp, #40	; 0x28
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80064f0:	2300      	movs	r3, #0
 80064f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80064f4:	f7fe fdcc 	bl	8005090 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80064f8:	4b58      	ldr	r3, [pc, #352]	; (800665c <pvPortMalloc+0x174>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d101      	bne.n	8006504 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006500:	f000 f910 	bl	8006724 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006504:	4b56      	ldr	r3, [pc, #344]	; (8006660 <pvPortMalloc+0x178>)
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4013      	ands	r3, r2
 800650c:	2b00      	cmp	r3, #0
 800650e:	f040 808e 	bne.w	800662e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d01d      	beq.n	8006554 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006518:	2208      	movs	r2, #8
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4413      	add	r3, r2
 800651e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f003 0307 	and.w	r3, r3, #7
 8006526:	2b00      	cmp	r3, #0
 8006528:	d014      	beq.n	8006554 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f023 0307 	bic.w	r3, r3, #7
 8006530:	3308      	adds	r3, #8
 8006532:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f003 0307 	and.w	r3, r3, #7
 800653a:	2b00      	cmp	r3, #0
 800653c:	d00a      	beq.n	8006554 <pvPortMalloc+0x6c>
	__asm volatile
 800653e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006542:	f383 8811 	msr	BASEPRI, r3
 8006546:	f3bf 8f6f 	isb	sy
 800654a:	f3bf 8f4f 	dsb	sy
 800654e:	617b      	str	r3, [r7, #20]
}
 8006550:	bf00      	nop
 8006552:	e7fe      	b.n	8006552 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d069      	beq.n	800662e <pvPortMalloc+0x146>
 800655a:	4b42      	ldr	r3, [pc, #264]	; (8006664 <pvPortMalloc+0x17c>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	429a      	cmp	r2, r3
 8006562:	d864      	bhi.n	800662e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006564:	4b40      	ldr	r3, [pc, #256]	; (8006668 <pvPortMalloc+0x180>)
 8006566:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006568:	4b3f      	ldr	r3, [pc, #252]	; (8006668 <pvPortMalloc+0x180>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800656e:	e004      	b.n	800657a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006572:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800657a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	429a      	cmp	r2, r3
 8006582:	d903      	bls.n	800658c <pvPortMalloc+0xa4>
 8006584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1f1      	bne.n	8006570 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800658c:	4b33      	ldr	r3, [pc, #204]	; (800665c <pvPortMalloc+0x174>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006592:	429a      	cmp	r2, r3
 8006594:	d04b      	beq.n	800662e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006596:	6a3b      	ldr	r3, [r7, #32]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2208      	movs	r2, #8
 800659c:	4413      	add	r3, r2
 800659e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80065a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	6a3b      	ldr	r3, [r7, #32]
 80065a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80065a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065aa:	685a      	ldr	r2, [r3, #4]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	1ad2      	subs	r2, r2, r3
 80065b0:	2308      	movs	r3, #8
 80065b2:	005b      	lsls	r3, r3, #1
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d91f      	bls.n	80065f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80065b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4413      	add	r3, r2
 80065be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	f003 0307 	and.w	r3, r3, #7
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00a      	beq.n	80065e0 <pvPortMalloc+0xf8>
	__asm volatile
 80065ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ce:	f383 8811 	msr	BASEPRI, r3
 80065d2:	f3bf 8f6f 	isb	sy
 80065d6:	f3bf 8f4f 	dsb	sy
 80065da:	613b      	str	r3, [r7, #16]
}
 80065dc:	bf00      	nop
 80065de:	e7fe      	b.n	80065de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	685a      	ldr	r2, [r3, #4]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	1ad2      	subs	r2, r2, r3
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80065ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80065f2:	69b8      	ldr	r0, [r7, #24]
 80065f4:	f000 f8f8 	bl	80067e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80065f8:	4b1a      	ldr	r3, [pc, #104]	; (8006664 <pvPortMalloc+0x17c>)
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	1ad3      	subs	r3, r2, r3
 8006602:	4a18      	ldr	r2, [pc, #96]	; (8006664 <pvPortMalloc+0x17c>)
 8006604:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006606:	4b17      	ldr	r3, [pc, #92]	; (8006664 <pvPortMalloc+0x17c>)
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	4b18      	ldr	r3, [pc, #96]	; (800666c <pvPortMalloc+0x184>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	429a      	cmp	r2, r3
 8006610:	d203      	bcs.n	800661a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006612:	4b14      	ldr	r3, [pc, #80]	; (8006664 <pvPortMalloc+0x17c>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a15      	ldr	r2, [pc, #84]	; (800666c <pvPortMalloc+0x184>)
 8006618:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800661a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	4b10      	ldr	r3, [pc, #64]	; (8006660 <pvPortMalloc+0x178>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	431a      	orrs	r2, r3
 8006624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006626:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662a:	2200      	movs	r2, #0
 800662c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800662e:	f7fe fd3d 	bl	80050ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006632:	69fb      	ldr	r3, [r7, #28]
 8006634:	f003 0307 	and.w	r3, r3, #7
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00a      	beq.n	8006652 <pvPortMalloc+0x16a>
	__asm volatile
 800663c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	60fb      	str	r3, [r7, #12]
}
 800664e:	bf00      	nop
 8006650:	e7fe      	b.n	8006650 <pvPortMalloc+0x168>
	return pvReturn;
 8006652:	69fb      	ldr	r3, [r7, #28]
}
 8006654:	4618      	mov	r0, r3
 8006656:	3728      	adds	r7, #40	; 0x28
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	20001afc 	.word	0x20001afc
 8006660:	20001b08 	.word	0x20001b08
 8006664:	20001b00 	.word	0x20001b00
 8006668:	20001af4 	.word	0x20001af4
 800666c:	20001b04 	.word	0x20001b04

08006670 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d048      	beq.n	8006714 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006682:	2308      	movs	r3, #8
 8006684:	425b      	negs	r3, r3
 8006686:	697a      	ldr	r2, [r7, #20]
 8006688:	4413      	add	r3, r2
 800668a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	685a      	ldr	r2, [r3, #4]
 8006694:	4b21      	ldr	r3, [pc, #132]	; (800671c <vPortFree+0xac>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4013      	ands	r3, r2
 800669a:	2b00      	cmp	r3, #0
 800669c:	d10a      	bne.n	80066b4 <vPortFree+0x44>
	__asm volatile
 800669e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a2:	f383 8811 	msr	BASEPRI, r3
 80066a6:	f3bf 8f6f 	isb	sy
 80066aa:	f3bf 8f4f 	dsb	sy
 80066ae:	60fb      	str	r3, [r7, #12]
}
 80066b0:	bf00      	nop
 80066b2:	e7fe      	b.n	80066b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00a      	beq.n	80066d2 <vPortFree+0x62>
	__asm volatile
 80066bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c0:	f383 8811 	msr	BASEPRI, r3
 80066c4:	f3bf 8f6f 	isb	sy
 80066c8:	f3bf 8f4f 	dsb	sy
 80066cc:	60bb      	str	r3, [r7, #8]
}
 80066ce:	bf00      	nop
 80066d0:	e7fe      	b.n	80066d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	685a      	ldr	r2, [r3, #4]
 80066d6:	4b11      	ldr	r3, [pc, #68]	; (800671c <vPortFree+0xac>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4013      	ands	r3, r2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d019      	beq.n	8006714 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d115      	bne.n	8006714 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	685a      	ldr	r2, [r3, #4]
 80066ec:	4b0b      	ldr	r3, [pc, #44]	; (800671c <vPortFree+0xac>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	43db      	mvns	r3, r3
 80066f2:	401a      	ands	r2, r3
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80066f8:	f7fe fcca 	bl	8005090 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	4b07      	ldr	r3, [pc, #28]	; (8006720 <vPortFree+0xb0>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4413      	add	r3, r2
 8006706:	4a06      	ldr	r2, [pc, #24]	; (8006720 <vPortFree+0xb0>)
 8006708:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800670a:	6938      	ldr	r0, [r7, #16]
 800670c:	f000 f86c 	bl	80067e8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006710:	f7fe fccc 	bl	80050ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006714:	bf00      	nop
 8006716:	3718      	adds	r7, #24
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	20001b08 	.word	0x20001b08
 8006720:	20001b00 	.word	0x20001b00

08006724 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006724:	b480      	push	{r7}
 8006726:	b085      	sub	sp, #20
 8006728:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800672a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800672e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006730:	4b27      	ldr	r3, [pc, #156]	; (80067d0 <prvHeapInit+0xac>)
 8006732:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f003 0307 	and.w	r3, r3, #7
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00c      	beq.n	8006758 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	3307      	adds	r3, #7
 8006742:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f023 0307 	bic.w	r3, r3, #7
 800674a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800674c:	68ba      	ldr	r2, [r7, #8]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	1ad3      	subs	r3, r2, r3
 8006752:	4a1f      	ldr	r2, [pc, #124]	; (80067d0 <prvHeapInit+0xac>)
 8006754:	4413      	add	r3, r2
 8006756:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800675c:	4a1d      	ldr	r2, [pc, #116]	; (80067d4 <prvHeapInit+0xb0>)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006762:	4b1c      	ldr	r3, [pc, #112]	; (80067d4 <prvHeapInit+0xb0>)
 8006764:	2200      	movs	r2, #0
 8006766:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	68ba      	ldr	r2, [r7, #8]
 800676c:	4413      	add	r3, r2
 800676e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006770:	2208      	movs	r2, #8
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	1a9b      	subs	r3, r3, r2
 8006776:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 0307 	bic.w	r3, r3, #7
 800677e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	4a15      	ldr	r2, [pc, #84]	; (80067d8 <prvHeapInit+0xb4>)
 8006784:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006786:	4b14      	ldr	r3, [pc, #80]	; (80067d8 <prvHeapInit+0xb4>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2200      	movs	r2, #0
 800678c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800678e:	4b12      	ldr	r3, [pc, #72]	; (80067d8 <prvHeapInit+0xb4>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2200      	movs	r2, #0
 8006794:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	1ad2      	subs	r2, r2, r3
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80067a4:	4b0c      	ldr	r3, [pc, #48]	; (80067d8 <prvHeapInit+0xb4>)
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	4a0a      	ldr	r2, [pc, #40]	; (80067dc <prvHeapInit+0xb8>)
 80067b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	4a09      	ldr	r2, [pc, #36]	; (80067e0 <prvHeapInit+0xbc>)
 80067ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80067bc:	4b09      	ldr	r3, [pc, #36]	; (80067e4 <prvHeapInit+0xc0>)
 80067be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80067c2:	601a      	str	r2, [r3, #0]
}
 80067c4:	bf00      	nop
 80067c6:	3714      	adds	r7, #20
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	20000ef4 	.word	0x20000ef4
 80067d4:	20001af4 	.word	0x20001af4
 80067d8:	20001afc 	.word	0x20001afc
 80067dc:	20001b04 	.word	0x20001b04
 80067e0:	20001b00 	.word	0x20001b00
 80067e4:	20001b08 	.word	0x20001b08

080067e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80067f0:	4b28      	ldr	r3, [pc, #160]	; (8006894 <prvInsertBlockIntoFreeList+0xac>)
 80067f2:	60fb      	str	r3, [r7, #12]
 80067f4:	e002      	b.n	80067fc <prvInsertBlockIntoFreeList+0x14>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	60fb      	str	r3, [r7, #12]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	429a      	cmp	r2, r3
 8006804:	d8f7      	bhi.n	80067f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	4413      	add	r3, r2
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	429a      	cmp	r2, r3
 8006816:	d108      	bne.n	800682a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	441a      	add	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	441a      	add	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	429a      	cmp	r2, r3
 800683c:	d118      	bne.n	8006870 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	4b15      	ldr	r3, [pc, #84]	; (8006898 <prvInsertBlockIntoFreeList+0xb0>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	429a      	cmp	r2, r3
 8006848:	d00d      	beq.n	8006866 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	685a      	ldr	r2, [r3, #4]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	441a      	add	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	601a      	str	r2, [r3, #0]
 8006864:	e008      	b.n	8006878 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006866:	4b0c      	ldr	r3, [pc, #48]	; (8006898 <prvInsertBlockIntoFreeList+0xb0>)
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	601a      	str	r2, [r3, #0]
 800686e:	e003      	b.n	8006878 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	429a      	cmp	r2, r3
 800687e:	d002      	beq.n	8006886 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006886:	bf00      	nop
 8006888:	3714      	adds	r7, #20
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	20001af4 	.word	0x20001af4
 8006898:	20001afc 	.word	0x20001afc

0800689c <__errno>:
 800689c:	4b01      	ldr	r3, [pc, #4]	; (80068a4 <__errno+0x8>)
 800689e:	6818      	ldr	r0, [r3, #0]
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop
 80068a4:	20000010 	.word	0x20000010

080068a8 <__libc_init_array>:
 80068a8:	b570      	push	{r4, r5, r6, lr}
 80068aa:	4d0d      	ldr	r5, [pc, #52]	; (80068e0 <__libc_init_array+0x38>)
 80068ac:	4c0d      	ldr	r4, [pc, #52]	; (80068e4 <__libc_init_array+0x3c>)
 80068ae:	1b64      	subs	r4, r4, r5
 80068b0:	10a4      	asrs	r4, r4, #2
 80068b2:	2600      	movs	r6, #0
 80068b4:	42a6      	cmp	r6, r4
 80068b6:	d109      	bne.n	80068cc <__libc_init_array+0x24>
 80068b8:	4d0b      	ldr	r5, [pc, #44]	; (80068e8 <__libc_init_array+0x40>)
 80068ba:	4c0c      	ldr	r4, [pc, #48]	; (80068ec <__libc_init_array+0x44>)
 80068bc:	f002 feb4 	bl	8009628 <_init>
 80068c0:	1b64      	subs	r4, r4, r5
 80068c2:	10a4      	asrs	r4, r4, #2
 80068c4:	2600      	movs	r6, #0
 80068c6:	42a6      	cmp	r6, r4
 80068c8:	d105      	bne.n	80068d6 <__libc_init_array+0x2e>
 80068ca:	bd70      	pop	{r4, r5, r6, pc}
 80068cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80068d0:	4798      	blx	r3
 80068d2:	3601      	adds	r6, #1
 80068d4:	e7ee      	b.n	80068b4 <__libc_init_array+0xc>
 80068d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80068da:	4798      	blx	r3
 80068dc:	3601      	adds	r6, #1
 80068de:	e7f2      	b.n	80068c6 <__libc_init_array+0x1e>
 80068e0:	08009bdc 	.word	0x08009bdc
 80068e4:	08009bdc 	.word	0x08009bdc
 80068e8:	08009bdc 	.word	0x08009bdc
 80068ec:	08009be0 	.word	0x08009be0

080068f0 <malloc>:
 80068f0:	4b02      	ldr	r3, [pc, #8]	; (80068fc <malloc+0xc>)
 80068f2:	4601      	mov	r1, r0
 80068f4:	6818      	ldr	r0, [r3, #0]
 80068f6:	f000 b869 	b.w	80069cc <_malloc_r>
 80068fa:	bf00      	nop
 80068fc:	20000010 	.word	0x20000010

08006900 <memcpy>:
 8006900:	440a      	add	r2, r1
 8006902:	4291      	cmp	r1, r2
 8006904:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006908:	d100      	bne.n	800690c <memcpy+0xc>
 800690a:	4770      	bx	lr
 800690c:	b510      	push	{r4, lr}
 800690e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006912:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006916:	4291      	cmp	r1, r2
 8006918:	d1f9      	bne.n	800690e <memcpy+0xe>
 800691a:	bd10      	pop	{r4, pc}

0800691c <memset>:
 800691c:	4402      	add	r2, r0
 800691e:	4603      	mov	r3, r0
 8006920:	4293      	cmp	r3, r2
 8006922:	d100      	bne.n	8006926 <memset+0xa>
 8006924:	4770      	bx	lr
 8006926:	f803 1b01 	strb.w	r1, [r3], #1
 800692a:	e7f9      	b.n	8006920 <memset+0x4>

0800692c <_free_r>:
 800692c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800692e:	2900      	cmp	r1, #0
 8006930:	d048      	beq.n	80069c4 <_free_r+0x98>
 8006932:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006936:	9001      	str	r0, [sp, #4]
 8006938:	2b00      	cmp	r3, #0
 800693a:	f1a1 0404 	sub.w	r4, r1, #4
 800693e:	bfb8      	it	lt
 8006940:	18e4      	addlt	r4, r4, r3
 8006942:	f001 fbb5 	bl	80080b0 <__malloc_lock>
 8006946:	4a20      	ldr	r2, [pc, #128]	; (80069c8 <_free_r+0x9c>)
 8006948:	9801      	ldr	r0, [sp, #4]
 800694a:	6813      	ldr	r3, [r2, #0]
 800694c:	4615      	mov	r5, r2
 800694e:	b933      	cbnz	r3, 800695e <_free_r+0x32>
 8006950:	6063      	str	r3, [r4, #4]
 8006952:	6014      	str	r4, [r2, #0]
 8006954:	b003      	add	sp, #12
 8006956:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800695a:	f001 bbaf 	b.w	80080bc <__malloc_unlock>
 800695e:	42a3      	cmp	r3, r4
 8006960:	d90b      	bls.n	800697a <_free_r+0x4e>
 8006962:	6821      	ldr	r1, [r4, #0]
 8006964:	1862      	adds	r2, r4, r1
 8006966:	4293      	cmp	r3, r2
 8006968:	bf04      	itt	eq
 800696a:	681a      	ldreq	r2, [r3, #0]
 800696c:	685b      	ldreq	r3, [r3, #4]
 800696e:	6063      	str	r3, [r4, #4]
 8006970:	bf04      	itt	eq
 8006972:	1852      	addeq	r2, r2, r1
 8006974:	6022      	streq	r2, [r4, #0]
 8006976:	602c      	str	r4, [r5, #0]
 8006978:	e7ec      	b.n	8006954 <_free_r+0x28>
 800697a:	461a      	mov	r2, r3
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	b10b      	cbz	r3, 8006984 <_free_r+0x58>
 8006980:	42a3      	cmp	r3, r4
 8006982:	d9fa      	bls.n	800697a <_free_r+0x4e>
 8006984:	6811      	ldr	r1, [r2, #0]
 8006986:	1855      	adds	r5, r2, r1
 8006988:	42a5      	cmp	r5, r4
 800698a:	d10b      	bne.n	80069a4 <_free_r+0x78>
 800698c:	6824      	ldr	r4, [r4, #0]
 800698e:	4421      	add	r1, r4
 8006990:	1854      	adds	r4, r2, r1
 8006992:	42a3      	cmp	r3, r4
 8006994:	6011      	str	r1, [r2, #0]
 8006996:	d1dd      	bne.n	8006954 <_free_r+0x28>
 8006998:	681c      	ldr	r4, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	6053      	str	r3, [r2, #4]
 800699e:	4421      	add	r1, r4
 80069a0:	6011      	str	r1, [r2, #0]
 80069a2:	e7d7      	b.n	8006954 <_free_r+0x28>
 80069a4:	d902      	bls.n	80069ac <_free_r+0x80>
 80069a6:	230c      	movs	r3, #12
 80069a8:	6003      	str	r3, [r0, #0]
 80069aa:	e7d3      	b.n	8006954 <_free_r+0x28>
 80069ac:	6825      	ldr	r5, [r4, #0]
 80069ae:	1961      	adds	r1, r4, r5
 80069b0:	428b      	cmp	r3, r1
 80069b2:	bf04      	itt	eq
 80069b4:	6819      	ldreq	r1, [r3, #0]
 80069b6:	685b      	ldreq	r3, [r3, #4]
 80069b8:	6063      	str	r3, [r4, #4]
 80069ba:	bf04      	itt	eq
 80069bc:	1949      	addeq	r1, r1, r5
 80069be:	6021      	streq	r1, [r4, #0]
 80069c0:	6054      	str	r4, [r2, #4]
 80069c2:	e7c7      	b.n	8006954 <_free_r+0x28>
 80069c4:	b003      	add	sp, #12
 80069c6:	bd30      	pop	{r4, r5, pc}
 80069c8:	20001b0c 	.word	0x20001b0c

080069cc <_malloc_r>:
 80069cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ce:	1ccd      	adds	r5, r1, #3
 80069d0:	f025 0503 	bic.w	r5, r5, #3
 80069d4:	3508      	adds	r5, #8
 80069d6:	2d0c      	cmp	r5, #12
 80069d8:	bf38      	it	cc
 80069da:	250c      	movcc	r5, #12
 80069dc:	2d00      	cmp	r5, #0
 80069de:	4606      	mov	r6, r0
 80069e0:	db01      	blt.n	80069e6 <_malloc_r+0x1a>
 80069e2:	42a9      	cmp	r1, r5
 80069e4:	d903      	bls.n	80069ee <_malloc_r+0x22>
 80069e6:	230c      	movs	r3, #12
 80069e8:	6033      	str	r3, [r6, #0]
 80069ea:	2000      	movs	r0, #0
 80069ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069ee:	f001 fb5f 	bl	80080b0 <__malloc_lock>
 80069f2:	4921      	ldr	r1, [pc, #132]	; (8006a78 <_malloc_r+0xac>)
 80069f4:	680a      	ldr	r2, [r1, #0]
 80069f6:	4614      	mov	r4, r2
 80069f8:	b99c      	cbnz	r4, 8006a22 <_malloc_r+0x56>
 80069fa:	4f20      	ldr	r7, [pc, #128]	; (8006a7c <_malloc_r+0xb0>)
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	b923      	cbnz	r3, 8006a0a <_malloc_r+0x3e>
 8006a00:	4621      	mov	r1, r4
 8006a02:	4630      	mov	r0, r6
 8006a04:	f000 fca6 	bl	8007354 <_sbrk_r>
 8006a08:	6038      	str	r0, [r7, #0]
 8006a0a:	4629      	mov	r1, r5
 8006a0c:	4630      	mov	r0, r6
 8006a0e:	f000 fca1 	bl	8007354 <_sbrk_r>
 8006a12:	1c43      	adds	r3, r0, #1
 8006a14:	d123      	bne.n	8006a5e <_malloc_r+0x92>
 8006a16:	230c      	movs	r3, #12
 8006a18:	6033      	str	r3, [r6, #0]
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	f001 fb4e 	bl	80080bc <__malloc_unlock>
 8006a20:	e7e3      	b.n	80069ea <_malloc_r+0x1e>
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	1b5b      	subs	r3, r3, r5
 8006a26:	d417      	bmi.n	8006a58 <_malloc_r+0x8c>
 8006a28:	2b0b      	cmp	r3, #11
 8006a2a:	d903      	bls.n	8006a34 <_malloc_r+0x68>
 8006a2c:	6023      	str	r3, [r4, #0]
 8006a2e:	441c      	add	r4, r3
 8006a30:	6025      	str	r5, [r4, #0]
 8006a32:	e004      	b.n	8006a3e <_malloc_r+0x72>
 8006a34:	6863      	ldr	r3, [r4, #4]
 8006a36:	42a2      	cmp	r2, r4
 8006a38:	bf0c      	ite	eq
 8006a3a:	600b      	streq	r3, [r1, #0]
 8006a3c:	6053      	strne	r3, [r2, #4]
 8006a3e:	4630      	mov	r0, r6
 8006a40:	f001 fb3c 	bl	80080bc <__malloc_unlock>
 8006a44:	f104 000b 	add.w	r0, r4, #11
 8006a48:	1d23      	adds	r3, r4, #4
 8006a4a:	f020 0007 	bic.w	r0, r0, #7
 8006a4e:	1ac2      	subs	r2, r0, r3
 8006a50:	d0cc      	beq.n	80069ec <_malloc_r+0x20>
 8006a52:	1a1b      	subs	r3, r3, r0
 8006a54:	50a3      	str	r3, [r4, r2]
 8006a56:	e7c9      	b.n	80069ec <_malloc_r+0x20>
 8006a58:	4622      	mov	r2, r4
 8006a5a:	6864      	ldr	r4, [r4, #4]
 8006a5c:	e7cc      	b.n	80069f8 <_malloc_r+0x2c>
 8006a5e:	1cc4      	adds	r4, r0, #3
 8006a60:	f024 0403 	bic.w	r4, r4, #3
 8006a64:	42a0      	cmp	r0, r4
 8006a66:	d0e3      	beq.n	8006a30 <_malloc_r+0x64>
 8006a68:	1a21      	subs	r1, r4, r0
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	f000 fc72 	bl	8007354 <_sbrk_r>
 8006a70:	3001      	adds	r0, #1
 8006a72:	d1dd      	bne.n	8006a30 <_malloc_r+0x64>
 8006a74:	e7cf      	b.n	8006a16 <_malloc_r+0x4a>
 8006a76:	bf00      	nop
 8006a78:	20001b0c 	.word	0x20001b0c
 8006a7c:	20001b10 	.word	0x20001b10

08006a80 <__cvt>:
 8006a80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a84:	ec55 4b10 	vmov	r4, r5, d0
 8006a88:	2d00      	cmp	r5, #0
 8006a8a:	460e      	mov	r6, r1
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	462b      	mov	r3, r5
 8006a90:	bfbb      	ittet	lt
 8006a92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006a96:	461d      	movlt	r5, r3
 8006a98:	2300      	movge	r3, #0
 8006a9a:	232d      	movlt	r3, #45	; 0x2d
 8006a9c:	700b      	strb	r3, [r1, #0]
 8006a9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006aa0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006aa4:	4691      	mov	r9, r2
 8006aa6:	f023 0820 	bic.w	r8, r3, #32
 8006aaa:	bfbc      	itt	lt
 8006aac:	4622      	movlt	r2, r4
 8006aae:	4614      	movlt	r4, r2
 8006ab0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ab4:	d005      	beq.n	8006ac2 <__cvt+0x42>
 8006ab6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006aba:	d100      	bne.n	8006abe <__cvt+0x3e>
 8006abc:	3601      	adds	r6, #1
 8006abe:	2102      	movs	r1, #2
 8006ac0:	e000      	b.n	8006ac4 <__cvt+0x44>
 8006ac2:	2103      	movs	r1, #3
 8006ac4:	ab03      	add	r3, sp, #12
 8006ac6:	9301      	str	r3, [sp, #4]
 8006ac8:	ab02      	add	r3, sp, #8
 8006aca:	9300      	str	r3, [sp, #0]
 8006acc:	ec45 4b10 	vmov	d0, r4, r5
 8006ad0:	4653      	mov	r3, sl
 8006ad2:	4632      	mov	r2, r6
 8006ad4:	f000 fcfc 	bl	80074d0 <_dtoa_r>
 8006ad8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006adc:	4607      	mov	r7, r0
 8006ade:	d102      	bne.n	8006ae6 <__cvt+0x66>
 8006ae0:	f019 0f01 	tst.w	r9, #1
 8006ae4:	d022      	beq.n	8006b2c <__cvt+0xac>
 8006ae6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006aea:	eb07 0906 	add.w	r9, r7, r6
 8006aee:	d110      	bne.n	8006b12 <__cvt+0x92>
 8006af0:	783b      	ldrb	r3, [r7, #0]
 8006af2:	2b30      	cmp	r3, #48	; 0x30
 8006af4:	d10a      	bne.n	8006b0c <__cvt+0x8c>
 8006af6:	2200      	movs	r2, #0
 8006af8:	2300      	movs	r3, #0
 8006afa:	4620      	mov	r0, r4
 8006afc:	4629      	mov	r1, r5
 8006afe:	f7f9 ffeb 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b02:	b918      	cbnz	r0, 8006b0c <__cvt+0x8c>
 8006b04:	f1c6 0601 	rsb	r6, r6, #1
 8006b08:	f8ca 6000 	str.w	r6, [sl]
 8006b0c:	f8da 3000 	ldr.w	r3, [sl]
 8006b10:	4499      	add	r9, r3
 8006b12:	2200      	movs	r2, #0
 8006b14:	2300      	movs	r3, #0
 8006b16:	4620      	mov	r0, r4
 8006b18:	4629      	mov	r1, r5
 8006b1a:	f7f9 ffdd 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b1e:	b108      	cbz	r0, 8006b24 <__cvt+0xa4>
 8006b20:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b24:	2230      	movs	r2, #48	; 0x30
 8006b26:	9b03      	ldr	r3, [sp, #12]
 8006b28:	454b      	cmp	r3, r9
 8006b2a:	d307      	bcc.n	8006b3c <__cvt+0xbc>
 8006b2c:	9b03      	ldr	r3, [sp, #12]
 8006b2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b30:	1bdb      	subs	r3, r3, r7
 8006b32:	4638      	mov	r0, r7
 8006b34:	6013      	str	r3, [r2, #0]
 8006b36:	b004      	add	sp, #16
 8006b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b3c:	1c59      	adds	r1, r3, #1
 8006b3e:	9103      	str	r1, [sp, #12]
 8006b40:	701a      	strb	r2, [r3, #0]
 8006b42:	e7f0      	b.n	8006b26 <__cvt+0xa6>

08006b44 <__exponent>:
 8006b44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b46:	4603      	mov	r3, r0
 8006b48:	2900      	cmp	r1, #0
 8006b4a:	bfb8      	it	lt
 8006b4c:	4249      	neglt	r1, r1
 8006b4e:	f803 2b02 	strb.w	r2, [r3], #2
 8006b52:	bfb4      	ite	lt
 8006b54:	222d      	movlt	r2, #45	; 0x2d
 8006b56:	222b      	movge	r2, #43	; 0x2b
 8006b58:	2909      	cmp	r1, #9
 8006b5a:	7042      	strb	r2, [r0, #1]
 8006b5c:	dd2a      	ble.n	8006bb4 <__exponent+0x70>
 8006b5e:	f10d 0407 	add.w	r4, sp, #7
 8006b62:	46a4      	mov	ip, r4
 8006b64:	270a      	movs	r7, #10
 8006b66:	46a6      	mov	lr, r4
 8006b68:	460a      	mov	r2, r1
 8006b6a:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b6e:	fb07 1516 	mls	r5, r7, r6, r1
 8006b72:	3530      	adds	r5, #48	; 0x30
 8006b74:	2a63      	cmp	r2, #99	; 0x63
 8006b76:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006b7a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b7e:	4631      	mov	r1, r6
 8006b80:	dcf1      	bgt.n	8006b66 <__exponent+0x22>
 8006b82:	3130      	adds	r1, #48	; 0x30
 8006b84:	f1ae 0502 	sub.w	r5, lr, #2
 8006b88:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b8c:	1c44      	adds	r4, r0, #1
 8006b8e:	4629      	mov	r1, r5
 8006b90:	4561      	cmp	r1, ip
 8006b92:	d30a      	bcc.n	8006baa <__exponent+0x66>
 8006b94:	f10d 0209 	add.w	r2, sp, #9
 8006b98:	eba2 020e 	sub.w	r2, r2, lr
 8006b9c:	4565      	cmp	r5, ip
 8006b9e:	bf88      	it	hi
 8006ba0:	2200      	movhi	r2, #0
 8006ba2:	4413      	add	r3, r2
 8006ba4:	1a18      	subs	r0, r3, r0
 8006ba6:	b003      	add	sp, #12
 8006ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006baa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006bae:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006bb2:	e7ed      	b.n	8006b90 <__exponent+0x4c>
 8006bb4:	2330      	movs	r3, #48	; 0x30
 8006bb6:	3130      	adds	r1, #48	; 0x30
 8006bb8:	7083      	strb	r3, [r0, #2]
 8006bba:	70c1      	strb	r1, [r0, #3]
 8006bbc:	1d03      	adds	r3, r0, #4
 8006bbe:	e7f1      	b.n	8006ba4 <__exponent+0x60>

08006bc0 <_printf_float>:
 8006bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc4:	ed2d 8b02 	vpush	{d8}
 8006bc8:	b08d      	sub	sp, #52	; 0x34
 8006bca:	460c      	mov	r4, r1
 8006bcc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006bd0:	4616      	mov	r6, r2
 8006bd2:	461f      	mov	r7, r3
 8006bd4:	4605      	mov	r5, r0
 8006bd6:	f001 fa67 	bl	80080a8 <_localeconv_r>
 8006bda:	f8d0 a000 	ldr.w	sl, [r0]
 8006bde:	4650      	mov	r0, sl
 8006be0:	f7f9 fafe 	bl	80001e0 <strlen>
 8006be4:	2300      	movs	r3, #0
 8006be6:	930a      	str	r3, [sp, #40]	; 0x28
 8006be8:	6823      	ldr	r3, [r4, #0]
 8006bea:	9305      	str	r3, [sp, #20]
 8006bec:	f8d8 3000 	ldr.w	r3, [r8]
 8006bf0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006bf4:	3307      	adds	r3, #7
 8006bf6:	f023 0307 	bic.w	r3, r3, #7
 8006bfa:	f103 0208 	add.w	r2, r3, #8
 8006bfe:	f8c8 2000 	str.w	r2, [r8]
 8006c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c06:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006c0a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006c0e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c12:	9307      	str	r3, [sp, #28]
 8006c14:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c18:	ee08 0a10 	vmov	s16, r0
 8006c1c:	4b9f      	ldr	r3, [pc, #636]	; (8006e9c <_printf_float+0x2dc>)
 8006c1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c26:	f7f9 ff89 	bl	8000b3c <__aeabi_dcmpun>
 8006c2a:	bb88      	cbnz	r0, 8006c90 <_printf_float+0xd0>
 8006c2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c30:	4b9a      	ldr	r3, [pc, #616]	; (8006e9c <_printf_float+0x2dc>)
 8006c32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c36:	f7f9 ff63 	bl	8000b00 <__aeabi_dcmple>
 8006c3a:	bb48      	cbnz	r0, 8006c90 <_printf_float+0xd0>
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	2300      	movs	r3, #0
 8006c40:	4640      	mov	r0, r8
 8006c42:	4649      	mov	r1, r9
 8006c44:	f7f9 ff52 	bl	8000aec <__aeabi_dcmplt>
 8006c48:	b110      	cbz	r0, 8006c50 <_printf_float+0x90>
 8006c4a:	232d      	movs	r3, #45	; 0x2d
 8006c4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c50:	4b93      	ldr	r3, [pc, #588]	; (8006ea0 <_printf_float+0x2e0>)
 8006c52:	4894      	ldr	r0, [pc, #592]	; (8006ea4 <_printf_float+0x2e4>)
 8006c54:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006c58:	bf94      	ite	ls
 8006c5a:	4698      	movls	r8, r3
 8006c5c:	4680      	movhi	r8, r0
 8006c5e:	2303      	movs	r3, #3
 8006c60:	6123      	str	r3, [r4, #16]
 8006c62:	9b05      	ldr	r3, [sp, #20]
 8006c64:	f023 0204 	bic.w	r2, r3, #4
 8006c68:	6022      	str	r2, [r4, #0]
 8006c6a:	f04f 0900 	mov.w	r9, #0
 8006c6e:	9700      	str	r7, [sp, #0]
 8006c70:	4633      	mov	r3, r6
 8006c72:	aa0b      	add	r2, sp, #44	; 0x2c
 8006c74:	4621      	mov	r1, r4
 8006c76:	4628      	mov	r0, r5
 8006c78:	f000 f9d8 	bl	800702c <_printf_common>
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	f040 8090 	bne.w	8006da2 <_printf_float+0x1e2>
 8006c82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c86:	b00d      	add	sp, #52	; 0x34
 8006c88:	ecbd 8b02 	vpop	{d8}
 8006c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c90:	4642      	mov	r2, r8
 8006c92:	464b      	mov	r3, r9
 8006c94:	4640      	mov	r0, r8
 8006c96:	4649      	mov	r1, r9
 8006c98:	f7f9 ff50 	bl	8000b3c <__aeabi_dcmpun>
 8006c9c:	b140      	cbz	r0, 8006cb0 <_printf_float+0xf0>
 8006c9e:	464b      	mov	r3, r9
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	bfbc      	itt	lt
 8006ca4:	232d      	movlt	r3, #45	; 0x2d
 8006ca6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006caa:	487f      	ldr	r0, [pc, #508]	; (8006ea8 <_printf_float+0x2e8>)
 8006cac:	4b7f      	ldr	r3, [pc, #508]	; (8006eac <_printf_float+0x2ec>)
 8006cae:	e7d1      	b.n	8006c54 <_printf_float+0x94>
 8006cb0:	6863      	ldr	r3, [r4, #4]
 8006cb2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006cb6:	9206      	str	r2, [sp, #24]
 8006cb8:	1c5a      	adds	r2, r3, #1
 8006cba:	d13f      	bne.n	8006d3c <_printf_float+0x17c>
 8006cbc:	2306      	movs	r3, #6
 8006cbe:	6063      	str	r3, [r4, #4]
 8006cc0:	9b05      	ldr	r3, [sp, #20]
 8006cc2:	6861      	ldr	r1, [r4, #4]
 8006cc4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006cc8:	2300      	movs	r3, #0
 8006cca:	9303      	str	r3, [sp, #12]
 8006ccc:	ab0a      	add	r3, sp, #40	; 0x28
 8006cce:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006cd2:	ab09      	add	r3, sp, #36	; 0x24
 8006cd4:	ec49 8b10 	vmov	d0, r8, r9
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	6022      	str	r2, [r4, #0]
 8006cdc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	f7ff fecd 	bl	8006a80 <__cvt>
 8006ce6:	9b06      	ldr	r3, [sp, #24]
 8006ce8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cea:	2b47      	cmp	r3, #71	; 0x47
 8006cec:	4680      	mov	r8, r0
 8006cee:	d108      	bne.n	8006d02 <_printf_float+0x142>
 8006cf0:	1cc8      	adds	r0, r1, #3
 8006cf2:	db02      	blt.n	8006cfa <_printf_float+0x13a>
 8006cf4:	6863      	ldr	r3, [r4, #4]
 8006cf6:	4299      	cmp	r1, r3
 8006cf8:	dd41      	ble.n	8006d7e <_printf_float+0x1be>
 8006cfa:	f1ab 0b02 	sub.w	fp, fp, #2
 8006cfe:	fa5f fb8b 	uxtb.w	fp, fp
 8006d02:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d06:	d820      	bhi.n	8006d4a <_printf_float+0x18a>
 8006d08:	3901      	subs	r1, #1
 8006d0a:	465a      	mov	r2, fp
 8006d0c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006d10:	9109      	str	r1, [sp, #36]	; 0x24
 8006d12:	f7ff ff17 	bl	8006b44 <__exponent>
 8006d16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d18:	1813      	adds	r3, r2, r0
 8006d1a:	2a01      	cmp	r2, #1
 8006d1c:	4681      	mov	r9, r0
 8006d1e:	6123      	str	r3, [r4, #16]
 8006d20:	dc02      	bgt.n	8006d28 <_printf_float+0x168>
 8006d22:	6822      	ldr	r2, [r4, #0]
 8006d24:	07d2      	lsls	r2, r2, #31
 8006d26:	d501      	bpl.n	8006d2c <_printf_float+0x16c>
 8006d28:	3301      	adds	r3, #1
 8006d2a:	6123      	str	r3, [r4, #16]
 8006d2c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d09c      	beq.n	8006c6e <_printf_float+0xae>
 8006d34:	232d      	movs	r3, #45	; 0x2d
 8006d36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d3a:	e798      	b.n	8006c6e <_printf_float+0xae>
 8006d3c:	9a06      	ldr	r2, [sp, #24]
 8006d3e:	2a47      	cmp	r2, #71	; 0x47
 8006d40:	d1be      	bne.n	8006cc0 <_printf_float+0x100>
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1bc      	bne.n	8006cc0 <_printf_float+0x100>
 8006d46:	2301      	movs	r3, #1
 8006d48:	e7b9      	b.n	8006cbe <_printf_float+0xfe>
 8006d4a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006d4e:	d118      	bne.n	8006d82 <_printf_float+0x1c2>
 8006d50:	2900      	cmp	r1, #0
 8006d52:	6863      	ldr	r3, [r4, #4]
 8006d54:	dd0b      	ble.n	8006d6e <_printf_float+0x1ae>
 8006d56:	6121      	str	r1, [r4, #16]
 8006d58:	b913      	cbnz	r3, 8006d60 <_printf_float+0x1a0>
 8006d5a:	6822      	ldr	r2, [r4, #0]
 8006d5c:	07d0      	lsls	r0, r2, #31
 8006d5e:	d502      	bpl.n	8006d66 <_printf_float+0x1a6>
 8006d60:	3301      	adds	r3, #1
 8006d62:	440b      	add	r3, r1
 8006d64:	6123      	str	r3, [r4, #16]
 8006d66:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d68:	f04f 0900 	mov.w	r9, #0
 8006d6c:	e7de      	b.n	8006d2c <_printf_float+0x16c>
 8006d6e:	b913      	cbnz	r3, 8006d76 <_printf_float+0x1b6>
 8006d70:	6822      	ldr	r2, [r4, #0]
 8006d72:	07d2      	lsls	r2, r2, #31
 8006d74:	d501      	bpl.n	8006d7a <_printf_float+0x1ba>
 8006d76:	3302      	adds	r3, #2
 8006d78:	e7f4      	b.n	8006d64 <_printf_float+0x1a4>
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e7f2      	b.n	8006d64 <_printf_float+0x1a4>
 8006d7e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006d82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d84:	4299      	cmp	r1, r3
 8006d86:	db05      	blt.n	8006d94 <_printf_float+0x1d4>
 8006d88:	6823      	ldr	r3, [r4, #0]
 8006d8a:	6121      	str	r1, [r4, #16]
 8006d8c:	07d8      	lsls	r0, r3, #31
 8006d8e:	d5ea      	bpl.n	8006d66 <_printf_float+0x1a6>
 8006d90:	1c4b      	adds	r3, r1, #1
 8006d92:	e7e7      	b.n	8006d64 <_printf_float+0x1a4>
 8006d94:	2900      	cmp	r1, #0
 8006d96:	bfd4      	ite	le
 8006d98:	f1c1 0202 	rsble	r2, r1, #2
 8006d9c:	2201      	movgt	r2, #1
 8006d9e:	4413      	add	r3, r2
 8006da0:	e7e0      	b.n	8006d64 <_printf_float+0x1a4>
 8006da2:	6823      	ldr	r3, [r4, #0]
 8006da4:	055a      	lsls	r2, r3, #21
 8006da6:	d407      	bmi.n	8006db8 <_printf_float+0x1f8>
 8006da8:	6923      	ldr	r3, [r4, #16]
 8006daa:	4642      	mov	r2, r8
 8006dac:	4631      	mov	r1, r6
 8006dae:	4628      	mov	r0, r5
 8006db0:	47b8      	blx	r7
 8006db2:	3001      	adds	r0, #1
 8006db4:	d12c      	bne.n	8006e10 <_printf_float+0x250>
 8006db6:	e764      	b.n	8006c82 <_printf_float+0xc2>
 8006db8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006dbc:	f240 80e0 	bls.w	8006f80 <_printf_float+0x3c0>
 8006dc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	f7f9 fe86 	bl	8000ad8 <__aeabi_dcmpeq>
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	d034      	beq.n	8006e3a <_printf_float+0x27a>
 8006dd0:	4a37      	ldr	r2, [pc, #220]	; (8006eb0 <_printf_float+0x2f0>)
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	4631      	mov	r1, r6
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	47b8      	blx	r7
 8006dda:	3001      	adds	r0, #1
 8006ddc:	f43f af51 	beq.w	8006c82 <_printf_float+0xc2>
 8006de0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006de4:	429a      	cmp	r2, r3
 8006de6:	db02      	blt.n	8006dee <_printf_float+0x22e>
 8006de8:	6823      	ldr	r3, [r4, #0]
 8006dea:	07d8      	lsls	r0, r3, #31
 8006dec:	d510      	bpl.n	8006e10 <_printf_float+0x250>
 8006dee:	ee18 3a10 	vmov	r3, s16
 8006df2:	4652      	mov	r2, sl
 8006df4:	4631      	mov	r1, r6
 8006df6:	4628      	mov	r0, r5
 8006df8:	47b8      	blx	r7
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	f43f af41 	beq.w	8006c82 <_printf_float+0xc2>
 8006e00:	f04f 0800 	mov.w	r8, #0
 8006e04:	f104 091a 	add.w	r9, r4, #26
 8006e08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	4543      	cmp	r3, r8
 8006e0e:	dc09      	bgt.n	8006e24 <_printf_float+0x264>
 8006e10:	6823      	ldr	r3, [r4, #0]
 8006e12:	079b      	lsls	r3, r3, #30
 8006e14:	f100 8105 	bmi.w	8007022 <_printf_float+0x462>
 8006e18:	68e0      	ldr	r0, [r4, #12]
 8006e1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e1c:	4298      	cmp	r0, r3
 8006e1e:	bfb8      	it	lt
 8006e20:	4618      	movlt	r0, r3
 8006e22:	e730      	b.n	8006c86 <_printf_float+0xc6>
 8006e24:	2301      	movs	r3, #1
 8006e26:	464a      	mov	r2, r9
 8006e28:	4631      	mov	r1, r6
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	47b8      	blx	r7
 8006e2e:	3001      	adds	r0, #1
 8006e30:	f43f af27 	beq.w	8006c82 <_printf_float+0xc2>
 8006e34:	f108 0801 	add.w	r8, r8, #1
 8006e38:	e7e6      	b.n	8006e08 <_printf_float+0x248>
 8006e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	dc39      	bgt.n	8006eb4 <_printf_float+0x2f4>
 8006e40:	4a1b      	ldr	r2, [pc, #108]	; (8006eb0 <_printf_float+0x2f0>)
 8006e42:	2301      	movs	r3, #1
 8006e44:	4631      	mov	r1, r6
 8006e46:	4628      	mov	r0, r5
 8006e48:	47b8      	blx	r7
 8006e4a:	3001      	adds	r0, #1
 8006e4c:	f43f af19 	beq.w	8006c82 <_printf_float+0xc2>
 8006e50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e54:	4313      	orrs	r3, r2
 8006e56:	d102      	bne.n	8006e5e <_printf_float+0x29e>
 8006e58:	6823      	ldr	r3, [r4, #0]
 8006e5a:	07d9      	lsls	r1, r3, #31
 8006e5c:	d5d8      	bpl.n	8006e10 <_printf_float+0x250>
 8006e5e:	ee18 3a10 	vmov	r3, s16
 8006e62:	4652      	mov	r2, sl
 8006e64:	4631      	mov	r1, r6
 8006e66:	4628      	mov	r0, r5
 8006e68:	47b8      	blx	r7
 8006e6a:	3001      	adds	r0, #1
 8006e6c:	f43f af09 	beq.w	8006c82 <_printf_float+0xc2>
 8006e70:	f04f 0900 	mov.w	r9, #0
 8006e74:	f104 0a1a 	add.w	sl, r4, #26
 8006e78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e7a:	425b      	negs	r3, r3
 8006e7c:	454b      	cmp	r3, r9
 8006e7e:	dc01      	bgt.n	8006e84 <_printf_float+0x2c4>
 8006e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e82:	e792      	b.n	8006daa <_printf_float+0x1ea>
 8006e84:	2301      	movs	r3, #1
 8006e86:	4652      	mov	r2, sl
 8006e88:	4631      	mov	r1, r6
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	47b8      	blx	r7
 8006e8e:	3001      	adds	r0, #1
 8006e90:	f43f aef7 	beq.w	8006c82 <_printf_float+0xc2>
 8006e94:	f109 0901 	add.w	r9, r9, #1
 8006e98:	e7ee      	b.n	8006e78 <_printf_float+0x2b8>
 8006e9a:	bf00      	nop
 8006e9c:	7fefffff 	.word	0x7fefffff
 8006ea0:	080097fc 	.word	0x080097fc
 8006ea4:	08009800 	.word	0x08009800
 8006ea8:	08009808 	.word	0x08009808
 8006eac:	08009804 	.word	0x08009804
 8006eb0:	0800980c 	.word	0x0800980c
 8006eb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006eb6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	bfa8      	it	ge
 8006ebc:	461a      	movge	r2, r3
 8006ebe:	2a00      	cmp	r2, #0
 8006ec0:	4691      	mov	r9, r2
 8006ec2:	dc37      	bgt.n	8006f34 <_printf_float+0x374>
 8006ec4:	f04f 0b00 	mov.w	fp, #0
 8006ec8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ecc:	f104 021a 	add.w	r2, r4, #26
 8006ed0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ed2:	9305      	str	r3, [sp, #20]
 8006ed4:	eba3 0309 	sub.w	r3, r3, r9
 8006ed8:	455b      	cmp	r3, fp
 8006eda:	dc33      	bgt.n	8006f44 <_printf_float+0x384>
 8006edc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	db3b      	blt.n	8006f5c <_printf_float+0x39c>
 8006ee4:	6823      	ldr	r3, [r4, #0]
 8006ee6:	07da      	lsls	r2, r3, #31
 8006ee8:	d438      	bmi.n	8006f5c <_printf_float+0x39c>
 8006eea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006eec:	9b05      	ldr	r3, [sp, #20]
 8006eee:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	eba2 0901 	sub.w	r9, r2, r1
 8006ef6:	4599      	cmp	r9, r3
 8006ef8:	bfa8      	it	ge
 8006efa:	4699      	movge	r9, r3
 8006efc:	f1b9 0f00 	cmp.w	r9, #0
 8006f00:	dc35      	bgt.n	8006f6e <_printf_float+0x3ae>
 8006f02:	f04f 0800 	mov.w	r8, #0
 8006f06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f0a:	f104 0a1a 	add.w	sl, r4, #26
 8006f0e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f12:	1a9b      	subs	r3, r3, r2
 8006f14:	eba3 0309 	sub.w	r3, r3, r9
 8006f18:	4543      	cmp	r3, r8
 8006f1a:	f77f af79 	ble.w	8006e10 <_printf_float+0x250>
 8006f1e:	2301      	movs	r3, #1
 8006f20:	4652      	mov	r2, sl
 8006f22:	4631      	mov	r1, r6
 8006f24:	4628      	mov	r0, r5
 8006f26:	47b8      	blx	r7
 8006f28:	3001      	adds	r0, #1
 8006f2a:	f43f aeaa 	beq.w	8006c82 <_printf_float+0xc2>
 8006f2e:	f108 0801 	add.w	r8, r8, #1
 8006f32:	e7ec      	b.n	8006f0e <_printf_float+0x34e>
 8006f34:	4613      	mov	r3, r2
 8006f36:	4631      	mov	r1, r6
 8006f38:	4642      	mov	r2, r8
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	47b8      	blx	r7
 8006f3e:	3001      	adds	r0, #1
 8006f40:	d1c0      	bne.n	8006ec4 <_printf_float+0x304>
 8006f42:	e69e      	b.n	8006c82 <_printf_float+0xc2>
 8006f44:	2301      	movs	r3, #1
 8006f46:	4631      	mov	r1, r6
 8006f48:	4628      	mov	r0, r5
 8006f4a:	9205      	str	r2, [sp, #20]
 8006f4c:	47b8      	blx	r7
 8006f4e:	3001      	adds	r0, #1
 8006f50:	f43f ae97 	beq.w	8006c82 <_printf_float+0xc2>
 8006f54:	9a05      	ldr	r2, [sp, #20]
 8006f56:	f10b 0b01 	add.w	fp, fp, #1
 8006f5a:	e7b9      	b.n	8006ed0 <_printf_float+0x310>
 8006f5c:	ee18 3a10 	vmov	r3, s16
 8006f60:	4652      	mov	r2, sl
 8006f62:	4631      	mov	r1, r6
 8006f64:	4628      	mov	r0, r5
 8006f66:	47b8      	blx	r7
 8006f68:	3001      	adds	r0, #1
 8006f6a:	d1be      	bne.n	8006eea <_printf_float+0x32a>
 8006f6c:	e689      	b.n	8006c82 <_printf_float+0xc2>
 8006f6e:	9a05      	ldr	r2, [sp, #20]
 8006f70:	464b      	mov	r3, r9
 8006f72:	4442      	add	r2, r8
 8006f74:	4631      	mov	r1, r6
 8006f76:	4628      	mov	r0, r5
 8006f78:	47b8      	blx	r7
 8006f7a:	3001      	adds	r0, #1
 8006f7c:	d1c1      	bne.n	8006f02 <_printf_float+0x342>
 8006f7e:	e680      	b.n	8006c82 <_printf_float+0xc2>
 8006f80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f82:	2a01      	cmp	r2, #1
 8006f84:	dc01      	bgt.n	8006f8a <_printf_float+0x3ca>
 8006f86:	07db      	lsls	r3, r3, #31
 8006f88:	d538      	bpl.n	8006ffc <_printf_float+0x43c>
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	4642      	mov	r2, r8
 8006f8e:	4631      	mov	r1, r6
 8006f90:	4628      	mov	r0, r5
 8006f92:	47b8      	blx	r7
 8006f94:	3001      	adds	r0, #1
 8006f96:	f43f ae74 	beq.w	8006c82 <_printf_float+0xc2>
 8006f9a:	ee18 3a10 	vmov	r3, s16
 8006f9e:	4652      	mov	r2, sl
 8006fa0:	4631      	mov	r1, r6
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	47b8      	blx	r7
 8006fa6:	3001      	adds	r0, #1
 8006fa8:	f43f ae6b 	beq.w	8006c82 <_printf_float+0xc2>
 8006fac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	f7f9 fd90 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fb8:	b9d8      	cbnz	r0, 8006ff2 <_printf_float+0x432>
 8006fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fbc:	f108 0201 	add.w	r2, r8, #1
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	4631      	mov	r1, r6
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	47b8      	blx	r7
 8006fc8:	3001      	adds	r0, #1
 8006fca:	d10e      	bne.n	8006fea <_printf_float+0x42a>
 8006fcc:	e659      	b.n	8006c82 <_printf_float+0xc2>
 8006fce:	2301      	movs	r3, #1
 8006fd0:	4652      	mov	r2, sl
 8006fd2:	4631      	mov	r1, r6
 8006fd4:	4628      	mov	r0, r5
 8006fd6:	47b8      	blx	r7
 8006fd8:	3001      	adds	r0, #1
 8006fda:	f43f ae52 	beq.w	8006c82 <_printf_float+0xc2>
 8006fde:	f108 0801 	add.w	r8, r8, #1
 8006fe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	4543      	cmp	r3, r8
 8006fe8:	dcf1      	bgt.n	8006fce <_printf_float+0x40e>
 8006fea:	464b      	mov	r3, r9
 8006fec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ff0:	e6dc      	b.n	8006dac <_printf_float+0x1ec>
 8006ff2:	f04f 0800 	mov.w	r8, #0
 8006ff6:	f104 0a1a 	add.w	sl, r4, #26
 8006ffa:	e7f2      	b.n	8006fe2 <_printf_float+0x422>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	4642      	mov	r2, r8
 8007000:	e7df      	b.n	8006fc2 <_printf_float+0x402>
 8007002:	2301      	movs	r3, #1
 8007004:	464a      	mov	r2, r9
 8007006:	4631      	mov	r1, r6
 8007008:	4628      	mov	r0, r5
 800700a:	47b8      	blx	r7
 800700c:	3001      	adds	r0, #1
 800700e:	f43f ae38 	beq.w	8006c82 <_printf_float+0xc2>
 8007012:	f108 0801 	add.w	r8, r8, #1
 8007016:	68e3      	ldr	r3, [r4, #12]
 8007018:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800701a:	1a5b      	subs	r3, r3, r1
 800701c:	4543      	cmp	r3, r8
 800701e:	dcf0      	bgt.n	8007002 <_printf_float+0x442>
 8007020:	e6fa      	b.n	8006e18 <_printf_float+0x258>
 8007022:	f04f 0800 	mov.w	r8, #0
 8007026:	f104 0919 	add.w	r9, r4, #25
 800702a:	e7f4      	b.n	8007016 <_printf_float+0x456>

0800702c <_printf_common>:
 800702c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007030:	4616      	mov	r6, r2
 8007032:	4699      	mov	r9, r3
 8007034:	688a      	ldr	r2, [r1, #8]
 8007036:	690b      	ldr	r3, [r1, #16]
 8007038:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800703c:	4293      	cmp	r3, r2
 800703e:	bfb8      	it	lt
 8007040:	4613      	movlt	r3, r2
 8007042:	6033      	str	r3, [r6, #0]
 8007044:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007048:	4607      	mov	r7, r0
 800704a:	460c      	mov	r4, r1
 800704c:	b10a      	cbz	r2, 8007052 <_printf_common+0x26>
 800704e:	3301      	adds	r3, #1
 8007050:	6033      	str	r3, [r6, #0]
 8007052:	6823      	ldr	r3, [r4, #0]
 8007054:	0699      	lsls	r1, r3, #26
 8007056:	bf42      	ittt	mi
 8007058:	6833      	ldrmi	r3, [r6, #0]
 800705a:	3302      	addmi	r3, #2
 800705c:	6033      	strmi	r3, [r6, #0]
 800705e:	6825      	ldr	r5, [r4, #0]
 8007060:	f015 0506 	ands.w	r5, r5, #6
 8007064:	d106      	bne.n	8007074 <_printf_common+0x48>
 8007066:	f104 0a19 	add.w	sl, r4, #25
 800706a:	68e3      	ldr	r3, [r4, #12]
 800706c:	6832      	ldr	r2, [r6, #0]
 800706e:	1a9b      	subs	r3, r3, r2
 8007070:	42ab      	cmp	r3, r5
 8007072:	dc26      	bgt.n	80070c2 <_printf_common+0x96>
 8007074:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007078:	1e13      	subs	r3, r2, #0
 800707a:	6822      	ldr	r2, [r4, #0]
 800707c:	bf18      	it	ne
 800707e:	2301      	movne	r3, #1
 8007080:	0692      	lsls	r2, r2, #26
 8007082:	d42b      	bmi.n	80070dc <_printf_common+0xb0>
 8007084:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007088:	4649      	mov	r1, r9
 800708a:	4638      	mov	r0, r7
 800708c:	47c0      	blx	r8
 800708e:	3001      	adds	r0, #1
 8007090:	d01e      	beq.n	80070d0 <_printf_common+0xa4>
 8007092:	6823      	ldr	r3, [r4, #0]
 8007094:	68e5      	ldr	r5, [r4, #12]
 8007096:	6832      	ldr	r2, [r6, #0]
 8007098:	f003 0306 	and.w	r3, r3, #6
 800709c:	2b04      	cmp	r3, #4
 800709e:	bf08      	it	eq
 80070a0:	1aad      	subeq	r5, r5, r2
 80070a2:	68a3      	ldr	r3, [r4, #8]
 80070a4:	6922      	ldr	r2, [r4, #16]
 80070a6:	bf0c      	ite	eq
 80070a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070ac:	2500      	movne	r5, #0
 80070ae:	4293      	cmp	r3, r2
 80070b0:	bfc4      	itt	gt
 80070b2:	1a9b      	subgt	r3, r3, r2
 80070b4:	18ed      	addgt	r5, r5, r3
 80070b6:	2600      	movs	r6, #0
 80070b8:	341a      	adds	r4, #26
 80070ba:	42b5      	cmp	r5, r6
 80070bc:	d11a      	bne.n	80070f4 <_printf_common+0xc8>
 80070be:	2000      	movs	r0, #0
 80070c0:	e008      	b.n	80070d4 <_printf_common+0xa8>
 80070c2:	2301      	movs	r3, #1
 80070c4:	4652      	mov	r2, sl
 80070c6:	4649      	mov	r1, r9
 80070c8:	4638      	mov	r0, r7
 80070ca:	47c0      	blx	r8
 80070cc:	3001      	adds	r0, #1
 80070ce:	d103      	bne.n	80070d8 <_printf_common+0xac>
 80070d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070d8:	3501      	adds	r5, #1
 80070da:	e7c6      	b.n	800706a <_printf_common+0x3e>
 80070dc:	18e1      	adds	r1, r4, r3
 80070de:	1c5a      	adds	r2, r3, #1
 80070e0:	2030      	movs	r0, #48	; 0x30
 80070e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80070e6:	4422      	add	r2, r4
 80070e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80070ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070f0:	3302      	adds	r3, #2
 80070f2:	e7c7      	b.n	8007084 <_printf_common+0x58>
 80070f4:	2301      	movs	r3, #1
 80070f6:	4622      	mov	r2, r4
 80070f8:	4649      	mov	r1, r9
 80070fa:	4638      	mov	r0, r7
 80070fc:	47c0      	blx	r8
 80070fe:	3001      	adds	r0, #1
 8007100:	d0e6      	beq.n	80070d0 <_printf_common+0xa4>
 8007102:	3601      	adds	r6, #1
 8007104:	e7d9      	b.n	80070ba <_printf_common+0x8e>
	...

08007108 <_printf_i>:
 8007108:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800710c:	460c      	mov	r4, r1
 800710e:	4691      	mov	r9, r2
 8007110:	7e27      	ldrb	r7, [r4, #24]
 8007112:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007114:	2f78      	cmp	r7, #120	; 0x78
 8007116:	4680      	mov	r8, r0
 8007118:	469a      	mov	sl, r3
 800711a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800711e:	d807      	bhi.n	8007130 <_printf_i+0x28>
 8007120:	2f62      	cmp	r7, #98	; 0x62
 8007122:	d80a      	bhi.n	800713a <_printf_i+0x32>
 8007124:	2f00      	cmp	r7, #0
 8007126:	f000 80d8 	beq.w	80072da <_printf_i+0x1d2>
 800712a:	2f58      	cmp	r7, #88	; 0x58
 800712c:	f000 80a3 	beq.w	8007276 <_printf_i+0x16e>
 8007130:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007134:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007138:	e03a      	b.n	80071b0 <_printf_i+0xa8>
 800713a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800713e:	2b15      	cmp	r3, #21
 8007140:	d8f6      	bhi.n	8007130 <_printf_i+0x28>
 8007142:	a001      	add	r0, pc, #4	; (adr r0, 8007148 <_printf_i+0x40>)
 8007144:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007148:	080071a1 	.word	0x080071a1
 800714c:	080071b5 	.word	0x080071b5
 8007150:	08007131 	.word	0x08007131
 8007154:	08007131 	.word	0x08007131
 8007158:	08007131 	.word	0x08007131
 800715c:	08007131 	.word	0x08007131
 8007160:	080071b5 	.word	0x080071b5
 8007164:	08007131 	.word	0x08007131
 8007168:	08007131 	.word	0x08007131
 800716c:	08007131 	.word	0x08007131
 8007170:	08007131 	.word	0x08007131
 8007174:	080072c1 	.word	0x080072c1
 8007178:	080071e5 	.word	0x080071e5
 800717c:	080072a3 	.word	0x080072a3
 8007180:	08007131 	.word	0x08007131
 8007184:	08007131 	.word	0x08007131
 8007188:	080072e3 	.word	0x080072e3
 800718c:	08007131 	.word	0x08007131
 8007190:	080071e5 	.word	0x080071e5
 8007194:	08007131 	.word	0x08007131
 8007198:	08007131 	.word	0x08007131
 800719c:	080072ab 	.word	0x080072ab
 80071a0:	680b      	ldr	r3, [r1, #0]
 80071a2:	1d1a      	adds	r2, r3, #4
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	600a      	str	r2, [r1, #0]
 80071a8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80071ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071b0:	2301      	movs	r3, #1
 80071b2:	e0a3      	b.n	80072fc <_printf_i+0x1f4>
 80071b4:	6825      	ldr	r5, [r4, #0]
 80071b6:	6808      	ldr	r0, [r1, #0]
 80071b8:	062e      	lsls	r6, r5, #24
 80071ba:	f100 0304 	add.w	r3, r0, #4
 80071be:	d50a      	bpl.n	80071d6 <_printf_i+0xce>
 80071c0:	6805      	ldr	r5, [r0, #0]
 80071c2:	600b      	str	r3, [r1, #0]
 80071c4:	2d00      	cmp	r5, #0
 80071c6:	da03      	bge.n	80071d0 <_printf_i+0xc8>
 80071c8:	232d      	movs	r3, #45	; 0x2d
 80071ca:	426d      	negs	r5, r5
 80071cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071d0:	485e      	ldr	r0, [pc, #376]	; (800734c <_printf_i+0x244>)
 80071d2:	230a      	movs	r3, #10
 80071d4:	e019      	b.n	800720a <_printf_i+0x102>
 80071d6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80071da:	6805      	ldr	r5, [r0, #0]
 80071dc:	600b      	str	r3, [r1, #0]
 80071de:	bf18      	it	ne
 80071e0:	b22d      	sxthne	r5, r5
 80071e2:	e7ef      	b.n	80071c4 <_printf_i+0xbc>
 80071e4:	680b      	ldr	r3, [r1, #0]
 80071e6:	6825      	ldr	r5, [r4, #0]
 80071e8:	1d18      	adds	r0, r3, #4
 80071ea:	6008      	str	r0, [r1, #0]
 80071ec:	0628      	lsls	r0, r5, #24
 80071ee:	d501      	bpl.n	80071f4 <_printf_i+0xec>
 80071f0:	681d      	ldr	r5, [r3, #0]
 80071f2:	e002      	b.n	80071fa <_printf_i+0xf2>
 80071f4:	0669      	lsls	r1, r5, #25
 80071f6:	d5fb      	bpl.n	80071f0 <_printf_i+0xe8>
 80071f8:	881d      	ldrh	r5, [r3, #0]
 80071fa:	4854      	ldr	r0, [pc, #336]	; (800734c <_printf_i+0x244>)
 80071fc:	2f6f      	cmp	r7, #111	; 0x6f
 80071fe:	bf0c      	ite	eq
 8007200:	2308      	moveq	r3, #8
 8007202:	230a      	movne	r3, #10
 8007204:	2100      	movs	r1, #0
 8007206:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800720a:	6866      	ldr	r6, [r4, #4]
 800720c:	60a6      	str	r6, [r4, #8]
 800720e:	2e00      	cmp	r6, #0
 8007210:	bfa2      	ittt	ge
 8007212:	6821      	ldrge	r1, [r4, #0]
 8007214:	f021 0104 	bicge.w	r1, r1, #4
 8007218:	6021      	strge	r1, [r4, #0]
 800721a:	b90d      	cbnz	r5, 8007220 <_printf_i+0x118>
 800721c:	2e00      	cmp	r6, #0
 800721e:	d04d      	beq.n	80072bc <_printf_i+0x1b4>
 8007220:	4616      	mov	r6, r2
 8007222:	fbb5 f1f3 	udiv	r1, r5, r3
 8007226:	fb03 5711 	mls	r7, r3, r1, r5
 800722a:	5dc7      	ldrb	r7, [r0, r7]
 800722c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007230:	462f      	mov	r7, r5
 8007232:	42bb      	cmp	r3, r7
 8007234:	460d      	mov	r5, r1
 8007236:	d9f4      	bls.n	8007222 <_printf_i+0x11a>
 8007238:	2b08      	cmp	r3, #8
 800723a:	d10b      	bne.n	8007254 <_printf_i+0x14c>
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	07df      	lsls	r7, r3, #31
 8007240:	d508      	bpl.n	8007254 <_printf_i+0x14c>
 8007242:	6923      	ldr	r3, [r4, #16]
 8007244:	6861      	ldr	r1, [r4, #4]
 8007246:	4299      	cmp	r1, r3
 8007248:	bfde      	ittt	le
 800724a:	2330      	movle	r3, #48	; 0x30
 800724c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007250:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007254:	1b92      	subs	r2, r2, r6
 8007256:	6122      	str	r2, [r4, #16]
 8007258:	f8cd a000 	str.w	sl, [sp]
 800725c:	464b      	mov	r3, r9
 800725e:	aa03      	add	r2, sp, #12
 8007260:	4621      	mov	r1, r4
 8007262:	4640      	mov	r0, r8
 8007264:	f7ff fee2 	bl	800702c <_printf_common>
 8007268:	3001      	adds	r0, #1
 800726a:	d14c      	bne.n	8007306 <_printf_i+0x1fe>
 800726c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007270:	b004      	add	sp, #16
 8007272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007276:	4835      	ldr	r0, [pc, #212]	; (800734c <_printf_i+0x244>)
 8007278:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	680e      	ldr	r6, [r1, #0]
 8007280:	061f      	lsls	r7, r3, #24
 8007282:	f856 5b04 	ldr.w	r5, [r6], #4
 8007286:	600e      	str	r6, [r1, #0]
 8007288:	d514      	bpl.n	80072b4 <_printf_i+0x1ac>
 800728a:	07d9      	lsls	r1, r3, #31
 800728c:	bf44      	itt	mi
 800728e:	f043 0320 	orrmi.w	r3, r3, #32
 8007292:	6023      	strmi	r3, [r4, #0]
 8007294:	b91d      	cbnz	r5, 800729e <_printf_i+0x196>
 8007296:	6823      	ldr	r3, [r4, #0]
 8007298:	f023 0320 	bic.w	r3, r3, #32
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	2310      	movs	r3, #16
 80072a0:	e7b0      	b.n	8007204 <_printf_i+0xfc>
 80072a2:	6823      	ldr	r3, [r4, #0]
 80072a4:	f043 0320 	orr.w	r3, r3, #32
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	2378      	movs	r3, #120	; 0x78
 80072ac:	4828      	ldr	r0, [pc, #160]	; (8007350 <_printf_i+0x248>)
 80072ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80072b2:	e7e3      	b.n	800727c <_printf_i+0x174>
 80072b4:	065e      	lsls	r6, r3, #25
 80072b6:	bf48      	it	mi
 80072b8:	b2ad      	uxthmi	r5, r5
 80072ba:	e7e6      	b.n	800728a <_printf_i+0x182>
 80072bc:	4616      	mov	r6, r2
 80072be:	e7bb      	b.n	8007238 <_printf_i+0x130>
 80072c0:	680b      	ldr	r3, [r1, #0]
 80072c2:	6826      	ldr	r6, [r4, #0]
 80072c4:	6960      	ldr	r0, [r4, #20]
 80072c6:	1d1d      	adds	r5, r3, #4
 80072c8:	600d      	str	r5, [r1, #0]
 80072ca:	0635      	lsls	r5, r6, #24
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	d501      	bpl.n	80072d4 <_printf_i+0x1cc>
 80072d0:	6018      	str	r0, [r3, #0]
 80072d2:	e002      	b.n	80072da <_printf_i+0x1d2>
 80072d4:	0671      	lsls	r1, r6, #25
 80072d6:	d5fb      	bpl.n	80072d0 <_printf_i+0x1c8>
 80072d8:	8018      	strh	r0, [r3, #0]
 80072da:	2300      	movs	r3, #0
 80072dc:	6123      	str	r3, [r4, #16]
 80072de:	4616      	mov	r6, r2
 80072e0:	e7ba      	b.n	8007258 <_printf_i+0x150>
 80072e2:	680b      	ldr	r3, [r1, #0]
 80072e4:	1d1a      	adds	r2, r3, #4
 80072e6:	600a      	str	r2, [r1, #0]
 80072e8:	681e      	ldr	r6, [r3, #0]
 80072ea:	6862      	ldr	r2, [r4, #4]
 80072ec:	2100      	movs	r1, #0
 80072ee:	4630      	mov	r0, r6
 80072f0:	f7f8 ff7e 	bl	80001f0 <memchr>
 80072f4:	b108      	cbz	r0, 80072fa <_printf_i+0x1f2>
 80072f6:	1b80      	subs	r0, r0, r6
 80072f8:	6060      	str	r0, [r4, #4]
 80072fa:	6863      	ldr	r3, [r4, #4]
 80072fc:	6123      	str	r3, [r4, #16]
 80072fe:	2300      	movs	r3, #0
 8007300:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007304:	e7a8      	b.n	8007258 <_printf_i+0x150>
 8007306:	6923      	ldr	r3, [r4, #16]
 8007308:	4632      	mov	r2, r6
 800730a:	4649      	mov	r1, r9
 800730c:	4640      	mov	r0, r8
 800730e:	47d0      	blx	sl
 8007310:	3001      	adds	r0, #1
 8007312:	d0ab      	beq.n	800726c <_printf_i+0x164>
 8007314:	6823      	ldr	r3, [r4, #0]
 8007316:	079b      	lsls	r3, r3, #30
 8007318:	d413      	bmi.n	8007342 <_printf_i+0x23a>
 800731a:	68e0      	ldr	r0, [r4, #12]
 800731c:	9b03      	ldr	r3, [sp, #12]
 800731e:	4298      	cmp	r0, r3
 8007320:	bfb8      	it	lt
 8007322:	4618      	movlt	r0, r3
 8007324:	e7a4      	b.n	8007270 <_printf_i+0x168>
 8007326:	2301      	movs	r3, #1
 8007328:	4632      	mov	r2, r6
 800732a:	4649      	mov	r1, r9
 800732c:	4640      	mov	r0, r8
 800732e:	47d0      	blx	sl
 8007330:	3001      	adds	r0, #1
 8007332:	d09b      	beq.n	800726c <_printf_i+0x164>
 8007334:	3501      	adds	r5, #1
 8007336:	68e3      	ldr	r3, [r4, #12]
 8007338:	9903      	ldr	r1, [sp, #12]
 800733a:	1a5b      	subs	r3, r3, r1
 800733c:	42ab      	cmp	r3, r5
 800733e:	dcf2      	bgt.n	8007326 <_printf_i+0x21e>
 8007340:	e7eb      	b.n	800731a <_printf_i+0x212>
 8007342:	2500      	movs	r5, #0
 8007344:	f104 0619 	add.w	r6, r4, #25
 8007348:	e7f5      	b.n	8007336 <_printf_i+0x22e>
 800734a:	bf00      	nop
 800734c:	0800980e 	.word	0x0800980e
 8007350:	0800981f 	.word	0x0800981f

08007354 <_sbrk_r>:
 8007354:	b538      	push	{r3, r4, r5, lr}
 8007356:	4d06      	ldr	r5, [pc, #24]	; (8007370 <_sbrk_r+0x1c>)
 8007358:	2300      	movs	r3, #0
 800735a:	4604      	mov	r4, r0
 800735c:	4608      	mov	r0, r1
 800735e:	602b      	str	r3, [r5, #0]
 8007360:	f7f9 ff68 	bl	8001234 <_sbrk>
 8007364:	1c43      	adds	r3, r0, #1
 8007366:	d102      	bne.n	800736e <_sbrk_r+0x1a>
 8007368:	682b      	ldr	r3, [r5, #0]
 800736a:	b103      	cbz	r3, 800736e <_sbrk_r+0x1a>
 800736c:	6023      	str	r3, [r4, #0]
 800736e:	bd38      	pop	{r3, r4, r5, pc}
 8007370:	200034bc 	.word	0x200034bc

08007374 <siprintf>:
 8007374:	b40e      	push	{r1, r2, r3}
 8007376:	b500      	push	{lr}
 8007378:	b09c      	sub	sp, #112	; 0x70
 800737a:	ab1d      	add	r3, sp, #116	; 0x74
 800737c:	9002      	str	r0, [sp, #8]
 800737e:	9006      	str	r0, [sp, #24]
 8007380:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007384:	4809      	ldr	r0, [pc, #36]	; (80073ac <siprintf+0x38>)
 8007386:	9107      	str	r1, [sp, #28]
 8007388:	9104      	str	r1, [sp, #16]
 800738a:	4909      	ldr	r1, [pc, #36]	; (80073b0 <siprintf+0x3c>)
 800738c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007390:	9105      	str	r1, [sp, #20]
 8007392:	6800      	ldr	r0, [r0, #0]
 8007394:	9301      	str	r3, [sp, #4]
 8007396:	a902      	add	r1, sp, #8
 8007398:	f001 fa7e 	bl	8008898 <_svfiprintf_r>
 800739c:	9b02      	ldr	r3, [sp, #8]
 800739e:	2200      	movs	r2, #0
 80073a0:	701a      	strb	r2, [r3, #0]
 80073a2:	b01c      	add	sp, #112	; 0x70
 80073a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80073a8:	b003      	add	sp, #12
 80073aa:	4770      	bx	lr
 80073ac:	20000010 	.word	0x20000010
 80073b0:	ffff0208 	.word	0xffff0208

080073b4 <quorem>:
 80073b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b8:	6903      	ldr	r3, [r0, #16]
 80073ba:	690c      	ldr	r4, [r1, #16]
 80073bc:	42a3      	cmp	r3, r4
 80073be:	4607      	mov	r7, r0
 80073c0:	f2c0 8081 	blt.w	80074c6 <quorem+0x112>
 80073c4:	3c01      	subs	r4, #1
 80073c6:	f101 0814 	add.w	r8, r1, #20
 80073ca:	f100 0514 	add.w	r5, r0, #20
 80073ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073d2:	9301      	str	r3, [sp, #4]
 80073d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073dc:	3301      	adds	r3, #1
 80073de:	429a      	cmp	r2, r3
 80073e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80073e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80073ec:	d331      	bcc.n	8007452 <quorem+0x9e>
 80073ee:	f04f 0e00 	mov.w	lr, #0
 80073f2:	4640      	mov	r0, r8
 80073f4:	46ac      	mov	ip, r5
 80073f6:	46f2      	mov	sl, lr
 80073f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80073fc:	b293      	uxth	r3, r2
 80073fe:	fb06 e303 	mla	r3, r6, r3, lr
 8007402:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007406:	b29b      	uxth	r3, r3
 8007408:	ebaa 0303 	sub.w	r3, sl, r3
 800740c:	0c12      	lsrs	r2, r2, #16
 800740e:	f8dc a000 	ldr.w	sl, [ip]
 8007412:	fb06 e202 	mla	r2, r6, r2, lr
 8007416:	fa13 f38a 	uxtah	r3, r3, sl
 800741a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800741e:	fa1f fa82 	uxth.w	sl, r2
 8007422:	f8dc 2000 	ldr.w	r2, [ip]
 8007426:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800742a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800742e:	b29b      	uxth	r3, r3
 8007430:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007434:	4581      	cmp	r9, r0
 8007436:	f84c 3b04 	str.w	r3, [ip], #4
 800743a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800743e:	d2db      	bcs.n	80073f8 <quorem+0x44>
 8007440:	f855 300b 	ldr.w	r3, [r5, fp]
 8007444:	b92b      	cbnz	r3, 8007452 <quorem+0x9e>
 8007446:	9b01      	ldr	r3, [sp, #4]
 8007448:	3b04      	subs	r3, #4
 800744a:	429d      	cmp	r5, r3
 800744c:	461a      	mov	r2, r3
 800744e:	d32e      	bcc.n	80074ae <quorem+0xfa>
 8007450:	613c      	str	r4, [r7, #16]
 8007452:	4638      	mov	r0, r7
 8007454:	f001 f8b6 	bl	80085c4 <__mcmp>
 8007458:	2800      	cmp	r0, #0
 800745a:	db24      	blt.n	80074a6 <quorem+0xf2>
 800745c:	3601      	adds	r6, #1
 800745e:	4628      	mov	r0, r5
 8007460:	f04f 0c00 	mov.w	ip, #0
 8007464:	f858 2b04 	ldr.w	r2, [r8], #4
 8007468:	f8d0 e000 	ldr.w	lr, [r0]
 800746c:	b293      	uxth	r3, r2
 800746e:	ebac 0303 	sub.w	r3, ip, r3
 8007472:	0c12      	lsrs	r2, r2, #16
 8007474:	fa13 f38e 	uxtah	r3, r3, lr
 8007478:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800747c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007480:	b29b      	uxth	r3, r3
 8007482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007486:	45c1      	cmp	r9, r8
 8007488:	f840 3b04 	str.w	r3, [r0], #4
 800748c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007490:	d2e8      	bcs.n	8007464 <quorem+0xb0>
 8007492:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007496:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800749a:	b922      	cbnz	r2, 80074a6 <quorem+0xf2>
 800749c:	3b04      	subs	r3, #4
 800749e:	429d      	cmp	r5, r3
 80074a0:	461a      	mov	r2, r3
 80074a2:	d30a      	bcc.n	80074ba <quorem+0x106>
 80074a4:	613c      	str	r4, [r7, #16]
 80074a6:	4630      	mov	r0, r6
 80074a8:	b003      	add	sp, #12
 80074aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ae:	6812      	ldr	r2, [r2, #0]
 80074b0:	3b04      	subs	r3, #4
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	d1cc      	bne.n	8007450 <quorem+0x9c>
 80074b6:	3c01      	subs	r4, #1
 80074b8:	e7c7      	b.n	800744a <quorem+0x96>
 80074ba:	6812      	ldr	r2, [r2, #0]
 80074bc:	3b04      	subs	r3, #4
 80074be:	2a00      	cmp	r2, #0
 80074c0:	d1f0      	bne.n	80074a4 <quorem+0xf0>
 80074c2:	3c01      	subs	r4, #1
 80074c4:	e7eb      	b.n	800749e <quorem+0xea>
 80074c6:	2000      	movs	r0, #0
 80074c8:	e7ee      	b.n	80074a8 <quorem+0xf4>
 80074ca:	0000      	movs	r0, r0
 80074cc:	0000      	movs	r0, r0
	...

080074d0 <_dtoa_r>:
 80074d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d4:	ed2d 8b02 	vpush	{d8}
 80074d8:	ec57 6b10 	vmov	r6, r7, d0
 80074dc:	b095      	sub	sp, #84	; 0x54
 80074de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80074e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80074e4:	9105      	str	r1, [sp, #20]
 80074e6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80074ea:	4604      	mov	r4, r0
 80074ec:	9209      	str	r2, [sp, #36]	; 0x24
 80074ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80074f0:	b975      	cbnz	r5, 8007510 <_dtoa_r+0x40>
 80074f2:	2010      	movs	r0, #16
 80074f4:	f7ff f9fc 	bl	80068f0 <malloc>
 80074f8:	4602      	mov	r2, r0
 80074fa:	6260      	str	r0, [r4, #36]	; 0x24
 80074fc:	b920      	cbnz	r0, 8007508 <_dtoa_r+0x38>
 80074fe:	4bb2      	ldr	r3, [pc, #712]	; (80077c8 <_dtoa_r+0x2f8>)
 8007500:	21ea      	movs	r1, #234	; 0xea
 8007502:	48b2      	ldr	r0, [pc, #712]	; (80077cc <_dtoa_r+0x2fc>)
 8007504:	f001 fac8 	bl	8008a98 <__assert_func>
 8007508:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800750c:	6005      	str	r5, [r0, #0]
 800750e:	60c5      	str	r5, [r0, #12]
 8007510:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007512:	6819      	ldr	r1, [r3, #0]
 8007514:	b151      	cbz	r1, 800752c <_dtoa_r+0x5c>
 8007516:	685a      	ldr	r2, [r3, #4]
 8007518:	604a      	str	r2, [r1, #4]
 800751a:	2301      	movs	r3, #1
 800751c:	4093      	lsls	r3, r2
 800751e:	608b      	str	r3, [r1, #8]
 8007520:	4620      	mov	r0, r4
 8007522:	f000 fe11 	bl	8008148 <_Bfree>
 8007526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007528:	2200      	movs	r2, #0
 800752a:	601a      	str	r2, [r3, #0]
 800752c:	1e3b      	subs	r3, r7, #0
 800752e:	bfb9      	ittee	lt
 8007530:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007534:	9303      	strlt	r3, [sp, #12]
 8007536:	2300      	movge	r3, #0
 8007538:	f8c8 3000 	strge.w	r3, [r8]
 800753c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007540:	4ba3      	ldr	r3, [pc, #652]	; (80077d0 <_dtoa_r+0x300>)
 8007542:	bfbc      	itt	lt
 8007544:	2201      	movlt	r2, #1
 8007546:	f8c8 2000 	strlt.w	r2, [r8]
 800754a:	ea33 0309 	bics.w	r3, r3, r9
 800754e:	d11b      	bne.n	8007588 <_dtoa_r+0xb8>
 8007550:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007552:	f242 730f 	movw	r3, #9999	; 0x270f
 8007556:	6013      	str	r3, [r2, #0]
 8007558:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800755c:	4333      	orrs	r3, r6
 800755e:	f000 857a 	beq.w	8008056 <_dtoa_r+0xb86>
 8007562:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007564:	b963      	cbnz	r3, 8007580 <_dtoa_r+0xb0>
 8007566:	4b9b      	ldr	r3, [pc, #620]	; (80077d4 <_dtoa_r+0x304>)
 8007568:	e024      	b.n	80075b4 <_dtoa_r+0xe4>
 800756a:	4b9b      	ldr	r3, [pc, #620]	; (80077d8 <_dtoa_r+0x308>)
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	3308      	adds	r3, #8
 8007570:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007572:	6013      	str	r3, [r2, #0]
 8007574:	9800      	ldr	r0, [sp, #0]
 8007576:	b015      	add	sp, #84	; 0x54
 8007578:	ecbd 8b02 	vpop	{d8}
 800757c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007580:	4b94      	ldr	r3, [pc, #592]	; (80077d4 <_dtoa_r+0x304>)
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	3303      	adds	r3, #3
 8007586:	e7f3      	b.n	8007570 <_dtoa_r+0xa0>
 8007588:	ed9d 7b02 	vldr	d7, [sp, #8]
 800758c:	2200      	movs	r2, #0
 800758e:	ec51 0b17 	vmov	r0, r1, d7
 8007592:	2300      	movs	r3, #0
 8007594:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007598:	f7f9 fa9e 	bl	8000ad8 <__aeabi_dcmpeq>
 800759c:	4680      	mov	r8, r0
 800759e:	b158      	cbz	r0, 80075b8 <_dtoa_r+0xe8>
 80075a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80075a2:	2301      	movs	r3, #1
 80075a4:	6013      	str	r3, [r2, #0]
 80075a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	f000 8551 	beq.w	8008050 <_dtoa_r+0xb80>
 80075ae:	488b      	ldr	r0, [pc, #556]	; (80077dc <_dtoa_r+0x30c>)
 80075b0:	6018      	str	r0, [r3, #0]
 80075b2:	1e43      	subs	r3, r0, #1
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	e7dd      	b.n	8007574 <_dtoa_r+0xa4>
 80075b8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80075bc:	aa12      	add	r2, sp, #72	; 0x48
 80075be:	a913      	add	r1, sp, #76	; 0x4c
 80075c0:	4620      	mov	r0, r4
 80075c2:	f001 f8a3 	bl	800870c <__d2b>
 80075c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80075ca:	4683      	mov	fp, r0
 80075cc:	2d00      	cmp	r5, #0
 80075ce:	d07c      	beq.n	80076ca <_dtoa_r+0x1fa>
 80075d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075d2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80075d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075da:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80075de:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80075e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80075e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80075ea:	4b7d      	ldr	r3, [pc, #500]	; (80077e0 <_dtoa_r+0x310>)
 80075ec:	2200      	movs	r2, #0
 80075ee:	4630      	mov	r0, r6
 80075f0:	4639      	mov	r1, r7
 80075f2:	f7f8 fe51 	bl	8000298 <__aeabi_dsub>
 80075f6:	a36e      	add	r3, pc, #440	; (adr r3, 80077b0 <_dtoa_r+0x2e0>)
 80075f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fc:	f7f9 f804 	bl	8000608 <__aeabi_dmul>
 8007600:	a36d      	add	r3, pc, #436	; (adr r3, 80077b8 <_dtoa_r+0x2e8>)
 8007602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007606:	f7f8 fe49 	bl	800029c <__adddf3>
 800760a:	4606      	mov	r6, r0
 800760c:	4628      	mov	r0, r5
 800760e:	460f      	mov	r7, r1
 8007610:	f7f8 ff90 	bl	8000534 <__aeabi_i2d>
 8007614:	a36a      	add	r3, pc, #424	; (adr r3, 80077c0 <_dtoa_r+0x2f0>)
 8007616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761a:	f7f8 fff5 	bl	8000608 <__aeabi_dmul>
 800761e:	4602      	mov	r2, r0
 8007620:	460b      	mov	r3, r1
 8007622:	4630      	mov	r0, r6
 8007624:	4639      	mov	r1, r7
 8007626:	f7f8 fe39 	bl	800029c <__adddf3>
 800762a:	4606      	mov	r6, r0
 800762c:	460f      	mov	r7, r1
 800762e:	f7f9 fa9b 	bl	8000b68 <__aeabi_d2iz>
 8007632:	2200      	movs	r2, #0
 8007634:	4682      	mov	sl, r0
 8007636:	2300      	movs	r3, #0
 8007638:	4630      	mov	r0, r6
 800763a:	4639      	mov	r1, r7
 800763c:	f7f9 fa56 	bl	8000aec <__aeabi_dcmplt>
 8007640:	b148      	cbz	r0, 8007656 <_dtoa_r+0x186>
 8007642:	4650      	mov	r0, sl
 8007644:	f7f8 ff76 	bl	8000534 <__aeabi_i2d>
 8007648:	4632      	mov	r2, r6
 800764a:	463b      	mov	r3, r7
 800764c:	f7f9 fa44 	bl	8000ad8 <__aeabi_dcmpeq>
 8007650:	b908      	cbnz	r0, 8007656 <_dtoa_r+0x186>
 8007652:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007656:	f1ba 0f16 	cmp.w	sl, #22
 800765a:	d854      	bhi.n	8007706 <_dtoa_r+0x236>
 800765c:	4b61      	ldr	r3, [pc, #388]	; (80077e4 <_dtoa_r+0x314>)
 800765e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007666:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800766a:	f7f9 fa3f 	bl	8000aec <__aeabi_dcmplt>
 800766e:	2800      	cmp	r0, #0
 8007670:	d04b      	beq.n	800770a <_dtoa_r+0x23a>
 8007672:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007676:	2300      	movs	r3, #0
 8007678:	930e      	str	r3, [sp, #56]	; 0x38
 800767a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800767c:	1b5d      	subs	r5, r3, r5
 800767e:	1e6b      	subs	r3, r5, #1
 8007680:	9304      	str	r3, [sp, #16]
 8007682:	bf43      	ittte	mi
 8007684:	2300      	movmi	r3, #0
 8007686:	f1c5 0801 	rsbmi	r8, r5, #1
 800768a:	9304      	strmi	r3, [sp, #16]
 800768c:	f04f 0800 	movpl.w	r8, #0
 8007690:	f1ba 0f00 	cmp.w	sl, #0
 8007694:	db3b      	blt.n	800770e <_dtoa_r+0x23e>
 8007696:	9b04      	ldr	r3, [sp, #16]
 8007698:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800769c:	4453      	add	r3, sl
 800769e:	9304      	str	r3, [sp, #16]
 80076a0:	2300      	movs	r3, #0
 80076a2:	9306      	str	r3, [sp, #24]
 80076a4:	9b05      	ldr	r3, [sp, #20]
 80076a6:	2b09      	cmp	r3, #9
 80076a8:	d869      	bhi.n	800777e <_dtoa_r+0x2ae>
 80076aa:	2b05      	cmp	r3, #5
 80076ac:	bfc4      	itt	gt
 80076ae:	3b04      	subgt	r3, #4
 80076b0:	9305      	strgt	r3, [sp, #20]
 80076b2:	9b05      	ldr	r3, [sp, #20]
 80076b4:	f1a3 0302 	sub.w	r3, r3, #2
 80076b8:	bfcc      	ite	gt
 80076ba:	2500      	movgt	r5, #0
 80076bc:	2501      	movle	r5, #1
 80076be:	2b03      	cmp	r3, #3
 80076c0:	d869      	bhi.n	8007796 <_dtoa_r+0x2c6>
 80076c2:	e8df f003 	tbb	[pc, r3]
 80076c6:	4e2c      	.short	0x4e2c
 80076c8:	5a4c      	.short	0x5a4c
 80076ca:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80076ce:	441d      	add	r5, r3
 80076d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80076d4:	2b20      	cmp	r3, #32
 80076d6:	bfc1      	itttt	gt
 80076d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80076dc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80076e0:	fa09 f303 	lslgt.w	r3, r9, r3
 80076e4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80076e8:	bfda      	itte	le
 80076ea:	f1c3 0320 	rsble	r3, r3, #32
 80076ee:	fa06 f003 	lslle.w	r0, r6, r3
 80076f2:	4318      	orrgt	r0, r3
 80076f4:	f7f8 ff0e 	bl	8000514 <__aeabi_ui2d>
 80076f8:	2301      	movs	r3, #1
 80076fa:	4606      	mov	r6, r0
 80076fc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007700:	3d01      	subs	r5, #1
 8007702:	9310      	str	r3, [sp, #64]	; 0x40
 8007704:	e771      	b.n	80075ea <_dtoa_r+0x11a>
 8007706:	2301      	movs	r3, #1
 8007708:	e7b6      	b.n	8007678 <_dtoa_r+0x1a8>
 800770a:	900e      	str	r0, [sp, #56]	; 0x38
 800770c:	e7b5      	b.n	800767a <_dtoa_r+0x1aa>
 800770e:	f1ca 0300 	rsb	r3, sl, #0
 8007712:	9306      	str	r3, [sp, #24]
 8007714:	2300      	movs	r3, #0
 8007716:	eba8 080a 	sub.w	r8, r8, sl
 800771a:	930d      	str	r3, [sp, #52]	; 0x34
 800771c:	e7c2      	b.n	80076a4 <_dtoa_r+0x1d4>
 800771e:	2300      	movs	r3, #0
 8007720:	9308      	str	r3, [sp, #32]
 8007722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007724:	2b00      	cmp	r3, #0
 8007726:	dc39      	bgt.n	800779c <_dtoa_r+0x2cc>
 8007728:	f04f 0901 	mov.w	r9, #1
 800772c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007730:	464b      	mov	r3, r9
 8007732:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007736:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007738:	2200      	movs	r2, #0
 800773a:	6042      	str	r2, [r0, #4]
 800773c:	2204      	movs	r2, #4
 800773e:	f102 0614 	add.w	r6, r2, #20
 8007742:	429e      	cmp	r6, r3
 8007744:	6841      	ldr	r1, [r0, #4]
 8007746:	d92f      	bls.n	80077a8 <_dtoa_r+0x2d8>
 8007748:	4620      	mov	r0, r4
 800774a:	f000 fcbd 	bl	80080c8 <_Balloc>
 800774e:	9000      	str	r0, [sp, #0]
 8007750:	2800      	cmp	r0, #0
 8007752:	d14b      	bne.n	80077ec <_dtoa_r+0x31c>
 8007754:	4b24      	ldr	r3, [pc, #144]	; (80077e8 <_dtoa_r+0x318>)
 8007756:	4602      	mov	r2, r0
 8007758:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800775c:	e6d1      	b.n	8007502 <_dtoa_r+0x32>
 800775e:	2301      	movs	r3, #1
 8007760:	e7de      	b.n	8007720 <_dtoa_r+0x250>
 8007762:	2300      	movs	r3, #0
 8007764:	9308      	str	r3, [sp, #32]
 8007766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007768:	eb0a 0903 	add.w	r9, sl, r3
 800776c:	f109 0301 	add.w	r3, r9, #1
 8007770:	2b01      	cmp	r3, #1
 8007772:	9301      	str	r3, [sp, #4]
 8007774:	bfb8      	it	lt
 8007776:	2301      	movlt	r3, #1
 8007778:	e7dd      	b.n	8007736 <_dtoa_r+0x266>
 800777a:	2301      	movs	r3, #1
 800777c:	e7f2      	b.n	8007764 <_dtoa_r+0x294>
 800777e:	2501      	movs	r5, #1
 8007780:	2300      	movs	r3, #0
 8007782:	9305      	str	r3, [sp, #20]
 8007784:	9508      	str	r5, [sp, #32]
 8007786:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800778a:	2200      	movs	r2, #0
 800778c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007790:	2312      	movs	r3, #18
 8007792:	9209      	str	r2, [sp, #36]	; 0x24
 8007794:	e7cf      	b.n	8007736 <_dtoa_r+0x266>
 8007796:	2301      	movs	r3, #1
 8007798:	9308      	str	r3, [sp, #32]
 800779a:	e7f4      	b.n	8007786 <_dtoa_r+0x2b6>
 800779c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80077a0:	f8cd 9004 	str.w	r9, [sp, #4]
 80077a4:	464b      	mov	r3, r9
 80077a6:	e7c6      	b.n	8007736 <_dtoa_r+0x266>
 80077a8:	3101      	adds	r1, #1
 80077aa:	6041      	str	r1, [r0, #4]
 80077ac:	0052      	lsls	r2, r2, #1
 80077ae:	e7c6      	b.n	800773e <_dtoa_r+0x26e>
 80077b0:	636f4361 	.word	0x636f4361
 80077b4:	3fd287a7 	.word	0x3fd287a7
 80077b8:	8b60c8b3 	.word	0x8b60c8b3
 80077bc:	3fc68a28 	.word	0x3fc68a28
 80077c0:	509f79fb 	.word	0x509f79fb
 80077c4:	3fd34413 	.word	0x3fd34413
 80077c8:	0800983d 	.word	0x0800983d
 80077cc:	08009854 	.word	0x08009854
 80077d0:	7ff00000 	.word	0x7ff00000
 80077d4:	08009839 	.word	0x08009839
 80077d8:	08009830 	.word	0x08009830
 80077dc:	0800980d 	.word	0x0800980d
 80077e0:	3ff80000 	.word	0x3ff80000
 80077e4:	08009950 	.word	0x08009950
 80077e8:	080098b3 	.word	0x080098b3
 80077ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077ee:	9a00      	ldr	r2, [sp, #0]
 80077f0:	601a      	str	r2, [r3, #0]
 80077f2:	9b01      	ldr	r3, [sp, #4]
 80077f4:	2b0e      	cmp	r3, #14
 80077f6:	f200 80ad 	bhi.w	8007954 <_dtoa_r+0x484>
 80077fa:	2d00      	cmp	r5, #0
 80077fc:	f000 80aa 	beq.w	8007954 <_dtoa_r+0x484>
 8007800:	f1ba 0f00 	cmp.w	sl, #0
 8007804:	dd36      	ble.n	8007874 <_dtoa_r+0x3a4>
 8007806:	4ac3      	ldr	r2, [pc, #780]	; (8007b14 <_dtoa_r+0x644>)
 8007808:	f00a 030f 	and.w	r3, sl, #15
 800780c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007810:	ed93 7b00 	vldr	d7, [r3]
 8007814:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007818:	ea4f 172a 	mov.w	r7, sl, asr #4
 800781c:	eeb0 8a47 	vmov.f32	s16, s14
 8007820:	eef0 8a67 	vmov.f32	s17, s15
 8007824:	d016      	beq.n	8007854 <_dtoa_r+0x384>
 8007826:	4bbc      	ldr	r3, [pc, #752]	; (8007b18 <_dtoa_r+0x648>)
 8007828:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800782c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007830:	f7f9 f814 	bl	800085c <__aeabi_ddiv>
 8007834:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007838:	f007 070f 	and.w	r7, r7, #15
 800783c:	2503      	movs	r5, #3
 800783e:	4eb6      	ldr	r6, [pc, #728]	; (8007b18 <_dtoa_r+0x648>)
 8007840:	b957      	cbnz	r7, 8007858 <_dtoa_r+0x388>
 8007842:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007846:	ec53 2b18 	vmov	r2, r3, d8
 800784a:	f7f9 f807 	bl	800085c <__aeabi_ddiv>
 800784e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007852:	e029      	b.n	80078a8 <_dtoa_r+0x3d8>
 8007854:	2502      	movs	r5, #2
 8007856:	e7f2      	b.n	800783e <_dtoa_r+0x36e>
 8007858:	07f9      	lsls	r1, r7, #31
 800785a:	d508      	bpl.n	800786e <_dtoa_r+0x39e>
 800785c:	ec51 0b18 	vmov	r0, r1, d8
 8007860:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007864:	f7f8 fed0 	bl	8000608 <__aeabi_dmul>
 8007868:	ec41 0b18 	vmov	d8, r0, r1
 800786c:	3501      	adds	r5, #1
 800786e:	107f      	asrs	r7, r7, #1
 8007870:	3608      	adds	r6, #8
 8007872:	e7e5      	b.n	8007840 <_dtoa_r+0x370>
 8007874:	f000 80a6 	beq.w	80079c4 <_dtoa_r+0x4f4>
 8007878:	f1ca 0600 	rsb	r6, sl, #0
 800787c:	4ba5      	ldr	r3, [pc, #660]	; (8007b14 <_dtoa_r+0x644>)
 800787e:	4fa6      	ldr	r7, [pc, #664]	; (8007b18 <_dtoa_r+0x648>)
 8007880:	f006 020f 	and.w	r2, r6, #15
 8007884:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007890:	f7f8 feba 	bl	8000608 <__aeabi_dmul>
 8007894:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007898:	1136      	asrs	r6, r6, #4
 800789a:	2300      	movs	r3, #0
 800789c:	2502      	movs	r5, #2
 800789e:	2e00      	cmp	r6, #0
 80078a0:	f040 8085 	bne.w	80079ae <_dtoa_r+0x4de>
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1d2      	bne.n	800784e <_dtoa_r+0x37e>
 80078a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	f000 808c 	beq.w	80079c8 <_dtoa_r+0x4f8>
 80078b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80078b4:	4b99      	ldr	r3, [pc, #612]	; (8007b1c <_dtoa_r+0x64c>)
 80078b6:	2200      	movs	r2, #0
 80078b8:	4630      	mov	r0, r6
 80078ba:	4639      	mov	r1, r7
 80078bc:	f7f9 f916 	bl	8000aec <__aeabi_dcmplt>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	f000 8081 	beq.w	80079c8 <_dtoa_r+0x4f8>
 80078c6:	9b01      	ldr	r3, [sp, #4]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d07d      	beq.n	80079c8 <_dtoa_r+0x4f8>
 80078cc:	f1b9 0f00 	cmp.w	r9, #0
 80078d0:	dd3c      	ble.n	800794c <_dtoa_r+0x47c>
 80078d2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80078d6:	9307      	str	r3, [sp, #28]
 80078d8:	2200      	movs	r2, #0
 80078da:	4b91      	ldr	r3, [pc, #580]	; (8007b20 <_dtoa_r+0x650>)
 80078dc:	4630      	mov	r0, r6
 80078de:	4639      	mov	r1, r7
 80078e0:	f7f8 fe92 	bl	8000608 <__aeabi_dmul>
 80078e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078e8:	3501      	adds	r5, #1
 80078ea:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80078ee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80078f2:	4628      	mov	r0, r5
 80078f4:	f7f8 fe1e 	bl	8000534 <__aeabi_i2d>
 80078f8:	4632      	mov	r2, r6
 80078fa:	463b      	mov	r3, r7
 80078fc:	f7f8 fe84 	bl	8000608 <__aeabi_dmul>
 8007900:	4b88      	ldr	r3, [pc, #544]	; (8007b24 <_dtoa_r+0x654>)
 8007902:	2200      	movs	r2, #0
 8007904:	f7f8 fcca 	bl	800029c <__adddf3>
 8007908:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800790c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007910:	9303      	str	r3, [sp, #12]
 8007912:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007914:	2b00      	cmp	r3, #0
 8007916:	d15c      	bne.n	80079d2 <_dtoa_r+0x502>
 8007918:	4b83      	ldr	r3, [pc, #524]	; (8007b28 <_dtoa_r+0x658>)
 800791a:	2200      	movs	r2, #0
 800791c:	4630      	mov	r0, r6
 800791e:	4639      	mov	r1, r7
 8007920:	f7f8 fcba 	bl	8000298 <__aeabi_dsub>
 8007924:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007928:	4606      	mov	r6, r0
 800792a:	460f      	mov	r7, r1
 800792c:	f7f9 f8fc 	bl	8000b28 <__aeabi_dcmpgt>
 8007930:	2800      	cmp	r0, #0
 8007932:	f040 8296 	bne.w	8007e62 <_dtoa_r+0x992>
 8007936:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800793a:	4630      	mov	r0, r6
 800793c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007940:	4639      	mov	r1, r7
 8007942:	f7f9 f8d3 	bl	8000aec <__aeabi_dcmplt>
 8007946:	2800      	cmp	r0, #0
 8007948:	f040 8288 	bne.w	8007e5c <_dtoa_r+0x98c>
 800794c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007950:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007954:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007956:	2b00      	cmp	r3, #0
 8007958:	f2c0 8158 	blt.w	8007c0c <_dtoa_r+0x73c>
 800795c:	f1ba 0f0e 	cmp.w	sl, #14
 8007960:	f300 8154 	bgt.w	8007c0c <_dtoa_r+0x73c>
 8007964:	4b6b      	ldr	r3, [pc, #428]	; (8007b14 <_dtoa_r+0x644>)
 8007966:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800796a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800796e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007970:	2b00      	cmp	r3, #0
 8007972:	f280 80e3 	bge.w	8007b3c <_dtoa_r+0x66c>
 8007976:	9b01      	ldr	r3, [sp, #4]
 8007978:	2b00      	cmp	r3, #0
 800797a:	f300 80df 	bgt.w	8007b3c <_dtoa_r+0x66c>
 800797e:	f040 826d 	bne.w	8007e5c <_dtoa_r+0x98c>
 8007982:	4b69      	ldr	r3, [pc, #420]	; (8007b28 <_dtoa_r+0x658>)
 8007984:	2200      	movs	r2, #0
 8007986:	4640      	mov	r0, r8
 8007988:	4649      	mov	r1, r9
 800798a:	f7f8 fe3d 	bl	8000608 <__aeabi_dmul>
 800798e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007992:	f7f9 f8bf 	bl	8000b14 <__aeabi_dcmpge>
 8007996:	9e01      	ldr	r6, [sp, #4]
 8007998:	4637      	mov	r7, r6
 800799a:	2800      	cmp	r0, #0
 800799c:	f040 8243 	bne.w	8007e26 <_dtoa_r+0x956>
 80079a0:	9d00      	ldr	r5, [sp, #0]
 80079a2:	2331      	movs	r3, #49	; 0x31
 80079a4:	f805 3b01 	strb.w	r3, [r5], #1
 80079a8:	f10a 0a01 	add.w	sl, sl, #1
 80079ac:	e23f      	b.n	8007e2e <_dtoa_r+0x95e>
 80079ae:	07f2      	lsls	r2, r6, #31
 80079b0:	d505      	bpl.n	80079be <_dtoa_r+0x4ee>
 80079b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079b6:	f7f8 fe27 	bl	8000608 <__aeabi_dmul>
 80079ba:	3501      	adds	r5, #1
 80079bc:	2301      	movs	r3, #1
 80079be:	1076      	asrs	r6, r6, #1
 80079c0:	3708      	adds	r7, #8
 80079c2:	e76c      	b.n	800789e <_dtoa_r+0x3ce>
 80079c4:	2502      	movs	r5, #2
 80079c6:	e76f      	b.n	80078a8 <_dtoa_r+0x3d8>
 80079c8:	9b01      	ldr	r3, [sp, #4]
 80079ca:	f8cd a01c 	str.w	sl, [sp, #28]
 80079ce:	930c      	str	r3, [sp, #48]	; 0x30
 80079d0:	e78d      	b.n	80078ee <_dtoa_r+0x41e>
 80079d2:	9900      	ldr	r1, [sp, #0]
 80079d4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80079d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079d8:	4b4e      	ldr	r3, [pc, #312]	; (8007b14 <_dtoa_r+0x644>)
 80079da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80079de:	4401      	add	r1, r0
 80079e0:	9102      	str	r1, [sp, #8]
 80079e2:	9908      	ldr	r1, [sp, #32]
 80079e4:	eeb0 8a47 	vmov.f32	s16, s14
 80079e8:	eef0 8a67 	vmov.f32	s17, s15
 80079ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079f4:	2900      	cmp	r1, #0
 80079f6:	d045      	beq.n	8007a84 <_dtoa_r+0x5b4>
 80079f8:	494c      	ldr	r1, [pc, #304]	; (8007b2c <_dtoa_r+0x65c>)
 80079fa:	2000      	movs	r0, #0
 80079fc:	f7f8 ff2e 	bl	800085c <__aeabi_ddiv>
 8007a00:	ec53 2b18 	vmov	r2, r3, d8
 8007a04:	f7f8 fc48 	bl	8000298 <__aeabi_dsub>
 8007a08:	9d00      	ldr	r5, [sp, #0]
 8007a0a:	ec41 0b18 	vmov	d8, r0, r1
 8007a0e:	4639      	mov	r1, r7
 8007a10:	4630      	mov	r0, r6
 8007a12:	f7f9 f8a9 	bl	8000b68 <__aeabi_d2iz>
 8007a16:	900c      	str	r0, [sp, #48]	; 0x30
 8007a18:	f7f8 fd8c 	bl	8000534 <__aeabi_i2d>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	460b      	mov	r3, r1
 8007a20:	4630      	mov	r0, r6
 8007a22:	4639      	mov	r1, r7
 8007a24:	f7f8 fc38 	bl	8000298 <__aeabi_dsub>
 8007a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a2a:	3330      	adds	r3, #48	; 0x30
 8007a2c:	f805 3b01 	strb.w	r3, [r5], #1
 8007a30:	ec53 2b18 	vmov	r2, r3, d8
 8007a34:	4606      	mov	r6, r0
 8007a36:	460f      	mov	r7, r1
 8007a38:	f7f9 f858 	bl	8000aec <__aeabi_dcmplt>
 8007a3c:	2800      	cmp	r0, #0
 8007a3e:	d165      	bne.n	8007b0c <_dtoa_r+0x63c>
 8007a40:	4632      	mov	r2, r6
 8007a42:	463b      	mov	r3, r7
 8007a44:	4935      	ldr	r1, [pc, #212]	; (8007b1c <_dtoa_r+0x64c>)
 8007a46:	2000      	movs	r0, #0
 8007a48:	f7f8 fc26 	bl	8000298 <__aeabi_dsub>
 8007a4c:	ec53 2b18 	vmov	r2, r3, d8
 8007a50:	f7f9 f84c 	bl	8000aec <__aeabi_dcmplt>
 8007a54:	2800      	cmp	r0, #0
 8007a56:	f040 80b9 	bne.w	8007bcc <_dtoa_r+0x6fc>
 8007a5a:	9b02      	ldr	r3, [sp, #8]
 8007a5c:	429d      	cmp	r5, r3
 8007a5e:	f43f af75 	beq.w	800794c <_dtoa_r+0x47c>
 8007a62:	4b2f      	ldr	r3, [pc, #188]	; (8007b20 <_dtoa_r+0x650>)
 8007a64:	ec51 0b18 	vmov	r0, r1, d8
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f7f8 fdcd 	bl	8000608 <__aeabi_dmul>
 8007a6e:	4b2c      	ldr	r3, [pc, #176]	; (8007b20 <_dtoa_r+0x650>)
 8007a70:	ec41 0b18 	vmov	d8, r0, r1
 8007a74:	2200      	movs	r2, #0
 8007a76:	4630      	mov	r0, r6
 8007a78:	4639      	mov	r1, r7
 8007a7a:	f7f8 fdc5 	bl	8000608 <__aeabi_dmul>
 8007a7e:	4606      	mov	r6, r0
 8007a80:	460f      	mov	r7, r1
 8007a82:	e7c4      	b.n	8007a0e <_dtoa_r+0x53e>
 8007a84:	ec51 0b17 	vmov	r0, r1, d7
 8007a88:	f7f8 fdbe 	bl	8000608 <__aeabi_dmul>
 8007a8c:	9b02      	ldr	r3, [sp, #8]
 8007a8e:	9d00      	ldr	r5, [sp, #0]
 8007a90:	930c      	str	r3, [sp, #48]	; 0x30
 8007a92:	ec41 0b18 	vmov	d8, r0, r1
 8007a96:	4639      	mov	r1, r7
 8007a98:	4630      	mov	r0, r6
 8007a9a:	f7f9 f865 	bl	8000b68 <__aeabi_d2iz>
 8007a9e:	9011      	str	r0, [sp, #68]	; 0x44
 8007aa0:	f7f8 fd48 	bl	8000534 <__aeabi_i2d>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	460b      	mov	r3, r1
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	4639      	mov	r1, r7
 8007aac:	f7f8 fbf4 	bl	8000298 <__aeabi_dsub>
 8007ab0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ab2:	3330      	adds	r3, #48	; 0x30
 8007ab4:	f805 3b01 	strb.w	r3, [r5], #1
 8007ab8:	9b02      	ldr	r3, [sp, #8]
 8007aba:	429d      	cmp	r5, r3
 8007abc:	4606      	mov	r6, r0
 8007abe:	460f      	mov	r7, r1
 8007ac0:	f04f 0200 	mov.w	r2, #0
 8007ac4:	d134      	bne.n	8007b30 <_dtoa_r+0x660>
 8007ac6:	4b19      	ldr	r3, [pc, #100]	; (8007b2c <_dtoa_r+0x65c>)
 8007ac8:	ec51 0b18 	vmov	r0, r1, d8
 8007acc:	f7f8 fbe6 	bl	800029c <__adddf3>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	460b      	mov	r3, r1
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	4639      	mov	r1, r7
 8007ad8:	f7f9 f826 	bl	8000b28 <__aeabi_dcmpgt>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	d175      	bne.n	8007bcc <_dtoa_r+0x6fc>
 8007ae0:	ec53 2b18 	vmov	r2, r3, d8
 8007ae4:	4911      	ldr	r1, [pc, #68]	; (8007b2c <_dtoa_r+0x65c>)
 8007ae6:	2000      	movs	r0, #0
 8007ae8:	f7f8 fbd6 	bl	8000298 <__aeabi_dsub>
 8007aec:	4602      	mov	r2, r0
 8007aee:	460b      	mov	r3, r1
 8007af0:	4630      	mov	r0, r6
 8007af2:	4639      	mov	r1, r7
 8007af4:	f7f8 fffa 	bl	8000aec <__aeabi_dcmplt>
 8007af8:	2800      	cmp	r0, #0
 8007afa:	f43f af27 	beq.w	800794c <_dtoa_r+0x47c>
 8007afe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007b00:	1e6b      	subs	r3, r5, #1
 8007b02:	930c      	str	r3, [sp, #48]	; 0x30
 8007b04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b08:	2b30      	cmp	r3, #48	; 0x30
 8007b0a:	d0f8      	beq.n	8007afe <_dtoa_r+0x62e>
 8007b0c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007b10:	e04a      	b.n	8007ba8 <_dtoa_r+0x6d8>
 8007b12:	bf00      	nop
 8007b14:	08009950 	.word	0x08009950
 8007b18:	08009928 	.word	0x08009928
 8007b1c:	3ff00000 	.word	0x3ff00000
 8007b20:	40240000 	.word	0x40240000
 8007b24:	401c0000 	.word	0x401c0000
 8007b28:	40140000 	.word	0x40140000
 8007b2c:	3fe00000 	.word	0x3fe00000
 8007b30:	4baf      	ldr	r3, [pc, #700]	; (8007df0 <_dtoa_r+0x920>)
 8007b32:	f7f8 fd69 	bl	8000608 <__aeabi_dmul>
 8007b36:	4606      	mov	r6, r0
 8007b38:	460f      	mov	r7, r1
 8007b3a:	e7ac      	b.n	8007a96 <_dtoa_r+0x5c6>
 8007b3c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b40:	9d00      	ldr	r5, [sp, #0]
 8007b42:	4642      	mov	r2, r8
 8007b44:	464b      	mov	r3, r9
 8007b46:	4630      	mov	r0, r6
 8007b48:	4639      	mov	r1, r7
 8007b4a:	f7f8 fe87 	bl	800085c <__aeabi_ddiv>
 8007b4e:	f7f9 f80b 	bl	8000b68 <__aeabi_d2iz>
 8007b52:	9002      	str	r0, [sp, #8]
 8007b54:	f7f8 fcee 	bl	8000534 <__aeabi_i2d>
 8007b58:	4642      	mov	r2, r8
 8007b5a:	464b      	mov	r3, r9
 8007b5c:	f7f8 fd54 	bl	8000608 <__aeabi_dmul>
 8007b60:	4602      	mov	r2, r0
 8007b62:	460b      	mov	r3, r1
 8007b64:	4630      	mov	r0, r6
 8007b66:	4639      	mov	r1, r7
 8007b68:	f7f8 fb96 	bl	8000298 <__aeabi_dsub>
 8007b6c:	9e02      	ldr	r6, [sp, #8]
 8007b6e:	9f01      	ldr	r7, [sp, #4]
 8007b70:	3630      	adds	r6, #48	; 0x30
 8007b72:	f805 6b01 	strb.w	r6, [r5], #1
 8007b76:	9e00      	ldr	r6, [sp, #0]
 8007b78:	1bae      	subs	r6, r5, r6
 8007b7a:	42b7      	cmp	r7, r6
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	460b      	mov	r3, r1
 8007b80:	d137      	bne.n	8007bf2 <_dtoa_r+0x722>
 8007b82:	f7f8 fb8b 	bl	800029c <__adddf3>
 8007b86:	4642      	mov	r2, r8
 8007b88:	464b      	mov	r3, r9
 8007b8a:	4606      	mov	r6, r0
 8007b8c:	460f      	mov	r7, r1
 8007b8e:	f7f8 ffcb 	bl	8000b28 <__aeabi_dcmpgt>
 8007b92:	b9c8      	cbnz	r0, 8007bc8 <_dtoa_r+0x6f8>
 8007b94:	4642      	mov	r2, r8
 8007b96:	464b      	mov	r3, r9
 8007b98:	4630      	mov	r0, r6
 8007b9a:	4639      	mov	r1, r7
 8007b9c:	f7f8 ff9c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ba0:	b110      	cbz	r0, 8007ba8 <_dtoa_r+0x6d8>
 8007ba2:	9b02      	ldr	r3, [sp, #8]
 8007ba4:	07d9      	lsls	r1, r3, #31
 8007ba6:	d40f      	bmi.n	8007bc8 <_dtoa_r+0x6f8>
 8007ba8:	4620      	mov	r0, r4
 8007baa:	4659      	mov	r1, fp
 8007bac:	f000 facc 	bl	8008148 <_Bfree>
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	702b      	strb	r3, [r5, #0]
 8007bb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007bb6:	f10a 0001 	add.w	r0, sl, #1
 8007bba:	6018      	str	r0, [r3, #0]
 8007bbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f43f acd8 	beq.w	8007574 <_dtoa_r+0xa4>
 8007bc4:	601d      	str	r5, [r3, #0]
 8007bc6:	e4d5      	b.n	8007574 <_dtoa_r+0xa4>
 8007bc8:	f8cd a01c 	str.w	sl, [sp, #28]
 8007bcc:	462b      	mov	r3, r5
 8007bce:	461d      	mov	r5, r3
 8007bd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bd4:	2a39      	cmp	r2, #57	; 0x39
 8007bd6:	d108      	bne.n	8007bea <_dtoa_r+0x71a>
 8007bd8:	9a00      	ldr	r2, [sp, #0]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d1f7      	bne.n	8007bce <_dtoa_r+0x6fe>
 8007bde:	9a07      	ldr	r2, [sp, #28]
 8007be0:	9900      	ldr	r1, [sp, #0]
 8007be2:	3201      	adds	r2, #1
 8007be4:	9207      	str	r2, [sp, #28]
 8007be6:	2230      	movs	r2, #48	; 0x30
 8007be8:	700a      	strb	r2, [r1, #0]
 8007bea:	781a      	ldrb	r2, [r3, #0]
 8007bec:	3201      	adds	r2, #1
 8007bee:	701a      	strb	r2, [r3, #0]
 8007bf0:	e78c      	b.n	8007b0c <_dtoa_r+0x63c>
 8007bf2:	4b7f      	ldr	r3, [pc, #508]	; (8007df0 <_dtoa_r+0x920>)
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	f7f8 fd07 	bl	8000608 <__aeabi_dmul>
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	4606      	mov	r6, r0
 8007c00:	460f      	mov	r7, r1
 8007c02:	f7f8 ff69 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	d09b      	beq.n	8007b42 <_dtoa_r+0x672>
 8007c0a:	e7cd      	b.n	8007ba8 <_dtoa_r+0x6d8>
 8007c0c:	9a08      	ldr	r2, [sp, #32]
 8007c0e:	2a00      	cmp	r2, #0
 8007c10:	f000 80c4 	beq.w	8007d9c <_dtoa_r+0x8cc>
 8007c14:	9a05      	ldr	r2, [sp, #20]
 8007c16:	2a01      	cmp	r2, #1
 8007c18:	f300 80a8 	bgt.w	8007d6c <_dtoa_r+0x89c>
 8007c1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c1e:	2a00      	cmp	r2, #0
 8007c20:	f000 80a0 	beq.w	8007d64 <_dtoa_r+0x894>
 8007c24:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c28:	9e06      	ldr	r6, [sp, #24]
 8007c2a:	4645      	mov	r5, r8
 8007c2c:	9a04      	ldr	r2, [sp, #16]
 8007c2e:	2101      	movs	r1, #1
 8007c30:	441a      	add	r2, r3
 8007c32:	4620      	mov	r0, r4
 8007c34:	4498      	add	r8, r3
 8007c36:	9204      	str	r2, [sp, #16]
 8007c38:	f000 fb42 	bl	80082c0 <__i2b>
 8007c3c:	4607      	mov	r7, r0
 8007c3e:	2d00      	cmp	r5, #0
 8007c40:	dd0b      	ble.n	8007c5a <_dtoa_r+0x78a>
 8007c42:	9b04      	ldr	r3, [sp, #16]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	dd08      	ble.n	8007c5a <_dtoa_r+0x78a>
 8007c48:	42ab      	cmp	r3, r5
 8007c4a:	9a04      	ldr	r2, [sp, #16]
 8007c4c:	bfa8      	it	ge
 8007c4e:	462b      	movge	r3, r5
 8007c50:	eba8 0803 	sub.w	r8, r8, r3
 8007c54:	1aed      	subs	r5, r5, r3
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	9304      	str	r3, [sp, #16]
 8007c5a:	9b06      	ldr	r3, [sp, #24]
 8007c5c:	b1fb      	cbz	r3, 8007c9e <_dtoa_r+0x7ce>
 8007c5e:	9b08      	ldr	r3, [sp, #32]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f000 809f 	beq.w	8007da4 <_dtoa_r+0x8d4>
 8007c66:	2e00      	cmp	r6, #0
 8007c68:	dd11      	ble.n	8007c8e <_dtoa_r+0x7be>
 8007c6a:	4639      	mov	r1, r7
 8007c6c:	4632      	mov	r2, r6
 8007c6e:	4620      	mov	r0, r4
 8007c70:	f000 fbe2 	bl	8008438 <__pow5mult>
 8007c74:	465a      	mov	r2, fp
 8007c76:	4601      	mov	r1, r0
 8007c78:	4607      	mov	r7, r0
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f000 fb36 	bl	80082ec <__multiply>
 8007c80:	4659      	mov	r1, fp
 8007c82:	9007      	str	r0, [sp, #28]
 8007c84:	4620      	mov	r0, r4
 8007c86:	f000 fa5f 	bl	8008148 <_Bfree>
 8007c8a:	9b07      	ldr	r3, [sp, #28]
 8007c8c:	469b      	mov	fp, r3
 8007c8e:	9b06      	ldr	r3, [sp, #24]
 8007c90:	1b9a      	subs	r2, r3, r6
 8007c92:	d004      	beq.n	8007c9e <_dtoa_r+0x7ce>
 8007c94:	4659      	mov	r1, fp
 8007c96:	4620      	mov	r0, r4
 8007c98:	f000 fbce 	bl	8008438 <__pow5mult>
 8007c9c:	4683      	mov	fp, r0
 8007c9e:	2101      	movs	r1, #1
 8007ca0:	4620      	mov	r0, r4
 8007ca2:	f000 fb0d 	bl	80082c0 <__i2b>
 8007ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	4606      	mov	r6, r0
 8007cac:	dd7c      	ble.n	8007da8 <_dtoa_r+0x8d8>
 8007cae:	461a      	mov	r2, r3
 8007cb0:	4601      	mov	r1, r0
 8007cb2:	4620      	mov	r0, r4
 8007cb4:	f000 fbc0 	bl	8008438 <__pow5mult>
 8007cb8:	9b05      	ldr	r3, [sp, #20]
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	4606      	mov	r6, r0
 8007cbe:	dd76      	ble.n	8007dae <_dtoa_r+0x8de>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	9306      	str	r3, [sp, #24]
 8007cc4:	6933      	ldr	r3, [r6, #16]
 8007cc6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007cca:	6918      	ldr	r0, [r3, #16]
 8007ccc:	f000 faa8 	bl	8008220 <__hi0bits>
 8007cd0:	f1c0 0020 	rsb	r0, r0, #32
 8007cd4:	9b04      	ldr	r3, [sp, #16]
 8007cd6:	4418      	add	r0, r3
 8007cd8:	f010 001f 	ands.w	r0, r0, #31
 8007cdc:	f000 8086 	beq.w	8007dec <_dtoa_r+0x91c>
 8007ce0:	f1c0 0320 	rsb	r3, r0, #32
 8007ce4:	2b04      	cmp	r3, #4
 8007ce6:	dd7f      	ble.n	8007de8 <_dtoa_r+0x918>
 8007ce8:	f1c0 001c 	rsb	r0, r0, #28
 8007cec:	9b04      	ldr	r3, [sp, #16]
 8007cee:	4403      	add	r3, r0
 8007cf0:	4480      	add	r8, r0
 8007cf2:	4405      	add	r5, r0
 8007cf4:	9304      	str	r3, [sp, #16]
 8007cf6:	f1b8 0f00 	cmp.w	r8, #0
 8007cfa:	dd05      	ble.n	8007d08 <_dtoa_r+0x838>
 8007cfc:	4659      	mov	r1, fp
 8007cfe:	4642      	mov	r2, r8
 8007d00:	4620      	mov	r0, r4
 8007d02:	f000 fbf3 	bl	80084ec <__lshift>
 8007d06:	4683      	mov	fp, r0
 8007d08:	9b04      	ldr	r3, [sp, #16]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	dd05      	ble.n	8007d1a <_dtoa_r+0x84a>
 8007d0e:	4631      	mov	r1, r6
 8007d10:	461a      	mov	r2, r3
 8007d12:	4620      	mov	r0, r4
 8007d14:	f000 fbea 	bl	80084ec <__lshift>
 8007d18:	4606      	mov	r6, r0
 8007d1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d069      	beq.n	8007df4 <_dtoa_r+0x924>
 8007d20:	4631      	mov	r1, r6
 8007d22:	4658      	mov	r0, fp
 8007d24:	f000 fc4e 	bl	80085c4 <__mcmp>
 8007d28:	2800      	cmp	r0, #0
 8007d2a:	da63      	bge.n	8007df4 <_dtoa_r+0x924>
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	4659      	mov	r1, fp
 8007d30:	220a      	movs	r2, #10
 8007d32:	4620      	mov	r0, r4
 8007d34:	f000 fa2a 	bl	800818c <__multadd>
 8007d38:	9b08      	ldr	r3, [sp, #32]
 8007d3a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007d3e:	4683      	mov	fp, r0
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	f000 818f 	beq.w	8008064 <_dtoa_r+0xb94>
 8007d46:	4639      	mov	r1, r7
 8007d48:	2300      	movs	r3, #0
 8007d4a:	220a      	movs	r2, #10
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	f000 fa1d 	bl	800818c <__multadd>
 8007d52:	f1b9 0f00 	cmp.w	r9, #0
 8007d56:	4607      	mov	r7, r0
 8007d58:	f300 808e 	bgt.w	8007e78 <_dtoa_r+0x9a8>
 8007d5c:	9b05      	ldr	r3, [sp, #20]
 8007d5e:	2b02      	cmp	r3, #2
 8007d60:	dc50      	bgt.n	8007e04 <_dtoa_r+0x934>
 8007d62:	e089      	b.n	8007e78 <_dtoa_r+0x9a8>
 8007d64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d6a:	e75d      	b.n	8007c28 <_dtoa_r+0x758>
 8007d6c:	9b01      	ldr	r3, [sp, #4]
 8007d6e:	1e5e      	subs	r6, r3, #1
 8007d70:	9b06      	ldr	r3, [sp, #24]
 8007d72:	42b3      	cmp	r3, r6
 8007d74:	bfbf      	itttt	lt
 8007d76:	9b06      	ldrlt	r3, [sp, #24]
 8007d78:	9606      	strlt	r6, [sp, #24]
 8007d7a:	1af2      	sublt	r2, r6, r3
 8007d7c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007d7e:	bfb6      	itet	lt
 8007d80:	189b      	addlt	r3, r3, r2
 8007d82:	1b9e      	subge	r6, r3, r6
 8007d84:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007d86:	9b01      	ldr	r3, [sp, #4]
 8007d88:	bfb8      	it	lt
 8007d8a:	2600      	movlt	r6, #0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	bfb5      	itete	lt
 8007d90:	eba8 0503 	sublt.w	r5, r8, r3
 8007d94:	9b01      	ldrge	r3, [sp, #4]
 8007d96:	2300      	movlt	r3, #0
 8007d98:	4645      	movge	r5, r8
 8007d9a:	e747      	b.n	8007c2c <_dtoa_r+0x75c>
 8007d9c:	9e06      	ldr	r6, [sp, #24]
 8007d9e:	9f08      	ldr	r7, [sp, #32]
 8007da0:	4645      	mov	r5, r8
 8007da2:	e74c      	b.n	8007c3e <_dtoa_r+0x76e>
 8007da4:	9a06      	ldr	r2, [sp, #24]
 8007da6:	e775      	b.n	8007c94 <_dtoa_r+0x7c4>
 8007da8:	9b05      	ldr	r3, [sp, #20]
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	dc18      	bgt.n	8007de0 <_dtoa_r+0x910>
 8007dae:	9b02      	ldr	r3, [sp, #8]
 8007db0:	b9b3      	cbnz	r3, 8007de0 <_dtoa_r+0x910>
 8007db2:	9b03      	ldr	r3, [sp, #12]
 8007db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007db8:	b9a3      	cbnz	r3, 8007de4 <_dtoa_r+0x914>
 8007dba:	9b03      	ldr	r3, [sp, #12]
 8007dbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007dc0:	0d1b      	lsrs	r3, r3, #20
 8007dc2:	051b      	lsls	r3, r3, #20
 8007dc4:	b12b      	cbz	r3, 8007dd2 <_dtoa_r+0x902>
 8007dc6:	9b04      	ldr	r3, [sp, #16]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	9304      	str	r3, [sp, #16]
 8007dcc:	f108 0801 	add.w	r8, r8, #1
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	9306      	str	r3, [sp, #24]
 8007dd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f47f af74 	bne.w	8007cc4 <_dtoa_r+0x7f4>
 8007ddc:	2001      	movs	r0, #1
 8007dde:	e779      	b.n	8007cd4 <_dtoa_r+0x804>
 8007de0:	2300      	movs	r3, #0
 8007de2:	e7f6      	b.n	8007dd2 <_dtoa_r+0x902>
 8007de4:	9b02      	ldr	r3, [sp, #8]
 8007de6:	e7f4      	b.n	8007dd2 <_dtoa_r+0x902>
 8007de8:	d085      	beq.n	8007cf6 <_dtoa_r+0x826>
 8007dea:	4618      	mov	r0, r3
 8007dec:	301c      	adds	r0, #28
 8007dee:	e77d      	b.n	8007cec <_dtoa_r+0x81c>
 8007df0:	40240000 	.word	0x40240000
 8007df4:	9b01      	ldr	r3, [sp, #4]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	dc38      	bgt.n	8007e6c <_dtoa_r+0x99c>
 8007dfa:	9b05      	ldr	r3, [sp, #20]
 8007dfc:	2b02      	cmp	r3, #2
 8007dfe:	dd35      	ble.n	8007e6c <_dtoa_r+0x99c>
 8007e00:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007e04:	f1b9 0f00 	cmp.w	r9, #0
 8007e08:	d10d      	bne.n	8007e26 <_dtoa_r+0x956>
 8007e0a:	4631      	mov	r1, r6
 8007e0c:	464b      	mov	r3, r9
 8007e0e:	2205      	movs	r2, #5
 8007e10:	4620      	mov	r0, r4
 8007e12:	f000 f9bb 	bl	800818c <__multadd>
 8007e16:	4601      	mov	r1, r0
 8007e18:	4606      	mov	r6, r0
 8007e1a:	4658      	mov	r0, fp
 8007e1c:	f000 fbd2 	bl	80085c4 <__mcmp>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	f73f adbd 	bgt.w	80079a0 <_dtoa_r+0x4d0>
 8007e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e28:	9d00      	ldr	r5, [sp, #0]
 8007e2a:	ea6f 0a03 	mvn.w	sl, r3
 8007e2e:	f04f 0800 	mov.w	r8, #0
 8007e32:	4631      	mov	r1, r6
 8007e34:	4620      	mov	r0, r4
 8007e36:	f000 f987 	bl	8008148 <_Bfree>
 8007e3a:	2f00      	cmp	r7, #0
 8007e3c:	f43f aeb4 	beq.w	8007ba8 <_dtoa_r+0x6d8>
 8007e40:	f1b8 0f00 	cmp.w	r8, #0
 8007e44:	d005      	beq.n	8007e52 <_dtoa_r+0x982>
 8007e46:	45b8      	cmp	r8, r7
 8007e48:	d003      	beq.n	8007e52 <_dtoa_r+0x982>
 8007e4a:	4641      	mov	r1, r8
 8007e4c:	4620      	mov	r0, r4
 8007e4e:	f000 f97b 	bl	8008148 <_Bfree>
 8007e52:	4639      	mov	r1, r7
 8007e54:	4620      	mov	r0, r4
 8007e56:	f000 f977 	bl	8008148 <_Bfree>
 8007e5a:	e6a5      	b.n	8007ba8 <_dtoa_r+0x6d8>
 8007e5c:	2600      	movs	r6, #0
 8007e5e:	4637      	mov	r7, r6
 8007e60:	e7e1      	b.n	8007e26 <_dtoa_r+0x956>
 8007e62:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007e64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007e68:	4637      	mov	r7, r6
 8007e6a:	e599      	b.n	80079a0 <_dtoa_r+0x4d0>
 8007e6c:	9b08      	ldr	r3, [sp, #32]
 8007e6e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	f000 80fd 	beq.w	8008072 <_dtoa_r+0xba2>
 8007e78:	2d00      	cmp	r5, #0
 8007e7a:	dd05      	ble.n	8007e88 <_dtoa_r+0x9b8>
 8007e7c:	4639      	mov	r1, r7
 8007e7e:	462a      	mov	r2, r5
 8007e80:	4620      	mov	r0, r4
 8007e82:	f000 fb33 	bl	80084ec <__lshift>
 8007e86:	4607      	mov	r7, r0
 8007e88:	9b06      	ldr	r3, [sp, #24]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d05c      	beq.n	8007f48 <_dtoa_r+0xa78>
 8007e8e:	6879      	ldr	r1, [r7, #4]
 8007e90:	4620      	mov	r0, r4
 8007e92:	f000 f919 	bl	80080c8 <_Balloc>
 8007e96:	4605      	mov	r5, r0
 8007e98:	b928      	cbnz	r0, 8007ea6 <_dtoa_r+0x9d6>
 8007e9a:	4b80      	ldr	r3, [pc, #512]	; (800809c <_dtoa_r+0xbcc>)
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007ea2:	f7ff bb2e 	b.w	8007502 <_dtoa_r+0x32>
 8007ea6:	693a      	ldr	r2, [r7, #16]
 8007ea8:	3202      	adds	r2, #2
 8007eaa:	0092      	lsls	r2, r2, #2
 8007eac:	f107 010c 	add.w	r1, r7, #12
 8007eb0:	300c      	adds	r0, #12
 8007eb2:	f7fe fd25 	bl	8006900 <memcpy>
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	4629      	mov	r1, r5
 8007eba:	4620      	mov	r0, r4
 8007ebc:	f000 fb16 	bl	80084ec <__lshift>
 8007ec0:	9b00      	ldr	r3, [sp, #0]
 8007ec2:	3301      	adds	r3, #1
 8007ec4:	9301      	str	r3, [sp, #4]
 8007ec6:	9b00      	ldr	r3, [sp, #0]
 8007ec8:	444b      	add	r3, r9
 8007eca:	9307      	str	r3, [sp, #28]
 8007ecc:	9b02      	ldr	r3, [sp, #8]
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	46b8      	mov	r8, r7
 8007ed4:	9306      	str	r3, [sp, #24]
 8007ed6:	4607      	mov	r7, r0
 8007ed8:	9b01      	ldr	r3, [sp, #4]
 8007eda:	4631      	mov	r1, r6
 8007edc:	3b01      	subs	r3, #1
 8007ede:	4658      	mov	r0, fp
 8007ee0:	9302      	str	r3, [sp, #8]
 8007ee2:	f7ff fa67 	bl	80073b4 <quorem>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	3330      	adds	r3, #48	; 0x30
 8007eea:	9004      	str	r0, [sp, #16]
 8007eec:	4641      	mov	r1, r8
 8007eee:	4658      	mov	r0, fp
 8007ef0:	9308      	str	r3, [sp, #32]
 8007ef2:	f000 fb67 	bl	80085c4 <__mcmp>
 8007ef6:	463a      	mov	r2, r7
 8007ef8:	4681      	mov	r9, r0
 8007efa:	4631      	mov	r1, r6
 8007efc:	4620      	mov	r0, r4
 8007efe:	f000 fb7d 	bl	80085fc <__mdiff>
 8007f02:	68c2      	ldr	r2, [r0, #12]
 8007f04:	9b08      	ldr	r3, [sp, #32]
 8007f06:	4605      	mov	r5, r0
 8007f08:	bb02      	cbnz	r2, 8007f4c <_dtoa_r+0xa7c>
 8007f0a:	4601      	mov	r1, r0
 8007f0c:	4658      	mov	r0, fp
 8007f0e:	f000 fb59 	bl	80085c4 <__mcmp>
 8007f12:	9b08      	ldr	r3, [sp, #32]
 8007f14:	4602      	mov	r2, r0
 8007f16:	4629      	mov	r1, r5
 8007f18:	4620      	mov	r0, r4
 8007f1a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007f1e:	f000 f913 	bl	8008148 <_Bfree>
 8007f22:	9b05      	ldr	r3, [sp, #20]
 8007f24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f26:	9d01      	ldr	r5, [sp, #4]
 8007f28:	ea43 0102 	orr.w	r1, r3, r2
 8007f2c:	9b06      	ldr	r3, [sp, #24]
 8007f2e:	430b      	orrs	r3, r1
 8007f30:	9b08      	ldr	r3, [sp, #32]
 8007f32:	d10d      	bne.n	8007f50 <_dtoa_r+0xa80>
 8007f34:	2b39      	cmp	r3, #57	; 0x39
 8007f36:	d029      	beq.n	8007f8c <_dtoa_r+0xabc>
 8007f38:	f1b9 0f00 	cmp.w	r9, #0
 8007f3c:	dd01      	ble.n	8007f42 <_dtoa_r+0xa72>
 8007f3e:	9b04      	ldr	r3, [sp, #16]
 8007f40:	3331      	adds	r3, #49	; 0x31
 8007f42:	9a02      	ldr	r2, [sp, #8]
 8007f44:	7013      	strb	r3, [r2, #0]
 8007f46:	e774      	b.n	8007e32 <_dtoa_r+0x962>
 8007f48:	4638      	mov	r0, r7
 8007f4a:	e7b9      	b.n	8007ec0 <_dtoa_r+0x9f0>
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	e7e2      	b.n	8007f16 <_dtoa_r+0xa46>
 8007f50:	f1b9 0f00 	cmp.w	r9, #0
 8007f54:	db06      	blt.n	8007f64 <_dtoa_r+0xa94>
 8007f56:	9905      	ldr	r1, [sp, #20]
 8007f58:	ea41 0909 	orr.w	r9, r1, r9
 8007f5c:	9906      	ldr	r1, [sp, #24]
 8007f5e:	ea59 0101 	orrs.w	r1, r9, r1
 8007f62:	d120      	bne.n	8007fa6 <_dtoa_r+0xad6>
 8007f64:	2a00      	cmp	r2, #0
 8007f66:	ddec      	ble.n	8007f42 <_dtoa_r+0xa72>
 8007f68:	4659      	mov	r1, fp
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	4620      	mov	r0, r4
 8007f6e:	9301      	str	r3, [sp, #4]
 8007f70:	f000 fabc 	bl	80084ec <__lshift>
 8007f74:	4631      	mov	r1, r6
 8007f76:	4683      	mov	fp, r0
 8007f78:	f000 fb24 	bl	80085c4 <__mcmp>
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	9b01      	ldr	r3, [sp, #4]
 8007f80:	dc02      	bgt.n	8007f88 <_dtoa_r+0xab8>
 8007f82:	d1de      	bne.n	8007f42 <_dtoa_r+0xa72>
 8007f84:	07da      	lsls	r2, r3, #31
 8007f86:	d5dc      	bpl.n	8007f42 <_dtoa_r+0xa72>
 8007f88:	2b39      	cmp	r3, #57	; 0x39
 8007f8a:	d1d8      	bne.n	8007f3e <_dtoa_r+0xa6e>
 8007f8c:	9a02      	ldr	r2, [sp, #8]
 8007f8e:	2339      	movs	r3, #57	; 0x39
 8007f90:	7013      	strb	r3, [r2, #0]
 8007f92:	462b      	mov	r3, r5
 8007f94:	461d      	mov	r5, r3
 8007f96:	3b01      	subs	r3, #1
 8007f98:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f9c:	2a39      	cmp	r2, #57	; 0x39
 8007f9e:	d050      	beq.n	8008042 <_dtoa_r+0xb72>
 8007fa0:	3201      	adds	r2, #1
 8007fa2:	701a      	strb	r2, [r3, #0]
 8007fa4:	e745      	b.n	8007e32 <_dtoa_r+0x962>
 8007fa6:	2a00      	cmp	r2, #0
 8007fa8:	dd03      	ble.n	8007fb2 <_dtoa_r+0xae2>
 8007faa:	2b39      	cmp	r3, #57	; 0x39
 8007fac:	d0ee      	beq.n	8007f8c <_dtoa_r+0xabc>
 8007fae:	3301      	adds	r3, #1
 8007fb0:	e7c7      	b.n	8007f42 <_dtoa_r+0xa72>
 8007fb2:	9a01      	ldr	r2, [sp, #4]
 8007fb4:	9907      	ldr	r1, [sp, #28]
 8007fb6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007fba:	428a      	cmp	r2, r1
 8007fbc:	d02a      	beq.n	8008014 <_dtoa_r+0xb44>
 8007fbe:	4659      	mov	r1, fp
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	220a      	movs	r2, #10
 8007fc4:	4620      	mov	r0, r4
 8007fc6:	f000 f8e1 	bl	800818c <__multadd>
 8007fca:	45b8      	cmp	r8, r7
 8007fcc:	4683      	mov	fp, r0
 8007fce:	f04f 0300 	mov.w	r3, #0
 8007fd2:	f04f 020a 	mov.w	r2, #10
 8007fd6:	4641      	mov	r1, r8
 8007fd8:	4620      	mov	r0, r4
 8007fda:	d107      	bne.n	8007fec <_dtoa_r+0xb1c>
 8007fdc:	f000 f8d6 	bl	800818c <__multadd>
 8007fe0:	4680      	mov	r8, r0
 8007fe2:	4607      	mov	r7, r0
 8007fe4:	9b01      	ldr	r3, [sp, #4]
 8007fe6:	3301      	adds	r3, #1
 8007fe8:	9301      	str	r3, [sp, #4]
 8007fea:	e775      	b.n	8007ed8 <_dtoa_r+0xa08>
 8007fec:	f000 f8ce 	bl	800818c <__multadd>
 8007ff0:	4639      	mov	r1, r7
 8007ff2:	4680      	mov	r8, r0
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	220a      	movs	r2, #10
 8007ff8:	4620      	mov	r0, r4
 8007ffa:	f000 f8c7 	bl	800818c <__multadd>
 8007ffe:	4607      	mov	r7, r0
 8008000:	e7f0      	b.n	8007fe4 <_dtoa_r+0xb14>
 8008002:	f1b9 0f00 	cmp.w	r9, #0
 8008006:	9a00      	ldr	r2, [sp, #0]
 8008008:	bfcc      	ite	gt
 800800a:	464d      	movgt	r5, r9
 800800c:	2501      	movle	r5, #1
 800800e:	4415      	add	r5, r2
 8008010:	f04f 0800 	mov.w	r8, #0
 8008014:	4659      	mov	r1, fp
 8008016:	2201      	movs	r2, #1
 8008018:	4620      	mov	r0, r4
 800801a:	9301      	str	r3, [sp, #4]
 800801c:	f000 fa66 	bl	80084ec <__lshift>
 8008020:	4631      	mov	r1, r6
 8008022:	4683      	mov	fp, r0
 8008024:	f000 face 	bl	80085c4 <__mcmp>
 8008028:	2800      	cmp	r0, #0
 800802a:	dcb2      	bgt.n	8007f92 <_dtoa_r+0xac2>
 800802c:	d102      	bne.n	8008034 <_dtoa_r+0xb64>
 800802e:	9b01      	ldr	r3, [sp, #4]
 8008030:	07db      	lsls	r3, r3, #31
 8008032:	d4ae      	bmi.n	8007f92 <_dtoa_r+0xac2>
 8008034:	462b      	mov	r3, r5
 8008036:	461d      	mov	r5, r3
 8008038:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800803c:	2a30      	cmp	r2, #48	; 0x30
 800803e:	d0fa      	beq.n	8008036 <_dtoa_r+0xb66>
 8008040:	e6f7      	b.n	8007e32 <_dtoa_r+0x962>
 8008042:	9a00      	ldr	r2, [sp, #0]
 8008044:	429a      	cmp	r2, r3
 8008046:	d1a5      	bne.n	8007f94 <_dtoa_r+0xac4>
 8008048:	f10a 0a01 	add.w	sl, sl, #1
 800804c:	2331      	movs	r3, #49	; 0x31
 800804e:	e779      	b.n	8007f44 <_dtoa_r+0xa74>
 8008050:	4b13      	ldr	r3, [pc, #76]	; (80080a0 <_dtoa_r+0xbd0>)
 8008052:	f7ff baaf 	b.w	80075b4 <_dtoa_r+0xe4>
 8008056:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008058:	2b00      	cmp	r3, #0
 800805a:	f47f aa86 	bne.w	800756a <_dtoa_r+0x9a>
 800805e:	4b11      	ldr	r3, [pc, #68]	; (80080a4 <_dtoa_r+0xbd4>)
 8008060:	f7ff baa8 	b.w	80075b4 <_dtoa_r+0xe4>
 8008064:	f1b9 0f00 	cmp.w	r9, #0
 8008068:	dc03      	bgt.n	8008072 <_dtoa_r+0xba2>
 800806a:	9b05      	ldr	r3, [sp, #20]
 800806c:	2b02      	cmp	r3, #2
 800806e:	f73f aec9 	bgt.w	8007e04 <_dtoa_r+0x934>
 8008072:	9d00      	ldr	r5, [sp, #0]
 8008074:	4631      	mov	r1, r6
 8008076:	4658      	mov	r0, fp
 8008078:	f7ff f99c 	bl	80073b4 <quorem>
 800807c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008080:	f805 3b01 	strb.w	r3, [r5], #1
 8008084:	9a00      	ldr	r2, [sp, #0]
 8008086:	1aaa      	subs	r2, r5, r2
 8008088:	4591      	cmp	r9, r2
 800808a:	ddba      	ble.n	8008002 <_dtoa_r+0xb32>
 800808c:	4659      	mov	r1, fp
 800808e:	2300      	movs	r3, #0
 8008090:	220a      	movs	r2, #10
 8008092:	4620      	mov	r0, r4
 8008094:	f000 f87a 	bl	800818c <__multadd>
 8008098:	4683      	mov	fp, r0
 800809a:	e7eb      	b.n	8008074 <_dtoa_r+0xba4>
 800809c:	080098b3 	.word	0x080098b3
 80080a0:	0800980c 	.word	0x0800980c
 80080a4:	08009830 	.word	0x08009830

080080a8 <_localeconv_r>:
 80080a8:	4800      	ldr	r0, [pc, #0]	; (80080ac <_localeconv_r+0x4>)
 80080aa:	4770      	bx	lr
 80080ac:	20000164 	.word	0x20000164

080080b0 <__malloc_lock>:
 80080b0:	4801      	ldr	r0, [pc, #4]	; (80080b8 <__malloc_lock+0x8>)
 80080b2:	f000 bd22 	b.w	8008afa <__retarget_lock_acquire_recursive>
 80080b6:	bf00      	nop
 80080b8:	200034c4 	.word	0x200034c4

080080bc <__malloc_unlock>:
 80080bc:	4801      	ldr	r0, [pc, #4]	; (80080c4 <__malloc_unlock+0x8>)
 80080be:	f000 bd1d 	b.w	8008afc <__retarget_lock_release_recursive>
 80080c2:	bf00      	nop
 80080c4:	200034c4 	.word	0x200034c4

080080c8 <_Balloc>:
 80080c8:	b570      	push	{r4, r5, r6, lr}
 80080ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080cc:	4604      	mov	r4, r0
 80080ce:	460d      	mov	r5, r1
 80080d0:	b976      	cbnz	r6, 80080f0 <_Balloc+0x28>
 80080d2:	2010      	movs	r0, #16
 80080d4:	f7fe fc0c 	bl	80068f0 <malloc>
 80080d8:	4602      	mov	r2, r0
 80080da:	6260      	str	r0, [r4, #36]	; 0x24
 80080dc:	b920      	cbnz	r0, 80080e8 <_Balloc+0x20>
 80080de:	4b18      	ldr	r3, [pc, #96]	; (8008140 <_Balloc+0x78>)
 80080e0:	4818      	ldr	r0, [pc, #96]	; (8008144 <_Balloc+0x7c>)
 80080e2:	2166      	movs	r1, #102	; 0x66
 80080e4:	f000 fcd8 	bl	8008a98 <__assert_func>
 80080e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080ec:	6006      	str	r6, [r0, #0]
 80080ee:	60c6      	str	r6, [r0, #12]
 80080f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80080f2:	68f3      	ldr	r3, [r6, #12]
 80080f4:	b183      	cbz	r3, 8008118 <_Balloc+0x50>
 80080f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080fe:	b9b8      	cbnz	r0, 8008130 <_Balloc+0x68>
 8008100:	2101      	movs	r1, #1
 8008102:	fa01 f605 	lsl.w	r6, r1, r5
 8008106:	1d72      	adds	r2, r6, #5
 8008108:	0092      	lsls	r2, r2, #2
 800810a:	4620      	mov	r0, r4
 800810c:	f000 fb5a 	bl	80087c4 <_calloc_r>
 8008110:	b160      	cbz	r0, 800812c <_Balloc+0x64>
 8008112:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008116:	e00e      	b.n	8008136 <_Balloc+0x6e>
 8008118:	2221      	movs	r2, #33	; 0x21
 800811a:	2104      	movs	r1, #4
 800811c:	4620      	mov	r0, r4
 800811e:	f000 fb51 	bl	80087c4 <_calloc_r>
 8008122:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008124:	60f0      	str	r0, [r6, #12]
 8008126:	68db      	ldr	r3, [r3, #12]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d1e4      	bne.n	80080f6 <_Balloc+0x2e>
 800812c:	2000      	movs	r0, #0
 800812e:	bd70      	pop	{r4, r5, r6, pc}
 8008130:	6802      	ldr	r2, [r0, #0]
 8008132:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008136:	2300      	movs	r3, #0
 8008138:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800813c:	e7f7      	b.n	800812e <_Balloc+0x66>
 800813e:	bf00      	nop
 8008140:	0800983d 	.word	0x0800983d
 8008144:	080098c4 	.word	0x080098c4

08008148 <_Bfree>:
 8008148:	b570      	push	{r4, r5, r6, lr}
 800814a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800814c:	4605      	mov	r5, r0
 800814e:	460c      	mov	r4, r1
 8008150:	b976      	cbnz	r6, 8008170 <_Bfree+0x28>
 8008152:	2010      	movs	r0, #16
 8008154:	f7fe fbcc 	bl	80068f0 <malloc>
 8008158:	4602      	mov	r2, r0
 800815a:	6268      	str	r0, [r5, #36]	; 0x24
 800815c:	b920      	cbnz	r0, 8008168 <_Bfree+0x20>
 800815e:	4b09      	ldr	r3, [pc, #36]	; (8008184 <_Bfree+0x3c>)
 8008160:	4809      	ldr	r0, [pc, #36]	; (8008188 <_Bfree+0x40>)
 8008162:	218a      	movs	r1, #138	; 0x8a
 8008164:	f000 fc98 	bl	8008a98 <__assert_func>
 8008168:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800816c:	6006      	str	r6, [r0, #0]
 800816e:	60c6      	str	r6, [r0, #12]
 8008170:	b13c      	cbz	r4, 8008182 <_Bfree+0x3a>
 8008172:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008174:	6862      	ldr	r2, [r4, #4]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800817c:	6021      	str	r1, [r4, #0]
 800817e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008182:	bd70      	pop	{r4, r5, r6, pc}
 8008184:	0800983d 	.word	0x0800983d
 8008188:	080098c4 	.word	0x080098c4

0800818c <__multadd>:
 800818c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008190:	690e      	ldr	r6, [r1, #16]
 8008192:	4607      	mov	r7, r0
 8008194:	4698      	mov	r8, r3
 8008196:	460c      	mov	r4, r1
 8008198:	f101 0014 	add.w	r0, r1, #20
 800819c:	2300      	movs	r3, #0
 800819e:	6805      	ldr	r5, [r0, #0]
 80081a0:	b2a9      	uxth	r1, r5
 80081a2:	fb02 8101 	mla	r1, r2, r1, r8
 80081a6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80081aa:	0c2d      	lsrs	r5, r5, #16
 80081ac:	fb02 c505 	mla	r5, r2, r5, ip
 80081b0:	b289      	uxth	r1, r1
 80081b2:	3301      	adds	r3, #1
 80081b4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80081b8:	429e      	cmp	r6, r3
 80081ba:	f840 1b04 	str.w	r1, [r0], #4
 80081be:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80081c2:	dcec      	bgt.n	800819e <__multadd+0x12>
 80081c4:	f1b8 0f00 	cmp.w	r8, #0
 80081c8:	d022      	beq.n	8008210 <__multadd+0x84>
 80081ca:	68a3      	ldr	r3, [r4, #8]
 80081cc:	42b3      	cmp	r3, r6
 80081ce:	dc19      	bgt.n	8008204 <__multadd+0x78>
 80081d0:	6861      	ldr	r1, [r4, #4]
 80081d2:	4638      	mov	r0, r7
 80081d4:	3101      	adds	r1, #1
 80081d6:	f7ff ff77 	bl	80080c8 <_Balloc>
 80081da:	4605      	mov	r5, r0
 80081dc:	b928      	cbnz	r0, 80081ea <__multadd+0x5e>
 80081de:	4602      	mov	r2, r0
 80081e0:	4b0d      	ldr	r3, [pc, #52]	; (8008218 <__multadd+0x8c>)
 80081e2:	480e      	ldr	r0, [pc, #56]	; (800821c <__multadd+0x90>)
 80081e4:	21b5      	movs	r1, #181	; 0xb5
 80081e6:	f000 fc57 	bl	8008a98 <__assert_func>
 80081ea:	6922      	ldr	r2, [r4, #16]
 80081ec:	3202      	adds	r2, #2
 80081ee:	f104 010c 	add.w	r1, r4, #12
 80081f2:	0092      	lsls	r2, r2, #2
 80081f4:	300c      	adds	r0, #12
 80081f6:	f7fe fb83 	bl	8006900 <memcpy>
 80081fa:	4621      	mov	r1, r4
 80081fc:	4638      	mov	r0, r7
 80081fe:	f7ff ffa3 	bl	8008148 <_Bfree>
 8008202:	462c      	mov	r4, r5
 8008204:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008208:	3601      	adds	r6, #1
 800820a:	f8c3 8014 	str.w	r8, [r3, #20]
 800820e:	6126      	str	r6, [r4, #16]
 8008210:	4620      	mov	r0, r4
 8008212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008216:	bf00      	nop
 8008218:	080098b3 	.word	0x080098b3
 800821c:	080098c4 	.word	0x080098c4

08008220 <__hi0bits>:
 8008220:	0c03      	lsrs	r3, r0, #16
 8008222:	041b      	lsls	r3, r3, #16
 8008224:	b9d3      	cbnz	r3, 800825c <__hi0bits+0x3c>
 8008226:	0400      	lsls	r0, r0, #16
 8008228:	2310      	movs	r3, #16
 800822a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800822e:	bf04      	itt	eq
 8008230:	0200      	lsleq	r0, r0, #8
 8008232:	3308      	addeq	r3, #8
 8008234:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008238:	bf04      	itt	eq
 800823a:	0100      	lsleq	r0, r0, #4
 800823c:	3304      	addeq	r3, #4
 800823e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008242:	bf04      	itt	eq
 8008244:	0080      	lsleq	r0, r0, #2
 8008246:	3302      	addeq	r3, #2
 8008248:	2800      	cmp	r0, #0
 800824a:	db05      	blt.n	8008258 <__hi0bits+0x38>
 800824c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008250:	f103 0301 	add.w	r3, r3, #1
 8008254:	bf08      	it	eq
 8008256:	2320      	moveq	r3, #32
 8008258:	4618      	mov	r0, r3
 800825a:	4770      	bx	lr
 800825c:	2300      	movs	r3, #0
 800825e:	e7e4      	b.n	800822a <__hi0bits+0xa>

08008260 <__lo0bits>:
 8008260:	6803      	ldr	r3, [r0, #0]
 8008262:	f013 0207 	ands.w	r2, r3, #7
 8008266:	4601      	mov	r1, r0
 8008268:	d00b      	beq.n	8008282 <__lo0bits+0x22>
 800826a:	07da      	lsls	r2, r3, #31
 800826c:	d424      	bmi.n	80082b8 <__lo0bits+0x58>
 800826e:	0798      	lsls	r0, r3, #30
 8008270:	bf49      	itett	mi
 8008272:	085b      	lsrmi	r3, r3, #1
 8008274:	089b      	lsrpl	r3, r3, #2
 8008276:	2001      	movmi	r0, #1
 8008278:	600b      	strmi	r3, [r1, #0]
 800827a:	bf5c      	itt	pl
 800827c:	600b      	strpl	r3, [r1, #0]
 800827e:	2002      	movpl	r0, #2
 8008280:	4770      	bx	lr
 8008282:	b298      	uxth	r0, r3
 8008284:	b9b0      	cbnz	r0, 80082b4 <__lo0bits+0x54>
 8008286:	0c1b      	lsrs	r3, r3, #16
 8008288:	2010      	movs	r0, #16
 800828a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800828e:	bf04      	itt	eq
 8008290:	0a1b      	lsreq	r3, r3, #8
 8008292:	3008      	addeq	r0, #8
 8008294:	071a      	lsls	r2, r3, #28
 8008296:	bf04      	itt	eq
 8008298:	091b      	lsreq	r3, r3, #4
 800829a:	3004      	addeq	r0, #4
 800829c:	079a      	lsls	r2, r3, #30
 800829e:	bf04      	itt	eq
 80082a0:	089b      	lsreq	r3, r3, #2
 80082a2:	3002      	addeq	r0, #2
 80082a4:	07da      	lsls	r2, r3, #31
 80082a6:	d403      	bmi.n	80082b0 <__lo0bits+0x50>
 80082a8:	085b      	lsrs	r3, r3, #1
 80082aa:	f100 0001 	add.w	r0, r0, #1
 80082ae:	d005      	beq.n	80082bc <__lo0bits+0x5c>
 80082b0:	600b      	str	r3, [r1, #0]
 80082b2:	4770      	bx	lr
 80082b4:	4610      	mov	r0, r2
 80082b6:	e7e8      	b.n	800828a <__lo0bits+0x2a>
 80082b8:	2000      	movs	r0, #0
 80082ba:	4770      	bx	lr
 80082bc:	2020      	movs	r0, #32
 80082be:	4770      	bx	lr

080082c0 <__i2b>:
 80082c0:	b510      	push	{r4, lr}
 80082c2:	460c      	mov	r4, r1
 80082c4:	2101      	movs	r1, #1
 80082c6:	f7ff feff 	bl	80080c8 <_Balloc>
 80082ca:	4602      	mov	r2, r0
 80082cc:	b928      	cbnz	r0, 80082da <__i2b+0x1a>
 80082ce:	4b05      	ldr	r3, [pc, #20]	; (80082e4 <__i2b+0x24>)
 80082d0:	4805      	ldr	r0, [pc, #20]	; (80082e8 <__i2b+0x28>)
 80082d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80082d6:	f000 fbdf 	bl	8008a98 <__assert_func>
 80082da:	2301      	movs	r3, #1
 80082dc:	6144      	str	r4, [r0, #20]
 80082de:	6103      	str	r3, [r0, #16]
 80082e0:	bd10      	pop	{r4, pc}
 80082e2:	bf00      	nop
 80082e4:	080098b3 	.word	0x080098b3
 80082e8:	080098c4 	.word	0x080098c4

080082ec <__multiply>:
 80082ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f0:	4614      	mov	r4, r2
 80082f2:	690a      	ldr	r2, [r1, #16]
 80082f4:	6923      	ldr	r3, [r4, #16]
 80082f6:	429a      	cmp	r2, r3
 80082f8:	bfb8      	it	lt
 80082fa:	460b      	movlt	r3, r1
 80082fc:	460d      	mov	r5, r1
 80082fe:	bfbc      	itt	lt
 8008300:	4625      	movlt	r5, r4
 8008302:	461c      	movlt	r4, r3
 8008304:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008308:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800830c:	68ab      	ldr	r3, [r5, #8]
 800830e:	6869      	ldr	r1, [r5, #4]
 8008310:	eb0a 0709 	add.w	r7, sl, r9
 8008314:	42bb      	cmp	r3, r7
 8008316:	b085      	sub	sp, #20
 8008318:	bfb8      	it	lt
 800831a:	3101      	addlt	r1, #1
 800831c:	f7ff fed4 	bl	80080c8 <_Balloc>
 8008320:	b930      	cbnz	r0, 8008330 <__multiply+0x44>
 8008322:	4602      	mov	r2, r0
 8008324:	4b42      	ldr	r3, [pc, #264]	; (8008430 <__multiply+0x144>)
 8008326:	4843      	ldr	r0, [pc, #268]	; (8008434 <__multiply+0x148>)
 8008328:	f240 115d 	movw	r1, #349	; 0x15d
 800832c:	f000 fbb4 	bl	8008a98 <__assert_func>
 8008330:	f100 0614 	add.w	r6, r0, #20
 8008334:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008338:	4633      	mov	r3, r6
 800833a:	2200      	movs	r2, #0
 800833c:	4543      	cmp	r3, r8
 800833e:	d31e      	bcc.n	800837e <__multiply+0x92>
 8008340:	f105 0c14 	add.w	ip, r5, #20
 8008344:	f104 0314 	add.w	r3, r4, #20
 8008348:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800834c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008350:	9202      	str	r2, [sp, #8]
 8008352:	ebac 0205 	sub.w	r2, ip, r5
 8008356:	3a15      	subs	r2, #21
 8008358:	f022 0203 	bic.w	r2, r2, #3
 800835c:	3204      	adds	r2, #4
 800835e:	f105 0115 	add.w	r1, r5, #21
 8008362:	458c      	cmp	ip, r1
 8008364:	bf38      	it	cc
 8008366:	2204      	movcc	r2, #4
 8008368:	9201      	str	r2, [sp, #4]
 800836a:	9a02      	ldr	r2, [sp, #8]
 800836c:	9303      	str	r3, [sp, #12]
 800836e:	429a      	cmp	r2, r3
 8008370:	d808      	bhi.n	8008384 <__multiply+0x98>
 8008372:	2f00      	cmp	r7, #0
 8008374:	dc55      	bgt.n	8008422 <__multiply+0x136>
 8008376:	6107      	str	r7, [r0, #16]
 8008378:	b005      	add	sp, #20
 800837a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800837e:	f843 2b04 	str.w	r2, [r3], #4
 8008382:	e7db      	b.n	800833c <__multiply+0x50>
 8008384:	f8b3 a000 	ldrh.w	sl, [r3]
 8008388:	f1ba 0f00 	cmp.w	sl, #0
 800838c:	d020      	beq.n	80083d0 <__multiply+0xe4>
 800838e:	f105 0e14 	add.w	lr, r5, #20
 8008392:	46b1      	mov	r9, r6
 8008394:	2200      	movs	r2, #0
 8008396:	f85e 4b04 	ldr.w	r4, [lr], #4
 800839a:	f8d9 b000 	ldr.w	fp, [r9]
 800839e:	b2a1      	uxth	r1, r4
 80083a0:	fa1f fb8b 	uxth.w	fp, fp
 80083a4:	fb0a b101 	mla	r1, sl, r1, fp
 80083a8:	4411      	add	r1, r2
 80083aa:	f8d9 2000 	ldr.w	r2, [r9]
 80083ae:	0c24      	lsrs	r4, r4, #16
 80083b0:	0c12      	lsrs	r2, r2, #16
 80083b2:	fb0a 2404 	mla	r4, sl, r4, r2
 80083b6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80083ba:	b289      	uxth	r1, r1
 80083bc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80083c0:	45f4      	cmp	ip, lr
 80083c2:	f849 1b04 	str.w	r1, [r9], #4
 80083c6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80083ca:	d8e4      	bhi.n	8008396 <__multiply+0xaa>
 80083cc:	9901      	ldr	r1, [sp, #4]
 80083ce:	5072      	str	r2, [r6, r1]
 80083d0:	9a03      	ldr	r2, [sp, #12]
 80083d2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083d6:	3304      	adds	r3, #4
 80083d8:	f1b9 0f00 	cmp.w	r9, #0
 80083dc:	d01f      	beq.n	800841e <__multiply+0x132>
 80083de:	6834      	ldr	r4, [r6, #0]
 80083e0:	f105 0114 	add.w	r1, r5, #20
 80083e4:	46b6      	mov	lr, r6
 80083e6:	f04f 0a00 	mov.w	sl, #0
 80083ea:	880a      	ldrh	r2, [r1, #0]
 80083ec:	f8be b002 	ldrh.w	fp, [lr, #2]
 80083f0:	fb09 b202 	mla	r2, r9, r2, fp
 80083f4:	4492      	add	sl, r2
 80083f6:	b2a4      	uxth	r4, r4
 80083f8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80083fc:	f84e 4b04 	str.w	r4, [lr], #4
 8008400:	f851 4b04 	ldr.w	r4, [r1], #4
 8008404:	f8be 2000 	ldrh.w	r2, [lr]
 8008408:	0c24      	lsrs	r4, r4, #16
 800840a:	fb09 2404 	mla	r4, r9, r4, r2
 800840e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008412:	458c      	cmp	ip, r1
 8008414:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008418:	d8e7      	bhi.n	80083ea <__multiply+0xfe>
 800841a:	9a01      	ldr	r2, [sp, #4]
 800841c:	50b4      	str	r4, [r6, r2]
 800841e:	3604      	adds	r6, #4
 8008420:	e7a3      	b.n	800836a <__multiply+0x7e>
 8008422:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008426:	2b00      	cmp	r3, #0
 8008428:	d1a5      	bne.n	8008376 <__multiply+0x8a>
 800842a:	3f01      	subs	r7, #1
 800842c:	e7a1      	b.n	8008372 <__multiply+0x86>
 800842e:	bf00      	nop
 8008430:	080098b3 	.word	0x080098b3
 8008434:	080098c4 	.word	0x080098c4

08008438 <__pow5mult>:
 8008438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800843c:	4615      	mov	r5, r2
 800843e:	f012 0203 	ands.w	r2, r2, #3
 8008442:	4606      	mov	r6, r0
 8008444:	460f      	mov	r7, r1
 8008446:	d007      	beq.n	8008458 <__pow5mult+0x20>
 8008448:	4c25      	ldr	r4, [pc, #148]	; (80084e0 <__pow5mult+0xa8>)
 800844a:	3a01      	subs	r2, #1
 800844c:	2300      	movs	r3, #0
 800844e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008452:	f7ff fe9b 	bl	800818c <__multadd>
 8008456:	4607      	mov	r7, r0
 8008458:	10ad      	asrs	r5, r5, #2
 800845a:	d03d      	beq.n	80084d8 <__pow5mult+0xa0>
 800845c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800845e:	b97c      	cbnz	r4, 8008480 <__pow5mult+0x48>
 8008460:	2010      	movs	r0, #16
 8008462:	f7fe fa45 	bl	80068f0 <malloc>
 8008466:	4602      	mov	r2, r0
 8008468:	6270      	str	r0, [r6, #36]	; 0x24
 800846a:	b928      	cbnz	r0, 8008478 <__pow5mult+0x40>
 800846c:	4b1d      	ldr	r3, [pc, #116]	; (80084e4 <__pow5mult+0xac>)
 800846e:	481e      	ldr	r0, [pc, #120]	; (80084e8 <__pow5mult+0xb0>)
 8008470:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008474:	f000 fb10 	bl	8008a98 <__assert_func>
 8008478:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800847c:	6004      	str	r4, [r0, #0]
 800847e:	60c4      	str	r4, [r0, #12]
 8008480:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008484:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008488:	b94c      	cbnz	r4, 800849e <__pow5mult+0x66>
 800848a:	f240 2171 	movw	r1, #625	; 0x271
 800848e:	4630      	mov	r0, r6
 8008490:	f7ff ff16 	bl	80082c0 <__i2b>
 8008494:	2300      	movs	r3, #0
 8008496:	f8c8 0008 	str.w	r0, [r8, #8]
 800849a:	4604      	mov	r4, r0
 800849c:	6003      	str	r3, [r0, #0]
 800849e:	f04f 0900 	mov.w	r9, #0
 80084a2:	07eb      	lsls	r3, r5, #31
 80084a4:	d50a      	bpl.n	80084bc <__pow5mult+0x84>
 80084a6:	4639      	mov	r1, r7
 80084a8:	4622      	mov	r2, r4
 80084aa:	4630      	mov	r0, r6
 80084ac:	f7ff ff1e 	bl	80082ec <__multiply>
 80084b0:	4639      	mov	r1, r7
 80084b2:	4680      	mov	r8, r0
 80084b4:	4630      	mov	r0, r6
 80084b6:	f7ff fe47 	bl	8008148 <_Bfree>
 80084ba:	4647      	mov	r7, r8
 80084bc:	106d      	asrs	r5, r5, #1
 80084be:	d00b      	beq.n	80084d8 <__pow5mult+0xa0>
 80084c0:	6820      	ldr	r0, [r4, #0]
 80084c2:	b938      	cbnz	r0, 80084d4 <__pow5mult+0x9c>
 80084c4:	4622      	mov	r2, r4
 80084c6:	4621      	mov	r1, r4
 80084c8:	4630      	mov	r0, r6
 80084ca:	f7ff ff0f 	bl	80082ec <__multiply>
 80084ce:	6020      	str	r0, [r4, #0]
 80084d0:	f8c0 9000 	str.w	r9, [r0]
 80084d4:	4604      	mov	r4, r0
 80084d6:	e7e4      	b.n	80084a2 <__pow5mult+0x6a>
 80084d8:	4638      	mov	r0, r7
 80084da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084de:	bf00      	nop
 80084e0:	08009a18 	.word	0x08009a18
 80084e4:	0800983d 	.word	0x0800983d
 80084e8:	080098c4 	.word	0x080098c4

080084ec <__lshift>:
 80084ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084f0:	460c      	mov	r4, r1
 80084f2:	6849      	ldr	r1, [r1, #4]
 80084f4:	6923      	ldr	r3, [r4, #16]
 80084f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084fa:	68a3      	ldr	r3, [r4, #8]
 80084fc:	4607      	mov	r7, r0
 80084fe:	4691      	mov	r9, r2
 8008500:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008504:	f108 0601 	add.w	r6, r8, #1
 8008508:	42b3      	cmp	r3, r6
 800850a:	db0b      	blt.n	8008524 <__lshift+0x38>
 800850c:	4638      	mov	r0, r7
 800850e:	f7ff fddb 	bl	80080c8 <_Balloc>
 8008512:	4605      	mov	r5, r0
 8008514:	b948      	cbnz	r0, 800852a <__lshift+0x3e>
 8008516:	4602      	mov	r2, r0
 8008518:	4b28      	ldr	r3, [pc, #160]	; (80085bc <__lshift+0xd0>)
 800851a:	4829      	ldr	r0, [pc, #164]	; (80085c0 <__lshift+0xd4>)
 800851c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008520:	f000 faba 	bl	8008a98 <__assert_func>
 8008524:	3101      	adds	r1, #1
 8008526:	005b      	lsls	r3, r3, #1
 8008528:	e7ee      	b.n	8008508 <__lshift+0x1c>
 800852a:	2300      	movs	r3, #0
 800852c:	f100 0114 	add.w	r1, r0, #20
 8008530:	f100 0210 	add.w	r2, r0, #16
 8008534:	4618      	mov	r0, r3
 8008536:	4553      	cmp	r3, sl
 8008538:	db33      	blt.n	80085a2 <__lshift+0xb6>
 800853a:	6920      	ldr	r0, [r4, #16]
 800853c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008540:	f104 0314 	add.w	r3, r4, #20
 8008544:	f019 091f 	ands.w	r9, r9, #31
 8008548:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800854c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008550:	d02b      	beq.n	80085aa <__lshift+0xbe>
 8008552:	f1c9 0e20 	rsb	lr, r9, #32
 8008556:	468a      	mov	sl, r1
 8008558:	2200      	movs	r2, #0
 800855a:	6818      	ldr	r0, [r3, #0]
 800855c:	fa00 f009 	lsl.w	r0, r0, r9
 8008560:	4302      	orrs	r2, r0
 8008562:	f84a 2b04 	str.w	r2, [sl], #4
 8008566:	f853 2b04 	ldr.w	r2, [r3], #4
 800856a:	459c      	cmp	ip, r3
 800856c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008570:	d8f3      	bhi.n	800855a <__lshift+0x6e>
 8008572:	ebac 0304 	sub.w	r3, ip, r4
 8008576:	3b15      	subs	r3, #21
 8008578:	f023 0303 	bic.w	r3, r3, #3
 800857c:	3304      	adds	r3, #4
 800857e:	f104 0015 	add.w	r0, r4, #21
 8008582:	4584      	cmp	ip, r0
 8008584:	bf38      	it	cc
 8008586:	2304      	movcc	r3, #4
 8008588:	50ca      	str	r2, [r1, r3]
 800858a:	b10a      	cbz	r2, 8008590 <__lshift+0xa4>
 800858c:	f108 0602 	add.w	r6, r8, #2
 8008590:	3e01      	subs	r6, #1
 8008592:	4638      	mov	r0, r7
 8008594:	612e      	str	r6, [r5, #16]
 8008596:	4621      	mov	r1, r4
 8008598:	f7ff fdd6 	bl	8008148 <_Bfree>
 800859c:	4628      	mov	r0, r5
 800859e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80085a6:	3301      	adds	r3, #1
 80085a8:	e7c5      	b.n	8008536 <__lshift+0x4a>
 80085aa:	3904      	subs	r1, #4
 80085ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80085b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80085b4:	459c      	cmp	ip, r3
 80085b6:	d8f9      	bhi.n	80085ac <__lshift+0xc0>
 80085b8:	e7ea      	b.n	8008590 <__lshift+0xa4>
 80085ba:	bf00      	nop
 80085bc:	080098b3 	.word	0x080098b3
 80085c0:	080098c4 	.word	0x080098c4

080085c4 <__mcmp>:
 80085c4:	b530      	push	{r4, r5, lr}
 80085c6:	6902      	ldr	r2, [r0, #16]
 80085c8:	690c      	ldr	r4, [r1, #16]
 80085ca:	1b12      	subs	r2, r2, r4
 80085cc:	d10e      	bne.n	80085ec <__mcmp+0x28>
 80085ce:	f100 0314 	add.w	r3, r0, #20
 80085d2:	3114      	adds	r1, #20
 80085d4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80085d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80085dc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80085e0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80085e4:	42a5      	cmp	r5, r4
 80085e6:	d003      	beq.n	80085f0 <__mcmp+0x2c>
 80085e8:	d305      	bcc.n	80085f6 <__mcmp+0x32>
 80085ea:	2201      	movs	r2, #1
 80085ec:	4610      	mov	r0, r2
 80085ee:	bd30      	pop	{r4, r5, pc}
 80085f0:	4283      	cmp	r3, r0
 80085f2:	d3f3      	bcc.n	80085dc <__mcmp+0x18>
 80085f4:	e7fa      	b.n	80085ec <__mcmp+0x28>
 80085f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085fa:	e7f7      	b.n	80085ec <__mcmp+0x28>

080085fc <__mdiff>:
 80085fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008600:	460c      	mov	r4, r1
 8008602:	4606      	mov	r6, r0
 8008604:	4611      	mov	r1, r2
 8008606:	4620      	mov	r0, r4
 8008608:	4617      	mov	r7, r2
 800860a:	f7ff ffdb 	bl	80085c4 <__mcmp>
 800860e:	1e05      	subs	r5, r0, #0
 8008610:	d110      	bne.n	8008634 <__mdiff+0x38>
 8008612:	4629      	mov	r1, r5
 8008614:	4630      	mov	r0, r6
 8008616:	f7ff fd57 	bl	80080c8 <_Balloc>
 800861a:	b930      	cbnz	r0, 800862a <__mdiff+0x2e>
 800861c:	4b39      	ldr	r3, [pc, #228]	; (8008704 <__mdiff+0x108>)
 800861e:	4602      	mov	r2, r0
 8008620:	f240 2132 	movw	r1, #562	; 0x232
 8008624:	4838      	ldr	r0, [pc, #224]	; (8008708 <__mdiff+0x10c>)
 8008626:	f000 fa37 	bl	8008a98 <__assert_func>
 800862a:	2301      	movs	r3, #1
 800862c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008630:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008634:	bfa4      	itt	ge
 8008636:	463b      	movge	r3, r7
 8008638:	4627      	movge	r7, r4
 800863a:	4630      	mov	r0, r6
 800863c:	6879      	ldr	r1, [r7, #4]
 800863e:	bfa6      	itte	ge
 8008640:	461c      	movge	r4, r3
 8008642:	2500      	movge	r5, #0
 8008644:	2501      	movlt	r5, #1
 8008646:	f7ff fd3f 	bl	80080c8 <_Balloc>
 800864a:	b920      	cbnz	r0, 8008656 <__mdiff+0x5a>
 800864c:	4b2d      	ldr	r3, [pc, #180]	; (8008704 <__mdiff+0x108>)
 800864e:	4602      	mov	r2, r0
 8008650:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008654:	e7e6      	b.n	8008624 <__mdiff+0x28>
 8008656:	693e      	ldr	r6, [r7, #16]
 8008658:	60c5      	str	r5, [r0, #12]
 800865a:	6925      	ldr	r5, [r4, #16]
 800865c:	f107 0114 	add.w	r1, r7, #20
 8008660:	f104 0914 	add.w	r9, r4, #20
 8008664:	f100 0e14 	add.w	lr, r0, #20
 8008668:	f107 0210 	add.w	r2, r7, #16
 800866c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008670:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008674:	46f2      	mov	sl, lr
 8008676:	2700      	movs	r7, #0
 8008678:	f859 3b04 	ldr.w	r3, [r9], #4
 800867c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008680:	fa1f f883 	uxth.w	r8, r3
 8008684:	fa17 f78b 	uxtah	r7, r7, fp
 8008688:	0c1b      	lsrs	r3, r3, #16
 800868a:	eba7 0808 	sub.w	r8, r7, r8
 800868e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008692:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008696:	fa1f f888 	uxth.w	r8, r8
 800869a:	141f      	asrs	r7, r3, #16
 800869c:	454d      	cmp	r5, r9
 800869e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80086a2:	f84a 3b04 	str.w	r3, [sl], #4
 80086a6:	d8e7      	bhi.n	8008678 <__mdiff+0x7c>
 80086a8:	1b2b      	subs	r3, r5, r4
 80086aa:	3b15      	subs	r3, #21
 80086ac:	f023 0303 	bic.w	r3, r3, #3
 80086b0:	3304      	adds	r3, #4
 80086b2:	3415      	adds	r4, #21
 80086b4:	42a5      	cmp	r5, r4
 80086b6:	bf38      	it	cc
 80086b8:	2304      	movcc	r3, #4
 80086ba:	4419      	add	r1, r3
 80086bc:	4473      	add	r3, lr
 80086be:	469e      	mov	lr, r3
 80086c0:	460d      	mov	r5, r1
 80086c2:	4565      	cmp	r5, ip
 80086c4:	d30e      	bcc.n	80086e4 <__mdiff+0xe8>
 80086c6:	f10c 0203 	add.w	r2, ip, #3
 80086ca:	1a52      	subs	r2, r2, r1
 80086cc:	f022 0203 	bic.w	r2, r2, #3
 80086d0:	3903      	subs	r1, #3
 80086d2:	458c      	cmp	ip, r1
 80086d4:	bf38      	it	cc
 80086d6:	2200      	movcc	r2, #0
 80086d8:	441a      	add	r2, r3
 80086da:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80086de:	b17b      	cbz	r3, 8008700 <__mdiff+0x104>
 80086e0:	6106      	str	r6, [r0, #16]
 80086e2:	e7a5      	b.n	8008630 <__mdiff+0x34>
 80086e4:	f855 8b04 	ldr.w	r8, [r5], #4
 80086e8:	fa17 f488 	uxtah	r4, r7, r8
 80086ec:	1422      	asrs	r2, r4, #16
 80086ee:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80086f2:	b2a4      	uxth	r4, r4
 80086f4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80086f8:	f84e 4b04 	str.w	r4, [lr], #4
 80086fc:	1417      	asrs	r7, r2, #16
 80086fe:	e7e0      	b.n	80086c2 <__mdiff+0xc6>
 8008700:	3e01      	subs	r6, #1
 8008702:	e7ea      	b.n	80086da <__mdiff+0xde>
 8008704:	080098b3 	.word	0x080098b3
 8008708:	080098c4 	.word	0x080098c4

0800870c <__d2b>:
 800870c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008710:	4689      	mov	r9, r1
 8008712:	2101      	movs	r1, #1
 8008714:	ec57 6b10 	vmov	r6, r7, d0
 8008718:	4690      	mov	r8, r2
 800871a:	f7ff fcd5 	bl	80080c8 <_Balloc>
 800871e:	4604      	mov	r4, r0
 8008720:	b930      	cbnz	r0, 8008730 <__d2b+0x24>
 8008722:	4602      	mov	r2, r0
 8008724:	4b25      	ldr	r3, [pc, #148]	; (80087bc <__d2b+0xb0>)
 8008726:	4826      	ldr	r0, [pc, #152]	; (80087c0 <__d2b+0xb4>)
 8008728:	f240 310a 	movw	r1, #778	; 0x30a
 800872c:	f000 f9b4 	bl	8008a98 <__assert_func>
 8008730:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008734:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008738:	bb35      	cbnz	r5, 8008788 <__d2b+0x7c>
 800873a:	2e00      	cmp	r6, #0
 800873c:	9301      	str	r3, [sp, #4]
 800873e:	d028      	beq.n	8008792 <__d2b+0x86>
 8008740:	4668      	mov	r0, sp
 8008742:	9600      	str	r6, [sp, #0]
 8008744:	f7ff fd8c 	bl	8008260 <__lo0bits>
 8008748:	9900      	ldr	r1, [sp, #0]
 800874a:	b300      	cbz	r0, 800878e <__d2b+0x82>
 800874c:	9a01      	ldr	r2, [sp, #4]
 800874e:	f1c0 0320 	rsb	r3, r0, #32
 8008752:	fa02 f303 	lsl.w	r3, r2, r3
 8008756:	430b      	orrs	r3, r1
 8008758:	40c2      	lsrs	r2, r0
 800875a:	6163      	str	r3, [r4, #20]
 800875c:	9201      	str	r2, [sp, #4]
 800875e:	9b01      	ldr	r3, [sp, #4]
 8008760:	61a3      	str	r3, [r4, #24]
 8008762:	2b00      	cmp	r3, #0
 8008764:	bf14      	ite	ne
 8008766:	2202      	movne	r2, #2
 8008768:	2201      	moveq	r2, #1
 800876a:	6122      	str	r2, [r4, #16]
 800876c:	b1d5      	cbz	r5, 80087a4 <__d2b+0x98>
 800876e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008772:	4405      	add	r5, r0
 8008774:	f8c9 5000 	str.w	r5, [r9]
 8008778:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800877c:	f8c8 0000 	str.w	r0, [r8]
 8008780:	4620      	mov	r0, r4
 8008782:	b003      	add	sp, #12
 8008784:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008788:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800878c:	e7d5      	b.n	800873a <__d2b+0x2e>
 800878e:	6161      	str	r1, [r4, #20]
 8008790:	e7e5      	b.n	800875e <__d2b+0x52>
 8008792:	a801      	add	r0, sp, #4
 8008794:	f7ff fd64 	bl	8008260 <__lo0bits>
 8008798:	9b01      	ldr	r3, [sp, #4]
 800879a:	6163      	str	r3, [r4, #20]
 800879c:	2201      	movs	r2, #1
 800879e:	6122      	str	r2, [r4, #16]
 80087a0:	3020      	adds	r0, #32
 80087a2:	e7e3      	b.n	800876c <__d2b+0x60>
 80087a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80087ac:	f8c9 0000 	str.w	r0, [r9]
 80087b0:	6918      	ldr	r0, [r3, #16]
 80087b2:	f7ff fd35 	bl	8008220 <__hi0bits>
 80087b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087ba:	e7df      	b.n	800877c <__d2b+0x70>
 80087bc:	080098b3 	.word	0x080098b3
 80087c0:	080098c4 	.word	0x080098c4

080087c4 <_calloc_r>:
 80087c4:	b513      	push	{r0, r1, r4, lr}
 80087c6:	434a      	muls	r2, r1
 80087c8:	4611      	mov	r1, r2
 80087ca:	9201      	str	r2, [sp, #4]
 80087cc:	f7fe f8fe 	bl	80069cc <_malloc_r>
 80087d0:	4604      	mov	r4, r0
 80087d2:	b118      	cbz	r0, 80087dc <_calloc_r+0x18>
 80087d4:	9a01      	ldr	r2, [sp, #4]
 80087d6:	2100      	movs	r1, #0
 80087d8:	f7fe f8a0 	bl	800691c <memset>
 80087dc:	4620      	mov	r0, r4
 80087de:	b002      	add	sp, #8
 80087e0:	bd10      	pop	{r4, pc}

080087e2 <__ssputs_r>:
 80087e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e6:	688e      	ldr	r6, [r1, #8]
 80087e8:	429e      	cmp	r6, r3
 80087ea:	4682      	mov	sl, r0
 80087ec:	460c      	mov	r4, r1
 80087ee:	4690      	mov	r8, r2
 80087f0:	461f      	mov	r7, r3
 80087f2:	d838      	bhi.n	8008866 <__ssputs_r+0x84>
 80087f4:	898a      	ldrh	r2, [r1, #12]
 80087f6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80087fa:	d032      	beq.n	8008862 <__ssputs_r+0x80>
 80087fc:	6825      	ldr	r5, [r4, #0]
 80087fe:	6909      	ldr	r1, [r1, #16]
 8008800:	eba5 0901 	sub.w	r9, r5, r1
 8008804:	6965      	ldr	r5, [r4, #20]
 8008806:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800880a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800880e:	3301      	adds	r3, #1
 8008810:	444b      	add	r3, r9
 8008812:	106d      	asrs	r5, r5, #1
 8008814:	429d      	cmp	r5, r3
 8008816:	bf38      	it	cc
 8008818:	461d      	movcc	r5, r3
 800881a:	0553      	lsls	r3, r2, #21
 800881c:	d531      	bpl.n	8008882 <__ssputs_r+0xa0>
 800881e:	4629      	mov	r1, r5
 8008820:	f7fe f8d4 	bl	80069cc <_malloc_r>
 8008824:	4606      	mov	r6, r0
 8008826:	b950      	cbnz	r0, 800883e <__ssputs_r+0x5c>
 8008828:	230c      	movs	r3, #12
 800882a:	f8ca 3000 	str.w	r3, [sl]
 800882e:	89a3      	ldrh	r3, [r4, #12]
 8008830:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008834:	81a3      	strh	r3, [r4, #12]
 8008836:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800883a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800883e:	6921      	ldr	r1, [r4, #16]
 8008840:	464a      	mov	r2, r9
 8008842:	f7fe f85d 	bl	8006900 <memcpy>
 8008846:	89a3      	ldrh	r3, [r4, #12]
 8008848:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800884c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008850:	81a3      	strh	r3, [r4, #12]
 8008852:	6126      	str	r6, [r4, #16]
 8008854:	6165      	str	r5, [r4, #20]
 8008856:	444e      	add	r6, r9
 8008858:	eba5 0509 	sub.w	r5, r5, r9
 800885c:	6026      	str	r6, [r4, #0]
 800885e:	60a5      	str	r5, [r4, #8]
 8008860:	463e      	mov	r6, r7
 8008862:	42be      	cmp	r6, r7
 8008864:	d900      	bls.n	8008868 <__ssputs_r+0x86>
 8008866:	463e      	mov	r6, r7
 8008868:	4632      	mov	r2, r6
 800886a:	6820      	ldr	r0, [r4, #0]
 800886c:	4641      	mov	r1, r8
 800886e:	f000 f958 	bl	8008b22 <memmove>
 8008872:	68a3      	ldr	r3, [r4, #8]
 8008874:	6822      	ldr	r2, [r4, #0]
 8008876:	1b9b      	subs	r3, r3, r6
 8008878:	4432      	add	r2, r6
 800887a:	60a3      	str	r3, [r4, #8]
 800887c:	6022      	str	r2, [r4, #0]
 800887e:	2000      	movs	r0, #0
 8008880:	e7db      	b.n	800883a <__ssputs_r+0x58>
 8008882:	462a      	mov	r2, r5
 8008884:	f000 f967 	bl	8008b56 <_realloc_r>
 8008888:	4606      	mov	r6, r0
 800888a:	2800      	cmp	r0, #0
 800888c:	d1e1      	bne.n	8008852 <__ssputs_r+0x70>
 800888e:	6921      	ldr	r1, [r4, #16]
 8008890:	4650      	mov	r0, sl
 8008892:	f7fe f84b 	bl	800692c <_free_r>
 8008896:	e7c7      	b.n	8008828 <__ssputs_r+0x46>

08008898 <_svfiprintf_r>:
 8008898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800889c:	4698      	mov	r8, r3
 800889e:	898b      	ldrh	r3, [r1, #12]
 80088a0:	061b      	lsls	r3, r3, #24
 80088a2:	b09d      	sub	sp, #116	; 0x74
 80088a4:	4607      	mov	r7, r0
 80088a6:	460d      	mov	r5, r1
 80088a8:	4614      	mov	r4, r2
 80088aa:	d50e      	bpl.n	80088ca <_svfiprintf_r+0x32>
 80088ac:	690b      	ldr	r3, [r1, #16]
 80088ae:	b963      	cbnz	r3, 80088ca <_svfiprintf_r+0x32>
 80088b0:	2140      	movs	r1, #64	; 0x40
 80088b2:	f7fe f88b 	bl	80069cc <_malloc_r>
 80088b6:	6028      	str	r0, [r5, #0]
 80088b8:	6128      	str	r0, [r5, #16]
 80088ba:	b920      	cbnz	r0, 80088c6 <_svfiprintf_r+0x2e>
 80088bc:	230c      	movs	r3, #12
 80088be:	603b      	str	r3, [r7, #0]
 80088c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088c4:	e0d1      	b.n	8008a6a <_svfiprintf_r+0x1d2>
 80088c6:	2340      	movs	r3, #64	; 0x40
 80088c8:	616b      	str	r3, [r5, #20]
 80088ca:	2300      	movs	r3, #0
 80088cc:	9309      	str	r3, [sp, #36]	; 0x24
 80088ce:	2320      	movs	r3, #32
 80088d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80088d8:	2330      	movs	r3, #48	; 0x30
 80088da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008a84 <_svfiprintf_r+0x1ec>
 80088de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088e2:	f04f 0901 	mov.w	r9, #1
 80088e6:	4623      	mov	r3, r4
 80088e8:	469a      	mov	sl, r3
 80088ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088ee:	b10a      	cbz	r2, 80088f4 <_svfiprintf_r+0x5c>
 80088f0:	2a25      	cmp	r2, #37	; 0x25
 80088f2:	d1f9      	bne.n	80088e8 <_svfiprintf_r+0x50>
 80088f4:	ebba 0b04 	subs.w	fp, sl, r4
 80088f8:	d00b      	beq.n	8008912 <_svfiprintf_r+0x7a>
 80088fa:	465b      	mov	r3, fp
 80088fc:	4622      	mov	r2, r4
 80088fe:	4629      	mov	r1, r5
 8008900:	4638      	mov	r0, r7
 8008902:	f7ff ff6e 	bl	80087e2 <__ssputs_r>
 8008906:	3001      	adds	r0, #1
 8008908:	f000 80aa 	beq.w	8008a60 <_svfiprintf_r+0x1c8>
 800890c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800890e:	445a      	add	r2, fp
 8008910:	9209      	str	r2, [sp, #36]	; 0x24
 8008912:	f89a 3000 	ldrb.w	r3, [sl]
 8008916:	2b00      	cmp	r3, #0
 8008918:	f000 80a2 	beq.w	8008a60 <_svfiprintf_r+0x1c8>
 800891c:	2300      	movs	r3, #0
 800891e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008922:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008926:	f10a 0a01 	add.w	sl, sl, #1
 800892a:	9304      	str	r3, [sp, #16]
 800892c:	9307      	str	r3, [sp, #28]
 800892e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008932:	931a      	str	r3, [sp, #104]	; 0x68
 8008934:	4654      	mov	r4, sl
 8008936:	2205      	movs	r2, #5
 8008938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800893c:	4851      	ldr	r0, [pc, #324]	; (8008a84 <_svfiprintf_r+0x1ec>)
 800893e:	f7f7 fc57 	bl	80001f0 <memchr>
 8008942:	9a04      	ldr	r2, [sp, #16]
 8008944:	b9d8      	cbnz	r0, 800897e <_svfiprintf_r+0xe6>
 8008946:	06d0      	lsls	r0, r2, #27
 8008948:	bf44      	itt	mi
 800894a:	2320      	movmi	r3, #32
 800894c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008950:	0711      	lsls	r1, r2, #28
 8008952:	bf44      	itt	mi
 8008954:	232b      	movmi	r3, #43	; 0x2b
 8008956:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800895a:	f89a 3000 	ldrb.w	r3, [sl]
 800895e:	2b2a      	cmp	r3, #42	; 0x2a
 8008960:	d015      	beq.n	800898e <_svfiprintf_r+0xf6>
 8008962:	9a07      	ldr	r2, [sp, #28]
 8008964:	4654      	mov	r4, sl
 8008966:	2000      	movs	r0, #0
 8008968:	f04f 0c0a 	mov.w	ip, #10
 800896c:	4621      	mov	r1, r4
 800896e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008972:	3b30      	subs	r3, #48	; 0x30
 8008974:	2b09      	cmp	r3, #9
 8008976:	d94e      	bls.n	8008a16 <_svfiprintf_r+0x17e>
 8008978:	b1b0      	cbz	r0, 80089a8 <_svfiprintf_r+0x110>
 800897a:	9207      	str	r2, [sp, #28]
 800897c:	e014      	b.n	80089a8 <_svfiprintf_r+0x110>
 800897e:	eba0 0308 	sub.w	r3, r0, r8
 8008982:	fa09 f303 	lsl.w	r3, r9, r3
 8008986:	4313      	orrs	r3, r2
 8008988:	9304      	str	r3, [sp, #16]
 800898a:	46a2      	mov	sl, r4
 800898c:	e7d2      	b.n	8008934 <_svfiprintf_r+0x9c>
 800898e:	9b03      	ldr	r3, [sp, #12]
 8008990:	1d19      	adds	r1, r3, #4
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	9103      	str	r1, [sp, #12]
 8008996:	2b00      	cmp	r3, #0
 8008998:	bfbb      	ittet	lt
 800899a:	425b      	neglt	r3, r3
 800899c:	f042 0202 	orrlt.w	r2, r2, #2
 80089a0:	9307      	strge	r3, [sp, #28]
 80089a2:	9307      	strlt	r3, [sp, #28]
 80089a4:	bfb8      	it	lt
 80089a6:	9204      	strlt	r2, [sp, #16]
 80089a8:	7823      	ldrb	r3, [r4, #0]
 80089aa:	2b2e      	cmp	r3, #46	; 0x2e
 80089ac:	d10c      	bne.n	80089c8 <_svfiprintf_r+0x130>
 80089ae:	7863      	ldrb	r3, [r4, #1]
 80089b0:	2b2a      	cmp	r3, #42	; 0x2a
 80089b2:	d135      	bne.n	8008a20 <_svfiprintf_r+0x188>
 80089b4:	9b03      	ldr	r3, [sp, #12]
 80089b6:	1d1a      	adds	r2, r3, #4
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	9203      	str	r2, [sp, #12]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	bfb8      	it	lt
 80089c0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80089c4:	3402      	adds	r4, #2
 80089c6:	9305      	str	r3, [sp, #20]
 80089c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008a94 <_svfiprintf_r+0x1fc>
 80089cc:	7821      	ldrb	r1, [r4, #0]
 80089ce:	2203      	movs	r2, #3
 80089d0:	4650      	mov	r0, sl
 80089d2:	f7f7 fc0d 	bl	80001f0 <memchr>
 80089d6:	b140      	cbz	r0, 80089ea <_svfiprintf_r+0x152>
 80089d8:	2340      	movs	r3, #64	; 0x40
 80089da:	eba0 000a 	sub.w	r0, r0, sl
 80089de:	fa03 f000 	lsl.w	r0, r3, r0
 80089e2:	9b04      	ldr	r3, [sp, #16]
 80089e4:	4303      	orrs	r3, r0
 80089e6:	3401      	adds	r4, #1
 80089e8:	9304      	str	r3, [sp, #16]
 80089ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089ee:	4826      	ldr	r0, [pc, #152]	; (8008a88 <_svfiprintf_r+0x1f0>)
 80089f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089f4:	2206      	movs	r2, #6
 80089f6:	f7f7 fbfb 	bl	80001f0 <memchr>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	d038      	beq.n	8008a70 <_svfiprintf_r+0x1d8>
 80089fe:	4b23      	ldr	r3, [pc, #140]	; (8008a8c <_svfiprintf_r+0x1f4>)
 8008a00:	bb1b      	cbnz	r3, 8008a4a <_svfiprintf_r+0x1b2>
 8008a02:	9b03      	ldr	r3, [sp, #12]
 8008a04:	3307      	adds	r3, #7
 8008a06:	f023 0307 	bic.w	r3, r3, #7
 8008a0a:	3308      	adds	r3, #8
 8008a0c:	9303      	str	r3, [sp, #12]
 8008a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a10:	4433      	add	r3, r6
 8008a12:	9309      	str	r3, [sp, #36]	; 0x24
 8008a14:	e767      	b.n	80088e6 <_svfiprintf_r+0x4e>
 8008a16:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a1a:	460c      	mov	r4, r1
 8008a1c:	2001      	movs	r0, #1
 8008a1e:	e7a5      	b.n	800896c <_svfiprintf_r+0xd4>
 8008a20:	2300      	movs	r3, #0
 8008a22:	3401      	adds	r4, #1
 8008a24:	9305      	str	r3, [sp, #20]
 8008a26:	4619      	mov	r1, r3
 8008a28:	f04f 0c0a 	mov.w	ip, #10
 8008a2c:	4620      	mov	r0, r4
 8008a2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a32:	3a30      	subs	r2, #48	; 0x30
 8008a34:	2a09      	cmp	r2, #9
 8008a36:	d903      	bls.n	8008a40 <_svfiprintf_r+0x1a8>
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d0c5      	beq.n	80089c8 <_svfiprintf_r+0x130>
 8008a3c:	9105      	str	r1, [sp, #20]
 8008a3e:	e7c3      	b.n	80089c8 <_svfiprintf_r+0x130>
 8008a40:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a44:	4604      	mov	r4, r0
 8008a46:	2301      	movs	r3, #1
 8008a48:	e7f0      	b.n	8008a2c <_svfiprintf_r+0x194>
 8008a4a:	ab03      	add	r3, sp, #12
 8008a4c:	9300      	str	r3, [sp, #0]
 8008a4e:	462a      	mov	r2, r5
 8008a50:	4b0f      	ldr	r3, [pc, #60]	; (8008a90 <_svfiprintf_r+0x1f8>)
 8008a52:	a904      	add	r1, sp, #16
 8008a54:	4638      	mov	r0, r7
 8008a56:	f7fe f8b3 	bl	8006bc0 <_printf_float>
 8008a5a:	1c42      	adds	r2, r0, #1
 8008a5c:	4606      	mov	r6, r0
 8008a5e:	d1d6      	bne.n	8008a0e <_svfiprintf_r+0x176>
 8008a60:	89ab      	ldrh	r3, [r5, #12]
 8008a62:	065b      	lsls	r3, r3, #25
 8008a64:	f53f af2c 	bmi.w	80088c0 <_svfiprintf_r+0x28>
 8008a68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a6a:	b01d      	add	sp, #116	; 0x74
 8008a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a70:	ab03      	add	r3, sp, #12
 8008a72:	9300      	str	r3, [sp, #0]
 8008a74:	462a      	mov	r2, r5
 8008a76:	4b06      	ldr	r3, [pc, #24]	; (8008a90 <_svfiprintf_r+0x1f8>)
 8008a78:	a904      	add	r1, sp, #16
 8008a7a:	4638      	mov	r0, r7
 8008a7c:	f7fe fb44 	bl	8007108 <_printf_i>
 8008a80:	e7eb      	b.n	8008a5a <_svfiprintf_r+0x1c2>
 8008a82:	bf00      	nop
 8008a84:	08009a24 	.word	0x08009a24
 8008a88:	08009a2e 	.word	0x08009a2e
 8008a8c:	08006bc1 	.word	0x08006bc1
 8008a90:	080087e3 	.word	0x080087e3
 8008a94:	08009a2a 	.word	0x08009a2a

08008a98 <__assert_func>:
 8008a98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a9a:	4614      	mov	r4, r2
 8008a9c:	461a      	mov	r2, r3
 8008a9e:	4b09      	ldr	r3, [pc, #36]	; (8008ac4 <__assert_func+0x2c>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4605      	mov	r5, r0
 8008aa4:	68d8      	ldr	r0, [r3, #12]
 8008aa6:	b14c      	cbz	r4, 8008abc <__assert_func+0x24>
 8008aa8:	4b07      	ldr	r3, [pc, #28]	; (8008ac8 <__assert_func+0x30>)
 8008aaa:	9100      	str	r1, [sp, #0]
 8008aac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ab0:	4906      	ldr	r1, [pc, #24]	; (8008acc <__assert_func+0x34>)
 8008ab2:	462b      	mov	r3, r5
 8008ab4:	f000 f80e 	bl	8008ad4 <fiprintf>
 8008ab8:	f000 fa9a 	bl	8008ff0 <abort>
 8008abc:	4b04      	ldr	r3, [pc, #16]	; (8008ad0 <__assert_func+0x38>)
 8008abe:	461c      	mov	r4, r3
 8008ac0:	e7f3      	b.n	8008aaa <__assert_func+0x12>
 8008ac2:	bf00      	nop
 8008ac4:	20000010 	.word	0x20000010
 8008ac8:	08009a35 	.word	0x08009a35
 8008acc:	08009a42 	.word	0x08009a42
 8008ad0:	08009a70 	.word	0x08009a70

08008ad4 <fiprintf>:
 8008ad4:	b40e      	push	{r1, r2, r3}
 8008ad6:	b503      	push	{r0, r1, lr}
 8008ad8:	4601      	mov	r1, r0
 8008ada:	ab03      	add	r3, sp, #12
 8008adc:	4805      	ldr	r0, [pc, #20]	; (8008af4 <fiprintf+0x20>)
 8008ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ae2:	6800      	ldr	r0, [r0, #0]
 8008ae4:	9301      	str	r3, [sp, #4]
 8008ae6:	f000 f885 	bl	8008bf4 <_vfiprintf_r>
 8008aea:	b002      	add	sp, #8
 8008aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008af0:	b003      	add	sp, #12
 8008af2:	4770      	bx	lr
 8008af4:	20000010 	.word	0x20000010

08008af8 <__retarget_lock_init_recursive>:
 8008af8:	4770      	bx	lr

08008afa <__retarget_lock_acquire_recursive>:
 8008afa:	4770      	bx	lr

08008afc <__retarget_lock_release_recursive>:
 8008afc:	4770      	bx	lr

08008afe <__ascii_mbtowc>:
 8008afe:	b082      	sub	sp, #8
 8008b00:	b901      	cbnz	r1, 8008b04 <__ascii_mbtowc+0x6>
 8008b02:	a901      	add	r1, sp, #4
 8008b04:	b142      	cbz	r2, 8008b18 <__ascii_mbtowc+0x1a>
 8008b06:	b14b      	cbz	r3, 8008b1c <__ascii_mbtowc+0x1e>
 8008b08:	7813      	ldrb	r3, [r2, #0]
 8008b0a:	600b      	str	r3, [r1, #0]
 8008b0c:	7812      	ldrb	r2, [r2, #0]
 8008b0e:	1e10      	subs	r0, r2, #0
 8008b10:	bf18      	it	ne
 8008b12:	2001      	movne	r0, #1
 8008b14:	b002      	add	sp, #8
 8008b16:	4770      	bx	lr
 8008b18:	4610      	mov	r0, r2
 8008b1a:	e7fb      	b.n	8008b14 <__ascii_mbtowc+0x16>
 8008b1c:	f06f 0001 	mvn.w	r0, #1
 8008b20:	e7f8      	b.n	8008b14 <__ascii_mbtowc+0x16>

08008b22 <memmove>:
 8008b22:	4288      	cmp	r0, r1
 8008b24:	b510      	push	{r4, lr}
 8008b26:	eb01 0402 	add.w	r4, r1, r2
 8008b2a:	d902      	bls.n	8008b32 <memmove+0x10>
 8008b2c:	4284      	cmp	r4, r0
 8008b2e:	4623      	mov	r3, r4
 8008b30:	d807      	bhi.n	8008b42 <memmove+0x20>
 8008b32:	1e43      	subs	r3, r0, #1
 8008b34:	42a1      	cmp	r1, r4
 8008b36:	d008      	beq.n	8008b4a <memmove+0x28>
 8008b38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b3c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b40:	e7f8      	b.n	8008b34 <memmove+0x12>
 8008b42:	4402      	add	r2, r0
 8008b44:	4601      	mov	r1, r0
 8008b46:	428a      	cmp	r2, r1
 8008b48:	d100      	bne.n	8008b4c <memmove+0x2a>
 8008b4a:	bd10      	pop	{r4, pc}
 8008b4c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b50:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b54:	e7f7      	b.n	8008b46 <memmove+0x24>

08008b56 <_realloc_r>:
 8008b56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b58:	4607      	mov	r7, r0
 8008b5a:	4614      	mov	r4, r2
 8008b5c:	460e      	mov	r6, r1
 8008b5e:	b921      	cbnz	r1, 8008b6a <_realloc_r+0x14>
 8008b60:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008b64:	4611      	mov	r1, r2
 8008b66:	f7fd bf31 	b.w	80069cc <_malloc_r>
 8008b6a:	b922      	cbnz	r2, 8008b76 <_realloc_r+0x20>
 8008b6c:	f7fd fede 	bl	800692c <_free_r>
 8008b70:	4625      	mov	r5, r4
 8008b72:	4628      	mov	r0, r5
 8008b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b76:	f000 fc5f 	bl	8009438 <_malloc_usable_size_r>
 8008b7a:	42a0      	cmp	r0, r4
 8008b7c:	d20f      	bcs.n	8008b9e <_realloc_r+0x48>
 8008b7e:	4621      	mov	r1, r4
 8008b80:	4638      	mov	r0, r7
 8008b82:	f7fd ff23 	bl	80069cc <_malloc_r>
 8008b86:	4605      	mov	r5, r0
 8008b88:	2800      	cmp	r0, #0
 8008b8a:	d0f2      	beq.n	8008b72 <_realloc_r+0x1c>
 8008b8c:	4631      	mov	r1, r6
 8008b8e:	4622      	mov	r2, r4
 8008b90:	f7fd feb6 	bl	8006900 <memcpy>
 8008b94:	4631      	mov	r1, r6
 8008b96:	4638      	mov	r0, r7
 8008b98:	f7fd fec8 	bl	800692c <_free_r>
 8008b9c:	e7e9      	b.n	8008b72 <_realloc_r+0x1c>
 8008b9e:	4635      	mov	r5, r6
 8008ba0:	e7e7      	b.n	8008b72 <_realloc_r+0x1c>

08008ba2 <__sfputc_r>:
 8008ba2:	6893      	ldr	r3, [r2, #8]
 8008ba4:	3b01      	subs	r3, #1
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	b410      	push	{r4}
 8008baa:	6093      	str	r3, [r2, #8]
 8008bac:	da08      	bge.n	8008bc0 <__sfputc_r+0x1e>
 8008bae:	6994      	ldr	r4, [r2, #24]
 8008bb0:	42a3      	cmp	r3, r4
 8008bb2:	db01      	blt.n	8008bb8 <__sfputc_r+0x16>
 8008bb4:	290a      	cmp	r1, #10
 8008bb6:	d103      	bne.n	8008bc0 <__sfputc_r+0x1e>
 8008bb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bbc:	f000 b94a 	b.w	8008e54 <__swbuf_r>
 8008bc0:	6813      	ldr	r3, [r2, #0]
 8008bc2:	1c58      	adds	r0, r3, #1
 8008bc4:	6010      	str	r0, [r2, #0]
 8008bc6:	7019      	strb	r1, [r3, #0]
 8008bc8:	4608      	mov	r0, r1
 8008bca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <__sfputs_r>:
 8008bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bd2:	4606      	mov	r6, r0
 8008bd4:	460f      	mov	r7, r1
 8008bd6:	4614      	mov	r4, r2
 8008bd8:	18d5      	adds	r5, r2, r3
 8008bda:	42ac      	cmp	r4, r5
 8008bdc:	d101      	bne.n	8008be2 <__sfputs_r+0x12>
 8008bde:	2000      	movs	r0, #0
 8008be0:	e007      	b.n	8008bf2 <__sfputs_r+0x22>
 8008be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008be6:	463a      	mov	r2, r7
 8008be8:	4630      	mov	r0, r6
 8008bea:	f7ff ffda 	bl	8008ba2 <__sfputc_r>
 8008bee:	1c43      	adds	r3, r0, #1
 8008bf0:	d1f3      	bne.n	8008bda <__sfputs_r+0xa>
 8008bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008bf4 <_vfiprintf_r>:
 8008bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf8:	460d      	mov	r5, r1
 8008bfa:	b09d      	sub	sp, #116	; 0x74
 8008bfc:	4614      	mov	r4, r2
 8008bfe:	4698      	mov	r8, r3
 8008c00:	4606      	mov	r6, r0
 8008c02:	b118      	cbz	r0, 8008c0c <_vfiprintf_r+0x18>
 8008c04:	6983      	ldr	r3, [r0, #24]
 8008c06:	b90b      	cbnz	r3, 8008c0c <_vfiprintf_r+0x18>
 8008c08:	f000 fb14 	bl	8009234 <__sinit>
 8008c0c:	4b89      	ldr	r3, [pc, #548]	; (8008e34 <_vfiprintf_r+0x240>)
 8008c0e:	429d      	cmp	r5, r3
 8008c10:	d11b      	bne.n	8008c4a <_vfiprintf_r+0x56>
 8008c12:	6875      	ldr	r5, [r6, #4]
 8008c14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c16:	07d9      	lsls	r1, r3, #31
 8008c18:	d405      	bmi.n	8008c26 <_vfiprintf_r+0x32>
 8008c1a:	89ab      	ldrh	r3, [r5, #12]
 8008c1c:	059a      	lsls	r2, r3, #22
 8008c1e:	d402      	bmi.n	8008c26 <_vfiprintf_r+0x32>
 8008c20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c22:	f7ff ff6a 	bl	8008afa <__retarget_lock_acquire_recursive>
 8008c26:	89ab      	ldrh	r3, [r5, #12]
 8008c28:	071b      	lsls	r3, r3, #28
 8008c2a:	d501      	bpl.n	8008c30 <_vfiprintf_r+0x3c>
 8008c2c:	692b      	ldr	r3, [r5, #16]
 8008c2e:	b9eb      	cbnz	r3, 8008c6c <_vfiprintf_r+0x78>
 8008c30:	4629      	mov	r1, r5
 8008c32:	4630      	mov	r0, r6
 8008c34:	f000 f96e 	bl	8008f14 <__swsetup_r>
 8008c38:	b1c0      	cbz	r0, 8008c6c <_vfiprintf_r+0x78>
 8008c3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c3c:	07dc      	lsls	r4, r3, #31
 8008c3e:	d50e      	bpl.n	8008c5e <_vfiprintf_r+0x6a>
 8008c40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c44:	b01d      	add	sp, #116	; 0x74
 8008c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c4a:	4b7b      	ldr	r3, [pc, #492]	; (8008e38 <_vfiprintf_r+0x244>)
 8008c4c:	429d      	cmp	r5, r3
 8008c4e:	d101      	bne.n	8008c54 <_vfiprintf_r+0x60>
 8008c50:	68b5      	ldr	r5, [r6, #8]
 8008c52:	e7df      	b.n	8008c14 <_vfiprintf_r+0x20>
 8008c54:	4b79      	ldr	r3, [pc, #484]	; (8008e3c <_vfiprintf_r+0x248>)
 8008c56:	429d      	cmp	r5, r3
 8008c58:	bf08      	it	eq
 8008c5a:	68f5      	ldreq	r5, [r6, #12]
 8008c5c:	e7da      	b.n	8008c14 <_vfiprintf_r+0x20>
 8008c5e:	89ab      	ldrh	r3, [r5, #12]
 8008c60:	0598      	lsls	r0, r3, #22
 8008c62:	d4ed      	bmi.n	8008c40 <_vfiprintf_r+0x4c>
 8008c64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c66:	f7ff ff49 	bl	8008afc <__retarget_lock_release_recursive>
 8008c6a:	e7e9      	b.n	8008c40 <_vfiprintf_r+0x4c>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008c70:	2320      	movs	r3, #32
 8008c72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c76:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c7a:	2330      	movs	r3, #48	; 0x30
 8008c7c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008e40 <_vfiprintf_r+0x24c>
 8008c80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c84:	f04f 0901 	mov.w	r9, #1
 8008c88:	4623      	mov	r3, r4
 8008c8a:	469a      	mov	sl, r3
 8008c8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c90:	b10a      	cbz	r2, 8008c96 <_vfiprintf_r+0xa2>
 8008c92:	2a25      	cmp	r2, #37	; 0x25
 8008c94:	d1f9      	bne.n	8008c8a <_vfiprintf_r+0x96>
 8008c96:	ebba 0b04 	subs.w	fp, sl, r4
 8008c9a:	d00b      	beq.n	8008cb4 <_vfiprintf_r+0xc0>
 8008c9c:	465b      	mov	r3, fp
 8008c9e:	4622      	mov	r2, r4
 8008ca0:	4629      	mov	r1, r5
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	f7ff ff94 	bl	8008bd0 <__sfputs_r>
 8008ca8:	3001      	adds	r0, #1
 8008caa:	f000 80aa 	beq.w	8008e02 <_vfiprintf_r+0x20e>
 8008cae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cb0:	445a      	add	r2, fp
 8008cb2:	9209      	str	r2, [sp, #36]	; 0x24
 8008cb4:	f89a 3000 	ldrb.w	r3, [sl]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f000 80a2 	beq.w	8008e02 <_vfiprintf_r+0x20e>
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008cc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cc8:	f10a 0a01 	add.w	sl, sl, #1
 8008ccc:	9304      	str	r3, [sp, #16]
 8008cce:	9307      	str	r3, [sp, #28]
 8008cd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cd4:	931a      	str	r3, [sp, #104]	; 0x68
 8008cd6:	4654      	mov	r4, sl
 8008cd8:	2205      	movs	r2, #5
 8008cda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cde:	4858      	ldr	r0, [pc, #352]	; (8008e40 <_vfiprintf_r+0x24c>)
 8008ce0:	f7f7 fa86 	bl	80001f0 <memchr>
 8008ce4:	9a04      	ldr	r2, [sp, #16]
 8008ce6:	b9d8      	cbnz	r0, 8008d20 <_vfiprintf_r+0x12c>
 8008ce8:	06d1      	lsls	r1, r2, #27
 8008cea:	bf44      	itt	mi
 8008cec:	2320      	movmi	r3, #32
 8008cee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cf2:	0713      	lsls	r3, r2, #28
 8008cf4:	bf44      	itt	mi
 8008cf6:	232b      	movmi	r3, #43	; 0x2b
 8008cf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8008d00:	2b2a      	cmp	r3, #42	; 0x2a
 8008d02:	d015      	beq.n	8008d30 <_vfiprintf_r+0x13c>
 8008d04:	9a07      	ldr	r2, [sp, #28]
 8008d06:	4654      	mov	r4, sl
 8008d08:	2000      	movs	r0, #0
 8008d0a:	f04f 0c0a 	mov.w	ip, #10
 8008d0e:	4621      	mov	r1, r4
 8008d10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d14:	3b30      	subs	r3, #48	; 0x30
 8008d16:	2b09      	cmp	r3, #9
 8008d18:	d94e      	bls.n	8008db8 <_vfiprintf_r+0x1c4>
 8008d1a:	b1b0      	cbz	r0, 8008d4a <_vfiprintf_r+0x156>
 8008d1c:	9207      	str	r2, [sp, #28]
 8008d1e:	e014      	b.n	8008d4a <_vfiprintf_r+0x156>
 8008d20:	eba0 0308 	sub.w	r3, r0, r8
 8008d24:	fa09 f303 	lsl.w	r3, r9, r3
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	9304      	str	r3, [sp, #16]
 8008d2c:	46a2      	mov	sl, r4
 8008d2e:	e7d2      	b.n	8008cd6 <_vfiprintf_r+0xe2>
 8008d30:	9b03      	ldr	r3, [sp, #12]
 8008d32:	1d19      	adds	r1, r3, #4
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	9103      	str	r1, [sp, #12]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	bfbb      	ittet	lt
 8008d3c:	425b      	neglt	r3, r3
 8008d3e:	f042 0202 	orrlt.w	r2, r2, #2
 8008d42:	9307      	strge	r3, [sp, #28]
 8008d44:	9307      	strlt	r3, [sp, #28]
 8008d46:	bfb8      	it	lt
 8008d48:	9204      	strlt	r2, [sp, #16]
 8008d4a:	7823      	ldrb	r3, [r4, #0]
 8008d4c:	2b2e      	cmp	r3, #46	; 0x2e
 8008d4e:	d10c      	bne.n	8008d6a <_vfiprintf_r+0x176>
 8008d50:	7863      	ldrb	r3, [r4, #1]
 8008d52:	2b2a      	cmp	r3, #42	; 0x2a
 8008d54:	d135      	bne.n	8008dc2 <_vfiprintf_r+0x1ce>
 8008d56:	9b03      	ldr	r3, [sp, #12]
 8008d58:	1d1a      	adds	r2, r3, #4
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	9203      	str	r2, [sp, #12]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	bfb8      	it	lt
 8008d62:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008d66:	3402      	adds	r4, #2
 8008d68:	9305      	str	r3, [sp, #20]
 8008d6a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008e50 <_vfiprintf_r+0x25c>
 8008d6e:	7821      	ldrb	r1, [r4, #0]
 8008d70:	2203      	movs	r2, #3
 8008d72:	4650      	mov	r0, sl
 8008d74:	f7f7 fa3c 	bl	80001f0 <memchr>
 8008d78:	b140      	cbz	r0, 8008d8c <_vfiprintf_r+0x198>
 8008d7a:	2340      	movs	r3, #64	; 0x40
 8008d7c:	eba0 000a 	sub.w	r0, r0, sl
 8008d80:	fa03 f000 	lsl.w	r0, r3, r0
 8008d84:	9b04      	ldr	r3, [sp, #16]
 8008d86:	4303      	orrs	r3, r0
 8008d88:	3401      	adds	r4, #1
 8008d8a:	9304      	str	r3, [sp, #16]
 8008d8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d90:	482c      	ldr	r0, [pc, #176]	; (8008e44 <_vfiprintf_r+0x250>)
 8008d92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d96:	2206      	movs	r2, #6
 8008d98:	f7f7 fa2a 	bl	80001f0 <memchr>
 8008d9c:	2800      	cmp	r0, #0
 8008d9e:	d03f      	beq.n	8008e20 <_vfiprintf_r+0x22c>
 8008da0:	4b29      	ldr	r3, [pc, #164]	; (8008e48 <_vfiprintf_r+0x254>)
 8008da2:	bb1b      	cbnz	r3, 8008dec <_vfiprintf_r+0x1f8>
 8008da4:	9b03      	ldr	r3, [sp, #12]
 8008da6:	3307      	adds	r3, #7
 8008da8:	f023 0307 	bic.w	r3, r3, #7
 8008dac:	3308      	adds	r3, #8
 8008dae:	9303      	str	r3, [sp, #12]
 8008db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008db2:	443b      	add	r3, r7
 8008db4:	9309      	str	r3, [sp, #36]	; 0x24
 8008db6:	e767      	b.n	8008c88 <_vfiprintf_r+0x94>
 8008db8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dbc:	460c      	mov	r4, r1
 8008dbe:	2001      	movs	r0, #1
 8008dc0:	e7a5      	b.n	8008d0e <_vfiprintf_r+0x11a>
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	3401      	adds	r4, #1
 8008dc6:	9305      	str	r3, [sp, #20]
 8008dc8:	4619      	mov	r1, r3
 8008dca:	f04f 0c0a 	mov.w	ip, #10
 8008dce:	4620      	mov	r0, r4
 8008dd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dd4:	3a30      	subs	r2, #48	; 0x30
 8008dd6:	2a09      	cmp	r2, #9
 8008dd8:	d903      	bls.n	8008de2 <_vfiprintf_r+0x1ee>
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d0c5      	beq.n	8008d6a <_vfiprintf_r+0x176>
 8008dde:	9105      	str	r1, [sp, #20]
 8008de0:	e7c3      	b.n	8008d6a <_vfiprintf_r+0x176>
 8008de2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008de6:	4604      	mov	r4, r0
 8008de8:	2301      	movs	r3, #1
 8008dea:	e7f0      	b.n	8008dce <_vfiprintf_r+0x1da>
 8008dec:	ab03      	add	r3, sp, #12
 8008dee:	9300      	str	r3, [sp, #0]
 8008df0:	462a      	mov	r2, r5
 8008df2:	4b16      	ldr	r3, [pc, #88]	; (8008e4c <_vfiprintf_r+0x258>)
 8008df4:	a904      	add	r1, sp, #16
 8008df6:	4630      	mov	r0, r6
 8008df8:	f7fd fee2 	bl	8006bc0 <_printf_float>
 8008dfc:	4607      	mov	r7, r0
 8008dfe:	1c78      	adds	r0, r7, #1
 8008e00:	d1d6      	bne.n	8008db0 <_vfiprintf_r+0x1bc>
 8008e02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e04:	07d9      	lsls	r1, r3, #31
 8008e06:	d405      	bmi.n	8008e14 <_vfiprintf_r+0x220>
 8008e08:	89ab      	ldrh	r3, [r5, #12]
 8008e0a:	059a      	lsls	r2, r3, #22
 8008e0c:	d402      	bmi.n	8008e14 <_vfiprintf_r+0x220>
 8008e0e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e10:	f7ff fe74 	bl	8008afc <__retarget_lock_release_recursive>
 8008e14:	89ab      	ldrh	r3, [r5, #12]
 8008e16:	065b      	lsls	r3, r3, #25
 8008e18:	f53f af12 	bmi.w	8008c40 <_vfiprintf_r+0x4c>
 8008e1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e1e:	e711      	b.n	8008c44 <_vfiprintf_r+0x50>
 8008e20:	ab03      	add	r3, sp, #12
 8008e22:	9300      	str	r3, [sp, #0]
 8008e24:	462a      	mov	r2, r5
 8008e26:	4b09      	ldr	r3, [pc, #36]	; (8008e4c <_vfiprintf_r+0x258>)
 8008e28:	a904      	add	r1, sp, #16
 8008e2a:	4630      	mov	r0, r6
 8008e2c:	f7fe f96c 	bl	8007108 <_printf_i>
 8008e30:	e7e4      	b.n	8008dfc <_vfiprintf_r+0x208>
 8008e32:	bf00      	nop
 8008e34:	08009b9c 	.word	0x08009b9c
 8008e38:	08009bbc 	.word	0x08009bbc
 8008e3c:	08009b7c 	.word	0x08009b7c
 8008e40:	08009a24 	.word	0x08009a24
 8008e44:	08009a2e 	.word	0x08009a2e
 8008e48:	08006bc1 	.word	0x08006bc1
 8008e4c:	08008bd1 	.word	0x08008bd1
 8008e50:	08009a2a 	.word	0x08009a2a

08008e54 <__swbuf_r>:
 8008e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e56:	460e      	mov	r6, r1
 8008e58:	4614      	mov	r4, r2
 8008e5a:	4605      	mov	r5, r0
 8008e5c:	b118      	cbz	r0, 8008e66 <__swbuf_r+0x12>
 8008e5e:	6983      	ldr	r3, [r0, #24]
 8008e60:	b90b      	cbnz	r3, 8008e66 <__swbuf_r+0x12>
 8008e62:	f000 f9e7 	bl	8009234 <__sinit>
 8008e66:	4b21      	ldr	r3, [pc, #132]	; (8008eec <__swbuf_r+0x98>)
 8008e68:	429c      	cmp	r4, r3
 8008e6a:	d12b      	bne.n	8008ec4 <__swbuf_r+0x70>
 8008e6c:	686c      	ldr	r4, [r5, #4]
 8008e6e:	69a3      	ldr	r3, [r4, #24]
 8008e70:	60a3      	str	r3, [r4, #8]
 8008e72:	89a3      	ldrh	r3, [r4, #12]
 8008e74:	071a      	lsls	r2, r3, #28
 8008e76:	d52f      	bpl.n	8008ed8 <__swbuf_r+0x84>
 8008e78:	6923      	ldr	r3, [r4, #16]
 8008e7a:	b36b      	cbz	r3, 8008ed8 <__swbuf_r+0x84>
 8008e7c:	6923      	ldr	r3, [r4, #16]
 8008e7e:	6820      	ldr	r0, [r4, #0]
 8008e80:	1ac0      	subs	r0, r0, r3
 8008e82:	6963      	ldr	r3, [r4, #20]
 8008e84:	b2f6      	uxtb	r6, r6
 8008e86:	4283      	cmp	r3, r0
 8008e88:	4637      	mov	r7, r6
 8008e8a:	dc04      	bgt.n	8008e96 <__swbuf_r+0x42>
 8008e8c:	4621      	mov	r1, r4
 8008e8e:	4628      	mov	r0, r5
 8008e90:	f000 f93c 	bl	800910c <_fflush_r>
 8008e94:	bb30      	cbnz	r0, 8008ee4 <__swbuf_r+0x90>
 8008e96:	68a3      	ldr	r3, [r4, #8]
 8008e98:	3b01      	subs	r3, #1
 8008e9a:	60a3      	str	r3, [r4, #8]
 8008e9c:	6823      	ldr	r3, [r4, #0]
 8008e9e:	1c5a      	adds	r2, r3, #1
 8008ea0:	6022      	str	r2, [r4, #0]
 8008ea2:	701e      	strb	r6, [r3, #0]
 8008ea4:	6963      	ldr	r3, [r4, #20]
 8008ea6:	3001      	adds	r0, #1
 8008ea8:	4283      	cmp	r3, r0
 8008eaa:	d004      	beq.n	8008eb6 <__swbuf_r+0x62>
 8008eac:	89a3      	ldrh	r3, [r4, #12]
 8008eae:	07db      	lsls	r3, r3, #31
 8008eb0:	d506      	bpl.n	8008ec0 <__swbuf_r+0x6c>
 8008eb2:	2e0a      	cmp	r6, #10
 8008eb4:	d104      	bne.n	8008ec0 <__swbuf_r+0x6c>
 8008eb6:	4621      	mov	r1, r4
 8008eb8:	4628      	mov	r0, r5
 8008eba:	f000 f927 	bl	800910c <_fflush_r>
 8008ebe:	b988      	cbnz	r0, 8008ee4 <__swbuf_r+0x90>
 8008ec0:	4638      	mov	r0, r7
 8008ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ec4:	4b0a      	ldr	r3, [pc, #40]	; (8008ef0 <__swbuf_r+0x9c>)
 8008ec6:	429c      	cmp	r4, r3
 8008ec8:	d101      	bne.n	8008ece <__swbuf_r+0x7a>
 8008eca:	68ac      	ldr	r4, [r5, #8]
 8008ecc:	e7cf      	b.n	8008e6e <__swbuf_r+0x1a>
 8008ece:	4b09      	ldr	r3, [pc, #36]	; (8008ef4 <__swbuf_r+0xa0>)
 8008ed0:	429c      	cmp	r4, r3
 8008ed2:	bf08      	it	eq
 8008ed4:	68ec      	ldreq	r4, [r5, #12]
 8008ed6:	e7ca      	b.n	8008e6e <__swbuf_r+0x1a>
 8008ed8:	4621      	mov	r1, r4
 8008eda:	4628      	mov	r0, r5
 8008edc:	f000 f81a 	bl	8008f14 <__swsetup_r>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d0cb      	beq.n	8008e7c <__swbuf_r+0x28>
 8008ee4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008ee8:	e7ea      	b.n	8008ec0 <__swbuf_r+0x6c>
 8008eea:	bf00      	nop
 8008eec:	08009b9c 	.word	0x08009b9c
 8008ef0:	08009bbc 	.word	0x08009bbc
 8008ef4:	08009b7c 	.word	0x08009b7c

08008ef8 <__ascii_wctomb>:
 8008ef8:	b149      	cbz	r1, 8008f0e <__ascii_wctomb+0x16>
 8008efa:	2aff      	cmp	r2, #255	; 0xff
 8008efc:	bf85      	ittet	hi
 8008efe:	238a      	movhi	r3, #138	; 0x8a
 8008f00:	6003      	strhi	r3, [r0, #0]
 8008f02:	700a      	strbls	r2, [r1, #0]
 8008f04:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008f08:	bf98      	it	ls
 8008f0a:	2001      	movls	r0, #1
 8008f0c:	4770      	bx	lr
 8008f0e:	4608      	mov	r0, r1
 8008f10:	4770      	bx	lr
	...

08008f14 <__swsetup_r>:
 8008f14:	4b32      	ldr	r3, [pc, #200]	; (8008fe0 <__swsetup_r+0xcc>)
 8008f16:	b570      	push	{r4, r5, r6, lr}
 8008f18:	681d      	ldr	r5, [r3, #0]
 8008f1a:	4606      	mov	r6, r0
 8008f1c:	460c      	mov	r4, r1
 8008f1e:	b125      	cbz	r5, 8008f2a <__swsetup_r+0x16>
 8008f20:	69ab      	ldr	r3, [r5, #24]
 8008f22:	b913      	cbnz	r3, 8008f2a <__swsetup_r+0x16>
 8008f24:	4628      	mov	r0, r5
 8008f26:	f000 f985 	bl	8009234 <__sinit>
 8008f2a:	4b2e      	ldr	r3, [pc, #184]	; (8008fe4 <__swsetup_r+0xd0>)
 8008f2c:	429c      	cmp	r4, r3
 8008f2e:	d10f      	bne.n	8008f50 <__swsetup_r+0x3c>
 8008f30:	686c      	ldr	r4, [r5, #4]
 8008f32:	89a3      	ldrh	r3, [r4, #12]
 8008f34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f38:	0719      	lsls	r1, r3, #28
 8008f3a:	d42c      	bmi.n	8008f96 <__swsetup_r+0x82>
 8008f3c:	06dd      	lsls	r5, r3, #27
 8008f3e:	d411      	bmi.n	8008f64 <__swsetup_r+0x50>
 8008f40:	2309      	movs	r3, #9
 8008f42:	6033      	str	r3, [r6, #0]
 8008f44:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f48:	81a3      	strh	r3, [r4, #12]
 8008f4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f4e:	e03e      	b.n	8008fce <__swsetup_r+0xba>
 8008f50:	4b25      	ldr	r3, [pc, #148]	; (8008fe8 <__swsetup_r+0xd4>)
 8008f52:	429c      	cmp	r4, r3
 8008f54:	d101      	bne.n	8008f5a <__swsetup_r+0x46>
 8008f56:	68ac      	ldr	r4, [r5, #8]
 8008f58:	e7eb      	b.n	8008f32 <__swsetup_r+0x1e>
 8008f5a:	4b24      	ldr	r3, [pc, #144]	; (8008fec <__swsetup_r+0xd8>)
 8008f5c:	429c      	cmp	r4, r3
 8008f5e:	bf08      	it	eq
 8008f60:	68ec      	ldreq	r4, [r5, #12]
 8008f62:	e7e6      	b.n	8008f32 <__swsetup_r+0x1e>
 8008f64:	0758      	lsls	r0, r3, #29
 8008f66:	d512      	bpl.n	8008f8e <__swsetup_r+0x7a>
 8008f68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f6a:	b141      	cbz	r1, 8008f7e <__swsetup_r+0x6a>
 8008f6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f70:	4299      	cmp	r1, r3
 8008f72:	d002      	beq.n	8008f7a <__swsetup_r+0x66>
 8008f74:	4630      	mov	r0, r6
 8008f76:	f7fd fcd9 	bl	800692c <_free_r>
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	6363      	str	r3, [r4, #52]	; 0x34
 8008f7e:	89a3      	ldrh	r3, [r4, #12]
 8008f80:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008f84:	81a3      	strh	r3, [r4, #12]
 8008f86:	2300      	movs	r3, #0
 8008f88:	6063      	str	r3, [r4, #4]
 8008f8a:	6923      	ldr	r3, [r4, #16]
 8008f8c:	6023      	str	r3, [r4, #0]
 8008f8e:	89a3      	ldrh	r3, [r4, #12]
 8008f90:	f043 0308 	orr.w	r3, r3, #8
 8008f94:	81a3      	strh	r3, [r4, #12]
 8008f96:	6923      	ldr	r3, [r4, #16]
 8008f98:	b94b      	cbnz	r3, 8008fae <__swsetup_r+0x9a>
 8008f9a:	89a3      	ldrh	r3, [r4, #12]
 8008f9c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008fa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fa4:	d003      	beq.n	8008fae <__swsetup_r+0x9a>
 8008fa6:	4621      	mov	r1, r4
 8008fa8:	4630      	mov	r0, r6
 8008faa:	f000 fa05 	bl	80093b8 <__smakebuf_r>
 8008fae:	89a0      	ldrh	r0, [r4, #12]
 8008fb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008fb4:	f010 0301 	ands.w	r3, r0, #1
 8008fb8:	d00a      	beq.n	8008fd0 <__swsetup_r+0xbc>
 8008fba:	2300      	movs	r3, #0
 8008fbc:	60a3      	str	r3, [r4, #8]
 8008fbe:	6963      	ldr	r3, [r4, #20]
 8008fc0:	425b      	negs	r3, r3
 8008fc2:	61a3      	str	r3, [r4, #24]
 8008fc4:	6923      	ldr	r3, [r4, #16]
 8008fc6:	b943      	cbnz	r3, 8008fda <__swsetup_r+0xc6>
 8008fc8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008fcc:	d1ba      	bne.n	8008f44 <__swsetup_r+0x30>
 8008fce:	bd70      	pop	{r4, r5, r6, pc}
 8008fd0:	0781      	lsls	r1, r0, #30
 8008fd2:	bf58      	it	pl
 8008fd4:	6963      	ldrpl	r3, [r4, #20]
 8008fd6:	60a3      	str	r3, [r4, #8]
 8008fd8:	e7f4      	b.n	8008fc4 <__swsetup_r+0xb0>
 8008fda:	2000      	movs	r0, #0
 8008fdc:	e7f7      	b.n	8008fce <__swsetup_r+0xba>
 8008fde:	bf00      	nop
 8008fe0:	20000010 	.word	0x20000010
 8008fe4:	08009b9c 	.word	0x08009b9c
 8008fe8:	08009bbc 	.word	0x08009bbc
 8008fec:	08009b7c 	.word	0x08009b7c

08008ff0 <abort>:
 8008ff0:	b508      	push	{r3, lr}
 8008ff2:	2006      	movs	r0, #6
 8008ff4:	f000 fa50 	bl	8009498 <raise>
 8008ff8:	2001      	movs	r0, #1
 8008ffa:	f7f8 f8a3 	bl	8001144 <_exit>
	...

08009000 <__sflush_r>:
 8009000:	898a      	ldrh	r2, [r1, #12]
 8009002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009006:	4605      	mov	r5, r0
 8009008:	0710      	lsls	r0, r2, #28
 800900a:	460c      	mov	r4, r1
 800900c:	d458      	bmi.n	80090c0 <__sflush_r+0xc0>
 800900e:	684b      	ldr	r3, [r1, #4]
 8009010:	2b00      	cmp	r3, #0
 8009012:	dc05      	bgt.n	8009020 <__sflush_r+0x20>
 8009014:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009016:	2b00      	cmp	r3, #0
 8009018:	dc02      	bgt.n	8009020 <__sflush_r+0x20>
 800901a:	2000      	movs	r0, #0
 800901c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009020:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009022:	2e00      	cmp	r6, #0
 8009024:	d0f9      	beq.n	800901a <__sflush_r+0x1a>
 8009026:	2300      	movs	r3, #0
 8009028:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800902c:	682f      	ldr	r7, [r5, #0]
 800902e:	602b      	str	r3, [r5, #0]
 8009030:	d032      	beq.n	8009098 <__sflush_r+0x98>
 8009032:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009034:	89a3      	ldrh	r3, [r4, #12]
 8009036:	075a      	lsls	r2, r3, #29
 8009038:	d505      	bpl.n	8009046 <__sflush_r+0x46>
 800903a:	6863      	ldr	r3, [r4, #4]
 800903c:	1ac0      	subs	r0, r0, r3
 800903e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009040:	b10b      	cbz	r3, 8009046 <__sflush_r+0x46>
 8009042:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009044:	1ac0      	subs	r0, r0, r3
 8009046:	2300      	movs	r3, #0
 8009048:	4602      	mov	r2, r0
 800904a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800904c:	6a21      	ldr	r1, [r4, #32]
 800904e:	4628      	mov	r0, r5
 8009050:	47b0      	blx	r6
 8009052:	1c43      	adds	r3, r0, #1
 8009054:	89a3      	ldrh	r3, [r4, #12]
 8009056:	d106      	bne.n	8009066 <__sflush_r+0x66>
 8009058:	6829      	ldr	r1, [r5, #0]
 800905a:	291d      	cmp	r1, #29
 800905c:	d82c      	bhi.n	80090b8 <__sflush_r+0xb8>
 800905e:	4a2a      	ldr	r2, [pc, #168]	; (8009108 <__sflush_r+0x108>)
 8009060:	40ca      	lsrs	r2, r1
 8009062:	07d6      	lsls	r6, r2, #31
 8009064:	d528      	bpl.n	80090b8 <__sflush_r+0xb8>
 8009066:	2200      	movs	r2, #0
 8009068:	6062      	str	r2, [r4, #4]
 800906a:	04d9      	lsls	r1, r3, #19
 800906c:	6922      	ldr	r2, [r4, #16]
 800906e:	6022      	str	r2, [r4, #0]
 8009070:	d504      	bpl.n	800907c <__sflush_r+0x7c>
 8009072:	1c42      	adds	r2, r0, #1
 8009074:	d101      	bne.n	800907a <__sflush_r+0x7a>
 8009076:	682b      	ldr	r3, [r5, #0]
 8009078:	b903      	cbnz	r3, 800907c <__sflush_r+0x7c>
 800907a:	6560      	str	r0, [r4, #84]	; 0x54
 800907c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800907e:	602f      	str	r7, [r5, #0]
 8009080:	2900      	cmp	r1, #0
 8009082:	d0ca      	beq.n	800901a <__sflush_r+0x1a>
 8009084:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009088:	4299      	cmp	r1, r3
 800908a:	d002      	beq.n	8009092 <__sflush_r+0x92>
 800908c:	4628      	mov	r0, r5
 800908e:	f7fd fc4d 	bl	800692c <_free_r>
 8009092:	2000      	movs	r0, #0
 8009094:	6360      	str	r0, [r4, #52]	; 0x34
 8009096:	e7c1      	b.n	800901c <__sflush_r+0x1c>
 8009098:	6a21      	ldr	r1, [r4, #32]
 800909a:	2301      	movs	r3, #1
 800909c:	4628      	mov	r0, r5
 800909e:	47b0      	blx	r6
 80090a0:	1c41      	adds	r1, r0, #1
 80090a2:	d1c7      	bne.n	8009034 <__sflush_r+0x34>
 80090a4:	682b      	ldr	r3, [r5, #0]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d0c4      	beq.n	8009034 <__sflush_r+0x34>
 80090aa:	2b1d      	cmp	r3, #29
 80090ac:	d001      	beq.n	80090b2 <__sflush_r+0xb2>
 80090ae:	2b16      	cmp	r3, #22
 80090b0:	d101      	bne.n	80090b6 <__sflush_r+0xb6>
 80090b2:	602f      	str	r7, [r5, #0]
 80090b4:	e7b1      	b.n	800901a <__sflush_r+0x1a>
 80090b6:	89a3      	ldrh	r3, [r4, #12]
 80090b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090bc:	81a3      	strh	r3, [r4, #12]
 80090be:	e7ad      	b.n	800901c <__sflush_r+0x1c>
 80090c0:	690f      	ldr	r7, [r1, #16]
 80090c2:	2f00      	cmp	r7, #0
 80090c4:	d0a9      	beq.n	800901a <__sflush_r+0x1a>
 80090c6:	0793      	lsls	r3, r2, #30
 80090c8:	680e      	ldr	r6, [r1, #0]
 80090ca:	bf08      	it	eq
 80090cc:	694b      	ldreq	r3, [r1, #20]
 80090ce:	600f      	str	r7, [r1, #0]
 80090d0:	bf18      	it	ne
 80090d2:	2300      	movne	r3, #0
 80090d4:	eba6 0807 	sub.w	r8, r6, r7
 80090d8:	608b      	str	r3, [r1, #8]
 80090da:	f1b8 0f00 	cmp.w	r8, #0
 80090de:	dd9c      	ble.n	800901a <__sflush_r+0x1a>
 80090e0:	6a21      	ldr	r1, [r4, #32]
 80090e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80090e4:	4643      	mov	r3, r8
 80090e6:	463a      	mov	r2, r7
 80090e8:	4628      	mov	r0, r5
 80090ea:	47b0      	blx	r6
 80090ec:	2800      	cmp	r0, #0
 80090ee:	dc06      	bgt.n	80090fe <__sflush_r+0xfe>
 80090f0:	89a3      	ldrh	r3, [r4, #12]
 80090f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090f6:	81a3      	strh	r3, [r4, #12]
 80090f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090fc:	e78e      	b.n	800901c <__sflush_r+0x1c>
 80090fe:	4407      	add	r7, r0
 8009100:	eba8 0800 	sub.w	r8, r8, r0
 8009104:	e7e9      	b.n	80090da <__sflush_r+0xda>
 8009106:	bf00      	nop
 8009108:	20400001 	.word	0x20400001

0800910c <_fflush_r>:
 800910c:	b538      	push	{r3, r4, r5, lr}
 800910e:	690b      	ldr	r3, [r1, #16]
 8009110:	4605      	mov	r5, r0
 8009112:	460c      	mov	r4, r1
 8009114:	b913      	cbnz	r3, 800911c <_fflush_r+0x10>
 8009116:	2500      	movs	r5, #0
 8009118:	4628      	mov	r0, r5
 800911a:	bd38      	pop	{r3, r4, r5, pc}
 800911c:	b118      	cbz	r0, 8009126 <_fflush_r+0x1a>
 800911e:	6983      	ldr	r3, [r0, #24]
 8009120:	b90b      	cbnz	r3, 8009126 <_fflush_r+0x1a>
 8009122:	f000 f887 	bl	8009234 <__sinit>
 8009126:	4b14      	ldr	r3, [pc, #80]	; (8009178 <_fflush_r+0x6c>)
 8009128:	429c      	cmp	r4, r3
 800912a:	d11b      	bne.n	8009164 <_fflush_r+0x58>
 800912c:	686c      	ldr	r4, [r5, #4]
 800912e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d0ef      	beq.n	8009116 <_fflush_r+0xa>
 8009136:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009138:	07d0      	lsls	r0, r2, #31
 800913a:	d404      	bmi.n	8009146 <_fflush_r+0x3a>
 800913c:	0599      	lsls	r1, r3, #22
 800913e:	d402      	bmi.n	8009146 <_fflush_r+0x3a>
 8009140:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009142:	f7ff fcda 	bl	8008afa <__retarget_lock_acquire_recursive>
 8009146:	4628      	mov	r0, r5
 8009148:	4621      	mov	r1, r4
 800914a:	f7ff ff59 	bl	8009000 <__sflush_r>
 800914e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009150:	07da      	lsls	r2, r3, #31
 8009152:	4605      	mov	r5, r0
 8009154:	d4e0      	bmi.n	8009118 <_fflush_r+0xc>
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	059b      	lsls	r3, r3, #22
 800915a:	d4dd      	bmi.n	8009118 <_fflush_r+0xc>
 800915c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800915e:	f7ff fccd 	bl	8008afc <__retarget_lock_release_recursive>
 8009162:	e7d9      	b.n	8009118 <_fflush_r+0xc>
 8009164:	4b05      	ldr	r3, [pc, #20]	; (800917c <_fflush_r+0x70>)
 8009166:	429c      	cmp	r4, r3
 8009168:	d101      	bne.n	800916e <_fflush_r+0x62>
 800916a:	68ac      	ldr	r4, [r5, #8]
 800916c:	e7df      	b.n	800912e <_fflush_r+0x22>
 800916e:	4b04      	ldr	r3, [pc, #16]	; (8009180 <_fflush_r+0x74>)
 8009170:	429c      	cmp	r4, r3
 8009172:	bf08      	it	eq
 8009174:	68ec      	ldreq	r4, [r5, #12]
 8009176:	e7da      	b.n	800912e <_fflush_r+0x22>
 8009178:	08009b9c 	.word	0x08009b9c
 800917c:	08009bbc 	.word	0x08009bbc
 8009180:	08009b7c 	.word	0x08009b7c

08009184 <std>:
 8009184:	2300      	movs	r3, #0
 8009186:	b510      	push	{r4, lr}
 8009188:	4604      	mov	r4, r0
 800918a:	e9c0 3300 	strd	r3, r3, [r0]
 800918e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009192:	6083      	str	r3, [r0, #8]
 8009194:	8181      	strh	r1, [r0, #12]
 8009196:	6643      	str	r3, [r0, #100]	; 0x64
 8009198:	81c2      	strh	r2, [r0, #14]
 800919a:	6183      	str	r3, [r0, #24]
 800919c:	4619      	mov	r1, r3
 800919e:	2208      	movs	r2, #8
 80091a0:	305c      	adds	r0, #92	; 0x5c
 80091a2:	f7fd fbbb 	bl	800691c <memset>
 80091a6:	4b05      	ldr	r3, [pc, #20]	; (80091bc <std+0x38>)
 80091a8:	6263      	str	r3, [r4, #36]	; 0x24
 80091aa:	4b05      	ldr	r3, [pc, #20]	; (80091c0 <std+0x3c>)
 80091ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80091ae:	4b05      	ldr	r3, [pc, #20]	; (80091c4 <std+0x40>)
 80091b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80091b2:	4b05      	ldr	r3, [pc, #20]	; (80091c8 <std+0x44>)
 80091b4:	6224      	str	r4, [r4, #32]
 80091b6:	6323      	str	r3, [r4, #48]	; 0x30
 80091b8:	bd10      	pop	{r4, pc}
 80091ba:	bf00      	nop
 80091bc:	080094d1 	.word	0x080094d1
 80091c0:	080094f3 	.word	0x080094f3
 80091c4:	0800952b 	.word	0x0800952b
 80091c8:	0800954f 	.word	0x0800954f

080091cc <_cleanup_r>:
 80091cc:	4901      	ldr	r1, [pc, #4]	; (80091d4 <_cleanup_r+0x8>)
 80091ce:	f000 b8af 	b.w	8009330 <_fwalk_reent>
 80091d2:	bf00      	nop
 80091d4:	0800910d 	.word	0x0800910d

080091d8 <__sfmoreglue>:
 80091d8:	b570      	push	{r4, r5, r6, lr}
 80091da:	1e4a      	subs	r2, r1, #1
 80091dc:	2568      	movs	r5, #104	; 0x68
 80091de:	4355      	muls	r5, r2
 80091e0:	460e      	mov	r6, r1
 80091e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80091e6:	f7fd fbf1 	bl	80069cc <_malloc_r>
 80091ea:	4604      	mov	r4, r0
 80091ec:	b140      	cbz	r0, 8009200 <__sfmoreglue+0x28>
 80091ee:	2100      	movs	r1, #0
 80091f0:	e9c0 1600 	strd	r1, r6, [r0]
 80091f4:	300c      	adds	r0, #12
 80091f6:	60a0      	str	r0, [r4, #8]
 80091f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80091fc:	f7fd fb8e 	bl	800691c <memset>
 8009200:	4620      	mov	r0, r4
 8009202:	bd70      	pop	{r4, r5, r6, pc}

08009204 <__sfp_lock_acquire>:
 8009204:	4801      	ldr	r0, [pc, #4]	; (800920c <__sfp_lock_acquire+0x8>)
 8009206:	f7ff bc78 	b.w	8008afa <__retarget_lock_acquire_recursive>
 800920a:	bf00      	nop
 800920c:	200034c8 	.word	0x200034c8

08009210 <__sfp_lock_release>:
 8009210:	4801      	ldr	r0, [pc, #4]	; (8009218 <__sfp_lock_release+0x8>)
 8009212:	f7ff bc73 	b.w	8008afc <__retarget_lock_release_recursive>
 8009216:	bf00      	nop
 8009218:	200034c8 	.word	0x200034c8

0800921c <__sinit_lock_acquire>:
 800921c:	4801      	ldr	r0, [pc, #4]	; (8009224 <__sinit_lock_acquire+0x8>)
 800921e:	f7ff bc6c 	b.w	8008afa <__retarget_lock_acquire_recursive>
 8009222:	bf00      	nop
 8009224:	200034c3 	.word	0x200034c3

08009228 <__sinit_lock_release>:
 8009228:	4801      	ldr	r0, [pc, #4]	; (8009230 <__sinit_lock_release+0x8>)
 800922a:	f7ff bc67 	b.w	8008afc <__retarget_lock_release_recursive>
 800922e:	bf00      	nop
 8009230:	200034c3 	.word	0x200034c3

08009234 <__sinit>:
 8009234:	b510      	push	{r4, lr}
 8009236:	4604      	mov	r4, r0
 8009238:	f7ff fff0 	bl	800921c <__sinit_lock_acquire>
 800923c:	69a3      	ldr	r3, [r4, #24]
 800923e:	b11b      	cbz	r3, 8009248 <__sinit+0x14>
 8009240:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009244:	f7ff bff0 	b.w	8009228 <__sinit_lock_release>
 8009248:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800924c:	6523      	str	r3, [r4, #80]	; 0x50
 800924e:	4b13      	ldr	r3, [pc, #76]	; (800929c <__sinit+0x68>)
 8009250:	4a13      	ldr	r2, [pc, #76]	; (80092a0 <__sinit+0x6c>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	62a2      	str	r2, [r4, #40]	; 0x28
 8009256:	42a3      	cmp	r3, r4
 8009258:	bf04      	itt	eq
 800925a:	2301      	moveq	r3, #1
 800925c:	61a3      	streq	r3, [r4, #24]
 800925e:	4620      	mov	r0, r4
 8009260:	f000 f820 	bl	80092a4 <__sfp>
 8009264:	6060      	str	r0, [r4, #4]
 8009266:	4620      	mov	r0, r4
 8009268:	f000 f81c 	bl	80092a4 <__sfp>
 800926c:	60a0      	str	r0, [r4, #8]
 800926e:	4620      	mov	r0, r4
 8009270:	f000 f818 	bl	80092a4 <__sfp>
 8009274:	2200      	movs	r2, #0
 8009276:	60e0      	str	r0, [r4, #12]
 8009278:	2104      	movs	r1, #4
 800927a:	6860      	ldr	r0, [r4, #4]
 800927c:	f7ff ff82 	bl	8009184 <std>
 8009280:	68a0      	ldr	r0, [r4, #8]
 8009282:	2201      	movs	r2, #1
 8009284:	2109      	movs	r1, #9
 8009286:	f7ff ff7d 	bl	8009184 <std>
 800928a:	68e0      	ldr	r0, [r4, #12]
 800928c:	2202      	movs	r2, #2
 800928e:	2112      	movs	r1, #18
 8009290:	f7ff ff78 	bl	8009184 <std>
 8009294:	2301      	movs	r3, #1
 8009296:	61a3      	str	r3, [r4, #24]
 8009298:	e7d2      	b.n	8009240 <__sinit+0xc>
 800929a:	bf00      	nop
 800929c:	080097f8 	.word	0x080097f8
 80092a0:	080091cd 	.word	0x080091cd

080092a4 <__sfp>:
 80092a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092a6:	4607      	mov	r7, r0
 80092a8:	f7ff ffac 	bl	8009204 <__sfp_lock_acquire>
 80092ac:	4b1e      	ldr	r3, [pc, #120]	; (8009328 <__sfp+0x84>)
 80092ae:	681e      	ldr	r6, [r3, #0]
 80092b0:	69b3      	ldr	r3, [r6, #24]
 80092b2:	b913      	cbnz	r3, 80092ba <__sfp+0x16>
 80092b4:	4630      	mov	r0, r6
 80092b6:	f7ff ffbd 	bl	8009234 <__sinit>
 80092ba:	3648      	adds	r6, #72	; 0x48
 80092bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80092c0:	3b01      	subs	r3, #1
 80092c2:	d503      	bpl.n	80092cc <__sfp+0x28>
 80092c4:	6833      	ldr	r3, [r6, #0]
 80092c6:	b30b      	cbz	r3, 800930c <__sfp+0x68>
 80092c8:	6836      	ldr	r6, [r6, #0]
 80092ca:	e7f7      	b.n	80092bc <__sfp+0x18>
 80092cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80092d0:	b9d5      	cbnz	r5, 8009308 <__sfp+0x64>
 80092d2:	4b16      	ldr	r3, [pc, #88]	; (800932c <__sfp+0x88>)
 80092d4:	60e3      	str	r3, [r4, #12]
 80092d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80092da:	6665      	str	r5, [r4, #100]	; 0x64
 80092dc:	f7ff fc0c 	bl	8008af8 <__retarget_lock_init_recursive>
 80092e0:	f7ff ff96 	bl	8009210 <__sfp_lock_release>
 80092e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80092e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80092ec:	6025      	str	r5, [r4, #0]
 80092ee:	61a5      	str	r5, [r4, #24]
 80092f0:	2208      	movs	r2, #8
 80092f2:	4629      	mov	r1, r5
 80092f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80092f8:	f7fd fb10 	bl	800691c <memset>
 80092fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009300:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009304:	4620      	mov	r0, r4
 8009306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009308:	3468      	adds	r4, #104	; 0x68
 800930a:	e7d9      	b.n	80092c0 <__sfp+0x1c>
 800930c:	2104      	movs	r1, #4
 800930e:	4638      	mov	r0, r7
 8009310:	f7ff ff62 	bl	80091d8 <__sfmoreglue>
 8009314:	4604      	mov	r4, r0
 8009316:	6030      	str	r0, [r6, #0]
 8009318:	2800      	cmp	r0, #0
 800931a:	d1d5      	bne.n	80092c8 <__sfp+0x24>
 800931c:	f7ff ff78 	bl	8009210 <__sfp_lock_release>
 8009320:	230c      	movs	r3, #12
 8009322:	603b      	str	r3, [r7, #0]
 8009324:	e7ee      	b.n	8009304 <__sfp+0x60>
 8009326:	bf00      	nop
 8009328:	080097f8 	.word	0x080097f8
 800932c:	ffff0001 	.word	0xffff0001

08009330 <_fwalk_reent>:
 8009330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009334:	4606      	mov	r6, r0
 8009336:	4688      	mov	r8, r1
 8009338:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800933c:	2700      	movs	r7, #0
 800933e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009342:	f1b9 0901 	subs.w	r9, r9, #1
 8009346:	d505      	bpl.n	8009354 <_fwalk_reent+0x24>
 8009348:	6824      	ldr	r4, [r4, #0]
 800934a:	2c00      	cmp	r4, #0
 800934c:	d1f7      	bne.n	800933e <_fwalk_reent+0xe>
 800934e:	4638      	mov	r0, r7
 8009350:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009354:	89ab      	ldrh	r3, [r5, #12]
 8009356:	2b01      	cmp	r3, #1
 8009358:	d907      	bls.n	800936a <_fwalk_reent+0x3a>
 800935a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800935e:	3301      	adds	r3, #1
 8009360:	d003      	beq.n	800936a <_fwalk_reent+0x3a>
 8009362:	4629      	mov	r1, r5
 8009364:	4630      	mov	r0, r6
 8009366:	47c0      	blx	r8
 8009368:	4307      	orrs	r7, r0
 800936a:	3568      	adds	r5, #104	; 0x68
 800936c:	e7e9      	b.n	8009342 <_fwalk_reent+0x12>

0800936e <__swhatbuf_r>:
 800936e:	b570      	push	{r4, r5, r6, lr}
 8009370:	460e      	mov	r6, r1
 8009372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009376:	2900      	cmp	r1, #0
 8009378:	b096      	sub	sp, #88	; 0x58
 800937a:	4614      	mov	r4, r2
 800937c:	461d      	mov	r5, r3
 800937e:	da07      	bge.n	8009390 <__swhatbuf_r+0x22>
 8009380:	2300      	movs	r3, #0
 8009382:	602b      	str	r3, [r5, #0]
 8009384:	89b3      	ldrh	r3, [r6, #12]
 8009386:	061a      	lsls	r2, r3, #24
 8009388:	d410      	bmi.n	80093ac <__swhatbuf_r+0x3e>
 800938a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800938e:	e00e      	b.n	80093ae <__swhatbuf_r+0x40>
 8009390:	466a      	mov	r2, sp
 8009392:	f000 f903 	bl	800959c <_fstat_r>
 8009396:	2800      	cmp	r0, #0
 8009398:	dbf2      	blt.n	8009380 <__swhatbuf_r+0x12>
 800939a:	9a01      	ldr	r2, [sp, #4]
 800939c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80093a0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80093a4:	425a      	negs	r2, r3
 80093a6:	415a      	adcs	r2, r3
 80093a8:	602a      	str	r2, [r5, #0]
 80093aa:	e7ee      	b.n	800938a <__swhatbuf_r+0x1c>
 80093ac:	2340      	movs	r3, #64	; 0x40
 80093ae:	2000      	movs	r0, #0
 80093b0:	6023      	str	r3, [r4, #0]
 80093b2:	b016      	add	sp, #88	; 0x58
 80093b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080093b8 <__smakebuf_r>:
 80093b8:	898b      	ldrh	r3, [r1, #12]
 80093ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80093bc:	079d      	lsls	r5, r3, #30
 80093be:	4606      	mov	r6, r0
 80093c0:	460c      	mov	r4, r1
 80093c2:	d507      	bpl.n	80093d4 <__smakebuf_r+0x1c>
 80093c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80093c8:	6023      	str	r3, [r4, #0]
 80093ca:	6123      	str	r3, [r4, #16]
 80093cc:	2301      	movs	r3, #1
 80093ce:	6163      	str	r3, [r4, #20]
 80093d0:	b002      	add	sp, #8
 80093d2:	bd70      	pop	{r4, r5, r6, pc}
 80093d4:	ab01      	add	r3, sp, #4
 80093d6:	466a      	mov	r2, sp
 80093d8:	f7ff ffc9 	bl	800936e <__swhatbuf_r>
 80093dc:	9900      	ldr	r1, [sp, #0]
 80093de:	4605      	mov	r5, r0
 80093e0:	4630      	mov	r0, r6
 80093e2:	f7fd faf3 	bl	80069cc <_malloc_r>
 80093e6:	b948      	cbnz	r0, 80093fc <__smakebuf_r+0x44>
 80093e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093ec:	059a      	lsls	r2, r3, #22
 80093ee:	d4ef      	bmi.n	80093d0 <__smakebuf_r+0x18>
 80093f0:	f023 0303 	bic.w	r3, r3, #3
 80093f4:	f043 0302 	orr.w	r3, r3, #2
 80093f8:	81a3      	strh	r3, [r4, #12]
 80093fa:	e7e3      	b.n	80093c4 <__smakebuf_r+0xc>
 80093fc:	4b0d      	ldr	r3, [pc, #52]	; (8009434 <__smakebuf_r+0x7c>)
 80093fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8009400:	89a3      	ldrh	r3, [r4, #12]
 8009402:	6020      	str	r0, [r4, #0]
 8009404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009408:	81a3      	strh	r3, [r4, #12]
 800940a:	9b00      	ldr	r3, [sp, #0]
 800940c:	6163      	str	r3, [r4, #20]
 800940e:	9b01      	ldr	r3, [sp, #4]
 8009410:	6120      	str	r0, [r4, #16]
 8009412:	b15b      	cbz	r3, 800942c <__smakebuf_r+0x74>
 8009414:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009418:	4630      	mov	r0, r6
 800941a:	f000 f8d1 	bl	80095c0 <_isatty_r>
 800941e:	b128      	cbz	r0, 800942c <__smakebuf_r+0x74>
 8009420:	89a3      	ldrh	r3, [r4, #12]
 8009422:	f023 0303 	bic.w	r3, r3, #3
 8009426:	f043 0301 	orr.w	r3, r3, #1
 800942a:	81a3      	strh	r3, [r4, #12]
 800942c:	89a0      	ldrh	r0, [r4, #12]
 800942e:	4305      	orrs	r5, r0
 8009430:	81a5      	strh	r5, [r4, #12]
 8009432:	e7cd      	b.n	80093d0 <__smakebuf_r+0x18>
 8009434:	080091cd 	.word	0x080091cd

08009438 <_malloc_usable_size_r>:
 8009438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800943c:	1f18      	subs	r0, r3, #4
 800943e:	2b00      	cmp	r3, #0
 8009440:	bfbc      	itt	lt
 8009442:	580b      	ldrlt	r3, [r1, r0]
 8009444:	18c0      	addlt	r0, r0, r3
 8009446:	4770      	bx	lr

08009448 <_raise_r>:
 8009448:	291f      	cmp	r1, #31
 800944a:	b538      	push	{r3, r4, r5, lr}
 800944c:	4604      	mov	r4, r0
 800944e:	460d      	mov	r5, r1
 8009450:	d904      	bls.n	800945c <_raise_r+0x14>
 8009452:	2316      	movs	r3, #22
 8009454:	6003      	str	r3, [r0, #0]
 8009456:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800945a:	bd38      	pop	{r3, r4, r5, pc}
 800945c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800945e:	b112      	cbz	r2, 8009466 <_raise_r+0x1e>
 8009460:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009464:	b94b      	cbnz	r3, 800947a <_raise_r+0x32>
 8009466:	4620      	mov	r0, r4
 8009468:	f000 f830 	bl	80094cc <_getpid_r>
 800946c:	462a      	mov	r2, r5
 800946e:	4601      	mov	r1, r0
 8009470:	4620      	mov	r0, r4
 8009472:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009476:	f000 b817 	b.w	80094a8 <_kill_r>
 800947a:	2b01      	cmp	r3, #1
 800947c:	d00a      	beq.n	8009494 <_raise_r+0x4c>
 800947e:	1c59      	adds	r1, r3, #1
 8009480:	d103      	bne.n	800948a <_raise_r+0x42>
 8009482:	2316      	movs	r3, #22
 8009484:	6003      	str	r3, [r0, #0]
 8009486:	2001      	movs	r0, #1
 8009488:	e7e7      	b.n	800945a <_raise_r+0x12>
 800948a:	2400      	movs	r4, #0
 800948c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009490:	4628      	mov	r0, r5
 8009492:	4798      	blx	r3
 8009494:	2000      	movs	r0, #0
 8009496:	e7e0      	b.n	800945a <_raise_r+0x12>

08009498 <raise>:
 8009498:	4b02      	ldr	r3, [pc, #8]	; (80094a4 <raise+0xc>)
 800949a:	4601      	mov	r1, r0
 800949c:	6818      	ldr	r0, [r3, #0]
 800949e:	f7ff bfd3 	b.w	8009448 <_raise_r>
 80094a2:	bf00      	nop
 80094a4:	20000010 	.word	0x20000010

080094a8 <_kill_r>:
 80094a8:	b538      	push	{r3, r4, r5, lr}
 80094aa:	4d07      	ldr	r5, [pc, #28]	; (80094c8 <_kill_r+0x20>)
 80094ac:	2300      	movs	r3, #0
 80094ae:	4604      	mov	r4, r0
 80094b0:	4608      	mov	r0, r1
 80094b2:	4611      	mov	r1, r2
 80094b4:	602b      	str	r3, [r5, #0]
 80094b6:	f7f7 fe35 	bl	8001124 <_kill>
 80094ba:	1c43      	adds	r3, r0, #1
 80094bc:	d102      	bne.n	80094c4 <_kill_r+0x1c>
 80094be:	682b      	ldr	r3, [r5, #0]
 80094c0:	b103      	cbz	r3, 80094c4 <_kill_r+0x1c>
 80094c2:	6023      	str	r3, [r4, #0]
 80094c4:	bd38      	pop	{r3, r4, r5, pc}
 80094c6:	bf00      	nop
 80094c8:	200034bc 	.word	0x200034bc

080094cc <_getpid_r>:
 80094cc:	f7f7 be22 	b.w	8001114 <_getpid>

080094d0 <__sread>:
 80094d0:	b510      	push	{r4, lr}
 80094d2:	460c      	mov	r4, r1
 80094d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094d8:	f000 f894 	bl	8009604 <_read_r>
 80094dc:	2800      	cmp	r0, #0
 80094de:	bfab      	itete	ge
 80094e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094e2:	89a3      	ldrhlt	r3, [r4, #12]
 80094e4:	181b      	addge	r3, r3, r0
 80094e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094ea:	bfac      	ite	ge
 80094ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80094ee:	81a3      	strhlt	r3, [r4, #12]
 80094f0:	bd10      	pop	{r4, pc}

080094f2 <__swrite>:
 80094f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094f6:	461f      	mov	r7, r3
 80094f8:	898b      	ldrh	r3, [r1, #12]
 80094fa:	05db      	lsls	r3, r3, #23
 80094fc:	4605      	mov	r5, r0
 80094fe:	460c      	mov	r4, r1
 8009500:	4616      	mov	r6, r2
 8009502:	d505      	bpl.n	8009510 <__swrite+0x1e>
 8009504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009508:	2302      	movs	r3, #2
 800950a:	2200      	movs	r2, #0
 800950c:	f000 f868 	bl	80095e0 <_lseek_r>
 8009510:	89a3      	ldrh	r3, [r4, #12]
 8009512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009516:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800951a:	81a3      	strh	r3, [r4, #12]
 800951c:	4632      	mov	r2, r6
 800951e:	463b      	mov	r3, r7
 8009520:	4628      	mov	r0, r5
 8009522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009526:	f000 b817 	b.w	8009558 <_write_r>

0800952a <__sseek>:
 800952a:	b510      	push	{r4, lr}
 800952c:	460c      	mov	r4, r1
 800952e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009532:	f000 f855 	bl	80095e0 <_lseek_r>
 8009536:	1c43      	adds	r3, r0, #1
 8009538:	89a3      	ldrh	r3, [r4, #12]
 800953a:	bf15      	itete	ne
 800953c:	6560      	strne	r0, [r4, #84]	; 0x54
 800953e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009542:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009546:	81a3      	strheq	r3, [r4, #12]
 8009548:	bf18      	it	ne
 800954a:	81a3      	strhne	r3, [r4, #12]
 800954c:	bd10      	pop	{r4, pc}

0800954e <__sclose>:
 800954e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009552:	f000 b813 	b.w	800957c <_close_r>
	...

08009558 <_write_r>:
 8009558:	b538      	push	{r3, r4, r5, lr}
 800955a:	4d07      	ldr	r5, [pc, #28]	; (8009578 <_write_r+0x20>)
 800955c:	4604      	mov	r4, r0
 800955e:	4608      	mov	r0, r1
 8009560:	4611      	mov	r1, r2
 8009562:	2200      	movs	r2, #0
 8009564:	602a      	str	r2, [r5, #0]
 8009566:	461a      	mov	r2, r3
 8009568:	f7f7 fe13 	bl	8001192 <_write>
 800956c:	1c43      	adds	r3, r0, #1
 800956e:	d102      	bne.n	8009576 <_write_r+0x1e>
 8009570:	682b      	ldr	r3, [r5, #0]
 8009572:	b103      	cbz	r3, 8009576 <_write_r+0x1e>
 8009574:	6023      	str	r3, [r4, #0]
 8009576:	bd38      	pop	{r3, r4, r5, pc}
 8009578:	200034bc 	.word	0x200034bc

0800957c <_close_r>:
 800957c:	b538      	push	{r3, r4, r5, lr}
 800957e:	4d06      	ldr	r5, [pc, #24]	; (8009598 <_close_r+0x1c>)
 8009580:	2300      	movs	r3, #0
 8009582:	4604      	mov	r4, r0
 8009584:	4608      	mov	r0, r1
 8009586:	602b      	str	r3, [r5, #0]
 8009588:	f7f7 fe1f 	bl	80011ca <_close>
 800958c:	1c43      	adds	r3, r0, #1
 800958e:	d102      	bne.n	8009596 <_close_r+0x1a>
 8009590:	682b      	ldr	r3, [r5, #0]
 8009592:	b103      	cbz	r3, 8009596 <_close_r+0x1a>
 8009594:	6023      	str	r3, [r4, #0]
 8009596:	bd38      	pop	{r3, r4, r5, pc}
 8009598:	200034bc 	.word	0x200034bc

0800959c <_fstat_r>:
 800959c:	b538      	push	{r3, r4, r5, lr}
 800959e:	4d07      	ldr	r5, [pc, #28]	; (80095bc <_fstat_r+0x20>)
 80095a0:	2300      	movs	r3, #0
 80095a2:	4604      	mov	r4, r0
 80095a4:	4608      	mov	r0, r1
 80095a6:	4611      	mov	r1, r2
 80095a8:	602b      	str	r3, [r5, #0]
 80095aa:	f7f7 fe1a 	bl	80011e2 <_fstat>
 80095ae:	1c43      	adds	r3, r0, #1
 80095b0:	d102      	bne.n	80095b8 <_fstat_r+0x1c>
 80095b2:	682b      	ldr	r3, [r5, #0]
 80095b4:	b103      	cbz	r3, 80095b8 <_fstat_r+0x1c>
 80095b6:	6023      	str	r3, [r4, #0]
 80095b8:	bd38      	pop	{r3, r4, r5, pc}
 80095ba:	bf00      	nop
 80095bc:	200034bc 	.word	0x200034bc

080095c0 <_isatty_r>:
 80095c0:	b538      	push	{r3, r4, r5, lr}
 80095c2:	4d06      	ldr	r5, [pc, #24]	; (80095dc <_isatty_r+0x1c>)
 80095c4:	2300      	movs	r3, #0
 80095c6:	4604      	mov	r4, r0
 80095c8:	4608      	mov	r0, r1
 80095ca:	602b      	str	r3, [r5, #0]
 80095cc:	f7f7 fe19 	bl	8001202 <_isatty>
 80095d0:	1c43      	adds	r3, r0, #1
 80095d2:	d102      	bne.n	80095da <_isatty_r+0x1a>
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	b103      	cbz	r3, 80095da <_isatty_r+0x1a>
 80095d8:	6023      	str	r3, [r4, #0]
 80095da:	bd38      	pop	{r3, r4, r5, pc}
 80095dc:	200034bc 	.word	0x200034bc

080095e0 <_lseek_r>:
 80095e0:	b538      	push	{r3, r4, r5, lr}
 80095e2:	4d07      	ldr	r5, [pc, #28]	; (8009600 <_lseek_r+0x20>)
 80095e4:	4604      	mov	r4, r0
 80095e6:	4608      	mov	r0, r1
 80095e8:	4611      	mov	r1, r2
 80095ea:	2200      	movs	r2, #0
 80095ec:	602a      	str	r2, [r5, #0]
 80095ee:	461a      	mov	r2, r3
 80095f0:	f7f7 fe12 	bl	8001218 <_lseek>
 80095f4:	1c43      	adds	r3, r0, #1
 80095f6:	d102      	bne.n	80095fe <_lseek_r+0x1e>
 80095f8:	682b      	ldr	r3, [r5, #0]
 80095fa:	b103      	cbz	r3, 80095fe <_lseek_r+0x1e>
 80095fc:	6023      	str	r3, [r4, #0]
 80095fe:	bd38      	pop	{r3, r4, r5, pc}
 8009600:	200034bc 	.word	0x200034bc

08009604 <_read_r>:
 8009604:	b538      	push	{r3, r4, r5, lr}
 8009606:	4d07      	ldr	r5, [pc, #28]	; (8009624 <_read_r+0x20>)
 8009608:	4604      	mov	r4, r0
 800960a:	4608      	mov	r0, r1
 800960c:	4611      	mov	r1, r2
 800960e:	2200      	movs	r2, #0
 8009610:	602a      	str	r2, [r5, #0]
 8009612:	461a      	mov	r2, r3
 8009614:	f7f7 fda0 	bl	8001158 <_read>
 8009618:	1c43      	adds	r3, r0, #1
 800961a:	d102      	bne.n	8009622 <_read_r+0x1e>
 800961c:	682b      	ldr	r3, [r5, #0]
 800961e:	b103      	cbz	r3, 8009622 <_read_r+0x1e>
 8009620:	6023      	str	r3, [r4, #0]
 8009622:	bd38      	pop	{r3, r4, r5, pc}
 8009624:	200034bc 	.word	0x200034bc

08009628 <_init>:
 8009628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800962a:	bf00      	nop
 800962c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800962e:	bc08      	pop	{r3}
 8009630:	469e      	mov	lr, r3
 8009632:	4770      	bx	lr

08009634 <_fini>:
 8009634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009636:	bf00      	nop
 8009638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800963a:	bc08      	pop	{r3}
 800963c:	469e      	mov	lr, r3
 800963e:	4770      	bx	lr
