-makelib xcelium_lib/xil_defaultlib \
  "../../../../ALU.gen/sources_1/ip/AND32_0/src/AND32.v" \
  "../../../../ALU.gen/sources_1/ip/AND32_0/sim/AND32_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

