{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx485t",
    "Package": "ffg1761",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "23",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0.vhd",
      "impl\/vhdl\/dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0.vhd",
      "impl\/vhdl\/dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0.vhd",
      "impl\/vhdl\/myproject_mul_12ns_32s_44_3_0.vhd",
      "impl\/vhdl\/myproject_mul_13s_32s_45_3_0.vhd",
      "impl\/vhdl\/myproject_mul_14ns_32s_46_3_0.vhd",
      "impl\/vhdl\/myproject_mul_14s_32s_46_3_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_32s_46_3_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_32s_46_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_9ns_41_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_10s_42_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_11ns_43_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_11s_43_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_12ns_44_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_13ns_45_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_13s_45_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_14ns_46_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_14s_46_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_15ns_46_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_15s_46_3_0.vhd",
      "impl\/vhdl\/myproject_mul_32s_16ns_46_3_0.vhd",
      "impl\/vhdl\/relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s.vhd",
      "impl\/vhdl\/relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s.vhd",
      "impl\/vhdl\/sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s.vhd",
      "impl\/vhdl\/sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s_sigmoid_tbkb.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0.v",
      "impl\/verilog\/dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0.v",
      "impl\/verilog\/dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0.v",
      "impl\/verilog\/myproject_mul_12ns_32s_44_3_0.v",
      "impl\/verilog\/myproject_mul_13s_32s_45_3_0.v",
      "impl\/verilog\/myproject_mul_14ns_32s_46_3_0.v",
      "impl\/verilog\/myproject_mul_14s_32s_46_3_0.v",
      "impl\/verilog\/myproject_mul_15ns_32s_46_3_0.v",
      "impl\/verilog\/myproject_mul_15s_32s_46_3_0.v",
      "impl\/verilog\/myproject_mul_32s_9ns_41_3_0.v",
      "impl\/verilog\/myproject_mul_32s_10s_42_3_0.v",
      "impl\/verilog\/myproject_mul_32s_11ns_43_3_0.v",
      "impl\/verilog\/myproject_mul_32s_11s_43_3_0.v",
      "impl\/verilog\/myproject_mul_32s_12ns_44_3_0.v",
      "impl\/verilog\/myproject_mul_32s_13ns_45_3_0.v",
      "impl\/verilog\/myproject_mul_32s_13s_45_3_0.v",
      "impl\/verilog\/myproject_mul_32s_14ns_46_3_0.v",
      "impl\/verilog\/myproject_mul_32s_14s_46_3_0.v",
      "impl\/verilog\/myproject_mul_32s_15ns_46_3_0.v",
      "impl\/verilog\/myproject_mul_32s_15s_46_3_0.v",
      "impl\/verilog\/myproject_mul_32s_16ns_46_3_0.v",
      "impl\/verilog\/relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s.v",
      "impl\/verilog\/relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s.v",
      "impl\/verilog\/sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s.v",
      "impl\/verilog\/sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s_sigmoid_tbkb.v",
      "impl\/verilog\/sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s_sigmoid_tbkb_rom.dat",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/neelvora\/Projects\/Quantum\/tmp\/lbnl\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_2_V": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "real fixed signed 14",
          "Width": "32",
          "Bits": "64"
        }}
    },
    "layer7_out_0_V": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real fixed signed 14",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_2_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "input_2_V": {
      "dir": "in",
      "width": "64"
    },
    "layer7_out_0_V": {
      "dir": "out",
      "width": "32"
    },
    "layer7_out_0_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "input_2_V": {
      "interfaceRef": "input_2_V",
      "dir": "in",
      "dataWidth": "64",
      "handshakeRef": "ap_vld"
    },
    "layer7_out_0_V": {
      "interfaceRef": "layer7_out_0_V",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "23"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0",
          "InstanceName": "grp_dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0_fu_55"
        },
        {
          "ModuleName": "dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0",
          "InstanceName": "grp_dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67"
        },
        {
          "ModuleName": "dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0",
          "InstanceName": "grp_dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0_fu_73"
        },
        {
          "ModuleName": "relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s",
          "InstanceName": "call_ret1_relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s_fu_81"
        },
        {
          "ModuleName": "sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s",
          "InstanceName": "grp_sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s_fu_93"
        },
        {
          "ModuleName": "relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s",
          "InstanceName": "call_ret3_relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s_fu_100"
        }
      ]
    },
    "Metrics": {
      "dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.108"
        },
        "Area": {
          "DSP48E": "32",
          "FF": "3485",
          "LUT": "1381",
          "BRAM_18K": "0"
        }
      },
      "relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.114"
        },
        "Area": {
          "FF": "0",
          "LUT": "392",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config4_0_0_0_0_0": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.108"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "62",
          "FF": "7160",
          "LUT": "2731"
        }
      },
      "relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "2.114"
        },
        "Area": {
          "FF": "0",
          "LUT": "196",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "dense_latency_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_config6_0_0": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.108"
        },
        "Area": {
          "DSP48E": "8",
          "FF": "1049",
          "LUT": "333",
          "BRAM_18K": "0"
        }
      },
      "sigmoid_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_sigmoid_config7_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.857"
        },
        "Area": {
          "BRAM_18K": "1",
          "FF": "39",
          "LUT": "235",
          "DSP48E": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "1",
          "PipelineDepth": "24",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.108"
        },
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "102",
          "FF": "12623",
          "LUT": "5310"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-10-31 15:29:33 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
