
*** Running vivado
    with args -log design_2_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_2_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2461.176 ; gain = 132.984 ; free physical = 75055 ; free virtual = 224016
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/shares/tools/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2544.809 ; gain = 79.633 ; free physical = 75170 ; free virtual = 224136
Command: link_design -top design_2_wrapper -part xczu19eg-ffvc1760-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/design_2_debug_bridge_0_1.dcp' for cell 'design_2_i/debug_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_rst_ps8_0_96M_0/design_2_rst_ps8_0_96M_0.dcp' for cell 'design_2_i/rst_ps8_0_96M'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/design_2_system_ila_0_0.dcp' for cell 'design_2_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_2/design_2_zynq_ultra_ps_e_0_2.dcp' for cell 'design_2_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0.dcp' for cell 'design_2_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_0/bd_4072_axi_jtag_0.dcp' for cell 'design_2_i/debug_bridge_0/inst/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_1/bd_4072_bsip_0.dcp' for cell 'design_2_i/debug_bridge_0/inst/bsip'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3718.641 ; gain = 0.000 ; free physical = 74000 ; free virtual = 222970
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_2_i/system_ila_0/inst/ila_lib UUID: 2bfc1660-7ba4-51a3-a7b3-52858838738f 
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_2/design_2_zynq_ultra_ps_e_0_2.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3857.012 ; gain = 32.656 ; free physical = 73746 ; free virtual = 222723
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_2/design_2_zynq_ultra_ps_e_0_2.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_rst_ps8_0_96M_0/design_2_rst_ps8_0_96M_0_board.xdc] for cell 'design_2_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_rst_ps8_0_96M_0/design_2_rst_ps8_0_96M_0_board.xdc] for cell 'design_2_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_rst_ps8_0_96M_0/design_2_rst_ps8_0_96M_0.xdc] for cell 'design_2_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_rst_ps8_0_96M_0/design_2_rst_ps8_0_96M_0.xdc] for cell 'design_2_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_2_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_2_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_2_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_2_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'design_2_i/debug_bridge_0/inst/axi_jtag/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_0/constraints/axi_jtag.xdc:5]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4266.707 ; gain = 409.695 ; free physical = 73508 ; free virtual = 222485
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'design_2_i/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'design_2_i/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'design_2_i/debug_bridge_0/inst/bsip/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4386.766 ; gain = 0.000 ; free physical = 73500 ; free virtual = 222480
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 32 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:58 . Memory (MB): peak = 4386.766 ; gain = 1841.957 ; free physical = 73500 ; free virtual = 222480
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4386.766 ; gain = 0.000 ; free physical = 73687 ; free virtual = 222670

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: df35ca62

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4386.766 ; gain = 0.000 ; free physical = 73687 ; free virtual = 222670

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4578.523 ; gain = 0.000 ; free physical = 73196 ; free virtual = 222201
Phase 1 Generate And Synthesize Debug Cores | Checksum: a7126ec7

Time (s): cpu = 00:02:20 ; elapsed = 00:05:44 . Memory (MB): peak = 4578.523 ; gain = 19.844 ; free physical = 73195 ; free virtual = 222200

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 314 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 183f6281b

Time (s): cpu = 00:02:20 ; elapsed = 00:05:45 . Memory (MB): peak = 4578.523 ; gain = 19.844 ; free physical = 73183 ; free virtual = 222188
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 287 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: e0fee8c8

Time (s): cpu = 00:02:20 ; elapsed = 00:05:45 . Memory (MB): peak = 4578.523 ; gain = 19.844 ; free physical = 73183 ; free virtual = 222188
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b2642510

Time (s): cpu = 00:02:21 ; elapsed = 00:05:45 . Memory (MB): peak = 4578.523 ; gain = 19.844 ; free physical = 73185 ; free virtual = 222189
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 435 cells
INFO: [Opt 31-1021] In phase Sweep, 872 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 1b2642510

Time (s): cpu = 00:02:21 ; elapsed = 00:05:45 . Memory (MB): peak = 4578.523 ; gain = 19.844 ; free physical = 73184 ; free virtual = 222189
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 14498d4b8

Time (s): cpu = 00:02:21 ; elapsed = 00:05:45 . Memory (MB): peak = 4578.523 ; gain = 19.844 ; free physical = 73184 ; free virtual = 222188
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1d5ed08e1

Time (s): cpu = 00:02:21 ; elapsed = 00:05:45 . Memory (MB): peak = 4578.523 ; gain = 19.844 ; free physical = 73184 ; free virtual = 222188
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |             287  |                                             66  |
|  Constant propagation         |               0  |              36  |                                             49  |
|  Sweep                        |               0  |             435  |                                            872  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4578.523 ; gain = 0.000 ; free physical = 73184 ; free virtual = 222188
Ending Logic Optimization Task | Checksum: 13c96f61c

Time (s): cpu = 00:02:21 ; elapsed = 00:05:45 . Memory (MB): peak = 4578.523 ; gain = 19.844 ; free physical = 73184 ; free virtual = 222188

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 10ca5ff55

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5234.121 ; gain = 0.000 ; free physical = 72718 ; free virtual = 221727
Ending Power Optimization Task | Checksum: 10ca5ff55

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 5234.121 ; gain = 655.598 ; free physical = 72718 ; free virtual = 221727

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10ca5ff55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5234.121 ; gain = 0.000 ; free physical = 72718 ; free virtual = 221727

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5234.121 ; gain = 0.000 ; free physical = 72717 ; free virtual = 221726
Ending Netlist Obfuscation Task | Checksum: 1dd3224a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5234.121 ; gain = 0.000 ; free physical = 72717 ; free virtual = 221726
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:41 ; elapsed = 00:07:16 . Memory (MB): peak = 5234.121 ; gain = 847.355 ; free physical = 72717 ; free virtual = 221726
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5234.121 ; gain = 0.000 ; free physical = 72838 ; free virtual = 221850
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f9f3d336

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5234.121 ; gain = 0.000 ; free physical = 72838 ; free virtual = 221850
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5234.121 ; gain = 0.000 ; free physical = 72838 ; free virtual = 221850

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 749340a8

Time (s): cpu = 00:00:25 ; elapsed = 00:02:17 . Memory (MB): peak = 5867.238 ; gain = 633.117 ; free physical = 72175 ; free virtual = 221194

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d2827155

Time (s): cpu = 00:00:28 ; elapsed = 00:02:19 . Memory (MB): peak = 5899.254 ; gain = 665.133 ; free physical = 71941 ; free virtual = 220961

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d2827155

Time (s): cpu = 00:00:28 ; elapsed = 00:02:19 . Memory (MB): peak = 5899.254 ; gain = 665.133 ; free physical = 71938 ; free virtual = 220958
Phase 1 Placer Initialization | Checksum: d2827155

Time (s): cpu = 00:00:28 ; elapsed = 00:02:20 . Memory (MB): peak = 5899.254 ; gain = 665.133 ; free physical = 71931 ; free virtual = 220951

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 154ceb24a

Time (s): cpu = 00:00:30 ; elapsed = 00:02:20 . Memory (MB): peak = 5899.254 ; gain = 665.133 ; free physical = 71899 ; free virtual = 220919

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 226d82c95

Time (s): cpu = 00:00:31 ; elapsed = 00:02:22 . Memory (MB): peak = 5899.254 ; gain = 665.133 ; free physical = 72067 ; free virtual = 221089

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 226d82c95

Time (s): cpu = 00:01:02 ; elapsed = 00:02:39 . Memory (MB): peak = 6320.238 ; gain = 1086.117 ; free physical = 71613 ; free virtual = 220635

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 22633c44d

Time (s): cpu = 00:01:02 ; elapsed = 00:02:39 . Memory (MB): peak = 6352.254 ; gain = 1118.133 ; free physical = 71612 ; free virtual = 220634

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 22633c44d

Time (s): cpu = 00:01:02 ; elapsed = 00:02:39 . Memory (MB): peak = 6352.254 ; gain = 1118.133 ; free physical = 71612 ; free virtual = 220634
Phase 2.1.1 Partition Driven Placement | Checksum: 22633c44d

Time (s): cpu = 00:01:02 ; elapsed = 00:02:39 . Memory (MB): peak = 6352.254 ; gain = 1118.133 ; free physical = 71612 ; free virtual = 220634
Phase 2.1 Floorplanning | Checksum: 17dbf9d38

Time (s): cpu = 00:01:02 ; elapsed = 00:02:39 . Memory (MB): peak = 6352.254 ; gain = 1118.133 ; free physical = 71612 ; free virtual = 220634

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17dbf9d38

Time (s): cpu = 00:01:02 ; elapsed = 00:02:39 . Memory (MB): peak = 6352.254 ; gain = 1118.133 ; free physical = 71612 ; free virtual = 220634

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17dbf9d38

Time (s): cpu = 00:01:02 ; elapsed = 00:02:39 . Memory (MB): peak = 6352.254 ; gain = 1118.133 ; free physical = 71612 ; free virtual = 220634

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 844e5751

Time (s): cpu = 00:01:47 ; elapsed = 00:03:03 . Memory (MB): peak = 6478.254 ; gain = 1244.133 ; free physical = 71475 ; free virtual = 220497

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 119 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 55 nets or LUTs. Breaked 0 LUT, combined 55 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6478.254 ; gain = 0.000 ; free physical = 71477 ; free virtual = 220499

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             55  |                    55  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             55  |                    55  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 65af5c37

Time (s): cpu = 00:01:48 ; elapsed = 00:03:04 . Memory (MB): peak = 6478.254 ; gain = 1244.133 ; free physical = 71478 ; free virtual = 220500
Phase 2.4 Global Placement Core | Checksum: 435e865a

Time (s): cpu = 00:02:51 ; elapsed = 00:03:39 . Memory (MB): peak = 6478.254 ; gain = 1244.133 ; free physical = 71489 ; free virtual = 220512
Phase 2 Global Placement | Checksum: 435e865a

Time (s): cpu = 00:02:51 ; elapsed = 00:03:39 . Memory (MB): peak = 6478.254 ; gain = 1244.133 ; free physical = 71489 ; free virtual = 220512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e9ab58e2

Time (s): cpu = 00:03:21 ; elapsed = 00:03:56 . Memory (MB): peak = 6478.254 ; gain = 1244.133 ; free physical = 71301 ; free virtual = 220324

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: be746646

Time (s): cpu = 00:03:21 ; elapsed = 00:03:57 . Memory (MB): peak = 6478.254 ; gain = 1244.133 ; free physical = 71347 ; free virtual = 220371

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: fdbdaace

Time (s): cpu = 00:03:52 ; elapsed = 00:04:14 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71458 ; free virtual = 220485

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: d80609ea

Time (s): cpu = 00:03:52 ; elapsed = 00:04:14 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71459 ; free virtual = 220485

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 15087cb8f

Time (s): cpu = 00:03:52 ; elapsed = 00:04:15 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71461 ; free virtual = 220488
Phase 3.3.3 Slice Area Swap | Checksum: 15087cb8f

Time (s): cpu = 00:03:52 ; elapsed = 00:04:15 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71454 ; free virtual = 220480
Phase 3.3 Small Shape DP | Checksum: 733959ef

Time (s): cpu = 00:03:54 ; elapsed = 00:04:16 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71352 ; free virtual = 220379

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 70b9a73b

Time (s): cpu = 00:03:54 ; elapsed = 00:04:16 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71280 ; free virtual = 220307

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 9d46fcd5

Time (s): cpu = 00:03:54 ; elapsed = 00:04:16 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71272 ; free virtual = 220299
Phase 3 Detail Placement | Checksum: 9d46fcd5

Time (s): cpu = 00:03:54 ; elapsed = 00:04:16 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71273 ; free virtual = 220300

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ff85a968

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.857 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 155d52b99

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6487.254 ; gain = 0.000 ; free physical = 71363 ; free virtual = 220384
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 155d52b99

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.28 . Memory (MB): peak = 6487.254 ; gain = 0.000 ; free physical = 71341 ; free virtual = 220363
Phase 4.1.1.1 BUFG Insertion | Checksum: ff85a968

Time (s): cpu = 00:04:29 ; elapsed = 00:04:35 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71335 ; free virtual = 220356

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.857. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15a9558be

Time (s): cpu = 00:04:29 ; elapsed = 00:04:36 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71325 ; free virtual = 220347

Time (s): cpu = 00:04:29 ; elapsed = 00:04:36 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71324 ; free virtual = 220345
Phase 4.1 Post Commit Optimization | Checksum: 15a9558be

Time (s): cpu = 00:04:29 ; elapsed = 00:04:36 . Memory (MB): peak = 6487.254 ; gain = 1253.133 ; free physical = 71318 ; free virtual = 220339
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6579.379 ; gain = 0.000 ; free physical = 71334 ; free virtual = 220362

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21825f440

Time (s): cpu = 00:05:16 ; elapsed = 00:05:11 . Memory (MB): peak = 6579.379 ; gain = 1345.258 ; free physical = 71315 ; free virtual = 220343

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21825f440

Time (s): cpu = 00:05:16 ; elapsed = 00:05:11 . Memory (MB): peak = 6579.379 ; gain = 1345.258 ; free physical = 71315 ; free virtual = 220343
Phase 4.3 Placer Reporting | Checksum: 21825f440

Time (s): cpu = 00:05:16 ; elapsed = 00:05:11 . Memory (MB): peak = 6579.379 ; gain = 1345.258 ; free physical = 71315 ; free virtual = 220343

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6579.379 ; gain = 0.000 ; free physical = 71293 ; free virtual = 220320

Time (s): cpu = 00:05:16 ; elapsed = 00:05:11 . Memory (MB): peak = 6579.379 ; gain = 1345.258 ; free physical = 71293 ; free virtual = 220320
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23750643f

Time (s): cpu = 00:05:16 ; elapsed = 00:05:11 . Memory (MB): peak = 6579.379 ; gain = 1345.258 ; free physical = 71285 ; free virtual = 220313
Ending Placer Task | Checksum: 14f51e5aa

Time (s): cpu = 00:05:16 ; elapsed = 00:05:11 . Memory (MB): peak = 6579.379 ; gain = 1345.258 ; free physical = 71279 ; free virtual = 220307
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:21 ; elapsed = 00:06:17 . Memory (MB): peak = 6579.379 ; gain = 1345.258 ; free physical = 71267 ; free virtual = 220295
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.87 . Memory (MB): peak = 6579.379 ; gain = 0.000 ; free physical = 71165 ; free virtual = 220188
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.25 . Memory (MB): peak = 6579.379 ; gain = 0.000 ; free physical = 71163 ; free virtual = 220185
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 6595.387 ; gain = 8.004 ; free physical = 71322 ; free virtual = 220354
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 6603.391 ; gain = 0.000 ; free physical = 71153 ; free virtual = 220180
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 6603.391 ; gain = 0.000 ; free physical = 71153 ; free virtual = 220180
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 6603.391 ; gain = 0.000 ; free physical = 71144 ; free virtual = 220178
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1c41acb1 ConstDB: 0 ShapeSum: 757f9d77 RouteDB: bd909b82
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71328 ; free virtual = 220358
Post Restoration Checksum: NetGraph: 7fc2bb3e | NumContArr: 735c4def | Constraints: a4bcffc8 | Timing: 0
Phase 1 Build RT Design | Checksum: 197dc08f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71148 ; free virtual = 220178

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 197dc08f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71148 ; free virtual = 220178

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 197dc08f5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71148 ; free virtual = 220178

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 219ec39fd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71331 ; free virtual = 220362

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20ad030ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71334 ; free virtual = 220364
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.997  | TNS=0.000  | WHS=-0.207 | THS=-6.502 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 20bbff4d5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71209 ; free virtual = 220239
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.997  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1bd73e64c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71188 ; free virtual = 220224

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000592662 %
  Global Horizontal Routing Utilization  = 9.65596e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3753
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3170
  Number of Partially Routed Nets     = 583
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17196e044

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71142 ; free virtual = 220178

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17196e044

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71143 ; free virtual = 220179
Phase 3 Initial Routing | Checksum: 1e50aa445

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71332 ; free virtual = 220368

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 551
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.358  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f174a1cc

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71237 ; free virtual = 220272

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 193c2177d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71227 ; free virtual = 220263
Phase 4 Rip-up And Reroute | Checksum: 193c2177d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71225 ; free virtual = 220260

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bab45544

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71215 ; free virtual = 220251

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bab45544

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71212 ; free virtual = 220248
Phase 5 Delay and Skew Optimization | Checksum: 1bab45544

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71209 ; free virtual = 220245

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a8367b6f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71140 ; free virtual = 220176
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.358  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a3ab6a3a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71140 ; free virtual = 220176
Phase 6 Post Hold Fix | Checksum: 1a3ab6a3a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71140 ; free virtual = 220176

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0614373 %
  Global Horizontal Routing Utilization  = 0.075232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a3ab6a3a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71141 ; free virtual = 220177

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3ab6a3a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71141 ; free virtual = 220177

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a3ab6a3a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71143 ; free virtual = 220179

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1a3ab6a3a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71144 ; free virtual = 220179

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.358  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1a3ab6a3a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71144 ; free virtual = 220179
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: e9d3b4b3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71144 ; free virtual = 220179

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 6611.395 ; gain = 0.000 ; free physical = 71144 ; free virtual = 220179

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 6611.395 ; gain = 8.004 ; free physical = 71138 ; free virtual = 220174
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6667.422 ; gain = 0.000 ; free physical = 71312 ; free virtual = 220351
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 6667.422 ; gain = 0.000 ; free physical = 71106 ; free virtual = 220148
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 6667.422 ; gain = 0.000 ; free physical = 71289 ; free virtual = 220341
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*(~A4))+((~A1)))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck I pin is driven by another clock buffer design_2_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG.
WARNING: [DRC RTSTAT-10] No routable loads: 24 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, design_2_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 22 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:15 ; elapsed = 00:01:57 . Memory (MB): peak = 6804.574 ; gain = 137.152 ; free physical = 71062 ; free virtual = 220137
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 16:08:53 2024...
