{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 02:56:25 2014 " "Info: Processing started: Thu May 29 02:56:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[7\] " "Info: Assuming node \"SW\[7\]\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_divider:clk1Hzfrom50MHz\|clk_o " "Info: Detected ripple clock \"clock_divider:clk1Hzfrom50MHz\|clk_o\" as buffer" {  } { { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 10 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:clk1Hzfrom50MHz\|clk_o" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~0 " "Info: Detected gated clock \"comb~0\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[3\] 103.08 MHz 9.701 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 103.08 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[3\]\" (period= 9.701 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.430 ns + Longest memory register " "Info: + Longest memory to register delay is 9.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y16 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y16 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y16; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.322 ns) 4.524 ns tc140l:tiny_cpu\|Add0~2 3 COMB LCCOMB_X18_Y16_N0 2 " "Info: 3: + IC(0.825 ns) + CELL(0.322 ns) = 4.524 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~2 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.495 ns) 5.321 ns tc140l:tiny_cpu\|Add0~7 4 COMB LCCOMB_X18_Y16_N18 2 " "Info: 4: + IC(0.302 ns) + CELL(0.495 ns) = 5.321 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { tc140l:tiny_cpu|Add0~2 tc140l:tiny_cpu|Add0~7 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.401 ns tc140l:tiny_cpu\|Add0~17 5 COMB LCCOMB_X18_Y16_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.401 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~7 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.481 ns tc140l:tiny_cpu\|Add0~21 6 COMB LCCOMB_X18_Y16_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.481 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~21'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.939 ns tc140l:tiny_cpu\|Add0~24 7 COMB LCCOMB_X18_Y16_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 5.939 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~24'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~24 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 6.555 ns tc140l:tiny_cpu\|Mux16~4 8 COMB LCCOMB_X18_Y16_N8 1 " "Info: 8: + IC(0.294 ns) + CELL(0.322 ns) = 6.555 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { tc140l:tiny_cpu|Add0~24 tc140l:tiny_cpu|Mux16~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.178 ns) 8.160 ns tc140l:tiny_cpu\|Mux16~5 9 COMB LCCOMB_X23_Y15_N30 1 " "Info: 9: + IC(1.427 ns) + CELL(0.178 ns) = 8.160 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { tc140l:tiny_cpu|Mux16~4 tc140l:tiny_cpu|Mux16~5 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 8.628 ns tc140l:tiny_cpu\|Mux16~6 10 COMB LCCOMB_X23_Y15_N6 1 " "Info: 10: + IC(0.290 ns) + CELL(0.178 ns) = 8.628 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { tc140l:tiny_cpu|Mux16~5 tc140l:tiny_cpu|Mux16~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.178 ns) 9.334 ns tc140l:tiny_cpu\|Mux16~7 11 COMB LCCOMB_X22_Y15_N16 1 " "Info: 11: + IC(0.528 ns) + CELL(0.178 ns) = 9.334 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { tc140l:tiny_cpu|Mux16~6 tc140l:tiny_cpu|Mux16~7 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.430 ns tc140l:tiny_cpu\|register_A\[3\] 12 REG LCFF_X22_Y15_N17 12 " "Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 9.430 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux16~7 tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.764 ns ( 61.12 % ) " "Info: Total cell delay = 5.764 ns ( 61.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.666 ns ( 38.88 % ) " "Info: Total interconnect delay = 3.666 ns ( 38.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~2 tc140l:tiny_cpu|Add0~7 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~24 tc140l:tiny_cpu|Mux16~4 tc140l:tiny_cpu|Mux16~5 tc140l:tiny_cpu|Mux16~6 tc140l:tiny_cpu|Mux16~7 tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~2 {} tc140l:tiny_cpu|Add0~7 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~24 {} tc140l:tiny_cpu|Mux16~4 {} tc140l:tiny_cpu|Mux16~5 {} tc140l:tiny_cpu|Mux16~6 {} tc140l:tiny_cpu|Mux16~7 {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 0.825ns 0.302ns 0.000ns 0.000ns 0.000ns 0.294ns 1.427ns 0.290ns 0.528ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.075 ns - Smallest " "Info: - Smallest clock skew is -0.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.492 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.879 ns) 2.944 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X4_Y10_N31 2 " "Info: 2: + IC(1.039 ns) + CELL(0.879 ns) = 2.944 ns; Loc. = LCFF_X4_Y10_N31; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.178 ns) 3.647 ns comb~0 3 COMB LCCOMB_X3_Y10_N20 1 " "Info: 3: + IC(0.525 ns) + CELL(0.178 ns) = 3.647 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.000 ns) 4.897 ns comb~0clkctrl 4 COMB CLKCTRL_G3 108 " "Info: 4: + IC(1.250 ns) + CELL(0.000 ns) = 4.897 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 6.492 ns tc140l:tiny_cpu\|register_A\[3\] 5 REG LCFF_X22_Y15_N17 12 " "Info: 5: + IC(0.993 ns) + CELL(0.602 ns) = 6.492 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 41.36 % ) " "Info: Total cell delay = 2.685 ns ( 41.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.807 ns ( 58.64 % ) " "Info: Total interconnect delay = 3.807 ns ( 58.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 1.039ns 0.525ns 1.250ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.567 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 6.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.879 ns) 2.944 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X4_Y10_N31 2 " "Info: 2: + IC(1.039 ns) + CELL(0.879 ns) = 2.944 ns; Loc. = LCFF_X4_Y10_N31; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.178 ns) 3.647 ns comb~0 3 COMB LCCOMB_X3_Y10_N20 1 " "Info: 3: + IC(0.525 ns) + CELL(0.178 ns) = 3.647 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.000 ns) 4.897 ns comb~0clkctrl 4 COMB CLKCTRL_G3 108 " "Info: 4: + IC(1.250 ns) + CELL(0.000 ns) = 4.897 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.747 ns) 6.567 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X17_Y16 16 " "Info: 5: + IC(0.923 ns) + CELL(0.747 ns) = 6.567 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 43.09 % ) " "Info: Total cell delay = 2.830 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 56.91 % ) " "Info: Total interconnect delay = 3.737 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.567 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.567 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.039ns 0.525ns 1.250ns 0.923ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 1.039ns 0.525ns 1.250ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.567 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.567 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.039ns 0.525ns 1.250ns 0.923ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~2 tc140l:tiny_cpu|Add0~7 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~24 tc140l:tiny_cpu|Mux16~4 tc140l:tiny_cpu|Mux16~5 tc140l:tiny_cpu|Mux16~6 tc140l:tiny_cpu|Mux16~7 tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~2 {} tc140l:tiny_cpu|Add0~7 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~24 {} tc140l:tiny_cpu|Mux16~4 {} tc140l:tiny_cpu|Mux16~5 {} tc140l:tiny_cpu|Mux16~6 {} tc140l:tiny_cpu|Mux16~7 {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 0.825ns 0.302ns 0.000ns 0.000ns 0.000ns 0.294ns 1.427ns 0.290ns 0.528ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.492 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.492 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 1.039ns 0.525ns 1.250ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.567 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.567 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.039ns 0.525ns 1.250ns 0.923ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[7\] memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[3\] 103.08 MHz 9.701 ns Internal " "Info: Clock \"SW\[7\]\" has Internal fmax of 103.08 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[3\]\" (period= 9.701 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.430 ns + Longest memory register " "Info: + Longest memory to register delay is 9.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y16 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y16 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y16; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.322 ns) 4.524 ns tc140l:tiny_cpu\|Add0~2 3 COMB LCCOMB_X18_Y16_N0 2 " "Info: 3: + IC(0.825 ns) + CELL(0.322 ns) = 4.524 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~2 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.495 ns) 5.321 ns tc140l:tiny_cpu\|Add0~7 4 COMB LCCOMB_X18_Y16_N18 2 " "Info: 4: + IC(0.302 ns) + CELL(0.495 ns) = 5.321 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { tc140l:tiny_cpu|Add0~2 tc140l:tiny_cpu|Add0~7 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.401 ns tc140l:tiny_cpu\|Add0~17 5 COMB LCCOMB_X18_Y16_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.401 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~7 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.481 ns tc140l:tiny_cpu\|Add0~21 6 COMB LCCOMB_X18_Y16_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.481 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~21'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.939 ns tc140l:tiny_cpu\|Add0~24 7 COMB LCCOMB_X18_Y16_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 5.939 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~24'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~24 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 6.555 ns tc140l:tiny_cpu\|Mux16~4 8 COMB LCCOMB_X18_Y16_N8 1 " "Info: 8: + IC(0.294 ns) + CELL(0.322 ns) = 6.555 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { tc140l:tiny_cpu|Add0~24 tc140l:tiny_cpu|Mux16~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.178 ns) 8.160 ns tc140l:tiny_cpu\|Mux16~5 9 COMB LCCOMB_X23_Y15_N30 1 " "Info: 9: + IC(1.427 ns) + CELL(0.178 ns) = 8.160 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { tc140l:tiny_cpu|Mux16~4 tc140l:tiny_cpu|Mux16~5 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 8.628 ns tc140l:tiny_cpu\|Mux16~6 10 COMB LCCOMB_X23_Y15_N6 1 " "Info: 10: + IC(0.290 ns) + CELL(0.178 ns) = 8.628 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { tc140l:tiny_cpu|Mux16~5 tc140l:tiny_cpu|Mux16~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.178 ns) 9.334 ns tc140l:tiny_cpu\|Mux16~7 11 COMB LCCOMB_X22_Y15_N16 1 " "Info: 11: + IC(0.528 ns) + CELL(0.178 ns) = 9.334 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { tc140l:tiny_cpu|Mux16~6 tc140l:tiny_cpu|Mux16~7 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.430 ns tc140l:tiny_cpu\|register_A\[3\] 12 REG LCFF_X22_Y15_N17 12 " "Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 9.430 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux16~7 tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.764 ns ( 61.12 % ) " "Info: Total cell delay = 5.764 ns ( 61.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.666 ns ( 38.88 % ) " "Info: Total interconnect delay = 3.666 ns ( 38.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~2 tc140l:tiny_cpu|Add0~7 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~24 tc140l:tiny_cpu|Mux16~4 tc140l:tiny_cpu|Mux16~5 tc140l:tiny_cpu|Mux16~6 tc140l:tiny_cpu|Mux16~7 tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~2 {} tc140l:tiny_cpu|Add0~7 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~24 {} tc140l:tiny_cpu|Mux16~4 {} tc140l:tiny_cpu|Mux16~5 {} tc140l:tiny_cpu|Mux16~6 {} tc140l:tiny_cpu|Mux16~7 {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 0.825ns 0.302ns 0.000ns 0.000ns 0.000ns 0.294ns 1.427ns 0.290ns 0.528ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.075 ns - Smallest " "Info: - Smallest clock skew is -0.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] destination 5.223 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[7\]\" to destination register is 5.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.322 ns) 2.378 ns comb~0 2 COMB LCCOMB_X3_Y10_N20 1 " "Info: 2: + IC(1.030 ns) + CELL(0.322 ns) = 2.378 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.000 ns) 3.628 ns comb~0clkctrl 3 COMB CLKCTRL_G3 108 " "Info: 3: + IC(1.250 ns) + CELL(0.000 ns) = 3.628 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 5.223 ns tc140l:tiny_cpu\|register_A\[3\] 4 REG LCFF_X22_Y15_N17 12 " "Info: 4: + IC(0.993 ns) + CELL(0.602 ns) = 5.223 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 37.33 % ) " "Info: Total cell delay = 1.950 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.273 ns ( 62.67 % ) " "Info: Total interconnect delay = 3.273 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.223 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.223 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 1.030ns 1.250ns 0.993ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] source 5.298 ns - Longest memory " "Info: - Longest clock path from clock \"SW\[7\]\" to source memory is 5.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.322 ns) 2.378 ns comb~0 2 COMB LCCOMB_X3_Y10_N20 1 " "Info: 2: + IC(1.030 ns) + CELL(0.322 ns) = 2.378 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.000 ns) 3.628 ns comb~0clkctrl 3 COMB CLKCTRL_G3 108 " "Info: 3: + IC(1.250 ns) + CELL(0.000 ns) = 3.628 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.747 ns) 5.298 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X17_Y16 16 " "Info: 4: + IC(0.923 ns) + CELL(0.747 ns) = 5.298 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.095 ns ( 39.54 % ) " "Info: Total cell delay = 2.095 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.203 ns ( 60.46 % ) " "Info: Total interconnect delay = 3.203 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.030ns 1.250ns 0.923ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.223 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.223 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 1.030ns 1.250ns 0.993ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.030ns 1.250ns 0.923ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~2 tc140l:tiny_cpu|Add0~7 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~24 tc140l:tiny_cpu|Mux16~4 tc140l:tiny_cpu|Mux16~5 tc140l:tiny_cpu|Mux16~6 tc140l:tiny_cpu|Mux16~7 tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~2 {} tc140l:tiny_cpu|Add0~7 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~24 {} tc140l:tiny_cpu|Mux16~4 {} tc140l:tiny_cpu|Mux16~5 {} tc140l:tiny_cpu|Mux16~6 {} tc140l:tiny_cpu|Mux16~7 {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 0.825ns 0.302ns 0.000ns 0.000ns 0.000ns 0.294ns 1.427ns 0.290ns 0.528ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.223 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.223 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 1.030ns 1.250ns 0.993ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.030ns 1.250ns 0.923ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[3\] memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[3\] 103.08 MHz 9.701 ns Internal " "Info: Clock \"SW\[3\]\" has Internal fmax of 103.08 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[3\]\" (period= 9.701 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.430 ns + Longest memory register " "Info: + Longest memory to register delay is 9.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y16 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y16 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y16; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.322 ns) 4.524 ns tc140l:tiny_cpu\|Add0~2 3 COMB LCCOMB_X18_Y16_N0 2 " "Info: 3: + IC(0.825 ns) + CELL(0.322 ns) = 4.524 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~2 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.495 ns) 5.321 ns tc140l:tiny_cpu\|Add0~7 4 COMB LCCOMB_X18_Y16_N18 2 " "Info: 4: + IC(0.302 ns) + CELL(0.495 ns) = 5.321 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { tc140l:tiny_cpu|Add0~2 tc140l:tiny_cpu|Add0~7 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.401 ns tc140l:tiny_cpu\|Add0~17 5 COMB LCCOMB_X18_Y16_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.401 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~7 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.481 ns tc140l:tiny_cpu\|Add0~21 6 COMB LCCOMB_X18_Y16_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.481 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~21'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.939 ns tc140l:tiny_cpu\|Add0~24 7 COMB LCCOMB_X18_Y16_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 5.939 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~24'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~24 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 6.555 ns tc140l:tiny_cpu\|Mux16~4 8 COMB LCCOMB_X18_Y16_N8 1 " "Info: 8: + IC(0.294 ns) + CELL(0.322 ns) = 6.555 ns; Loc. = LCCOMB_X18_Y16_N8; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { tc140l:tiny_cpu|Add0~24 tc140l:tiny_cpu|Mux16~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.178 ns) 8.160 ns tc140l:tiny_cpu\|Mux16~5 9 COMB LCCOMB_X23_Y15_N30 1 " "Info: 9: + IC(1.427 ns) + CELL(0.178 ns) = 8.160 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { tc140l:tiny_cpu|Mux16~4 tc140l:tiny_cpu|Mux16~5 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 8.628 ns tc140l:tiny_cpu\|Mux16~6 10 COMB LCCOMB_X23_Y15_N6 1 " "Info: 10: + IC(0.290 ns) + CELL(0.178 ns) = 8.628 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { tc140l:tiny_cpu|Mux16~5 tc140l:tiny_cpu|Mux16~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.178 ns) 9.334 ns tc140l:tiny_cpu\|Mux16~7 11 COMB LCCOMB_X22_Y15_N16 1 " "Info: 11: + IC(0.528 ns) + CELL(0.178 ns) = 9.334 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux16~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { tc140l:tiny_cpu|Mux16~6 tc140l:tiny_cpu|Mux16~7 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.430 ns tc140l:tiny_cpu\|register_A\[3\] 12 REG LCFF_X22_Y15_N17 12 " "Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 9.430 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux16~7 tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.764 ns ( 61.12 % ) " "Info: Total cell delay = 5.764 ns ( 61.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.666 ns ( 38.88 % ) " "Info: Total interconnect delay = 3.666 ns ( 38.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~2 tc140l:tiny_cpu|Add0~7 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~24 tc140l:tiny_cpu|Mux16~4 tc140l:tiny_cpu|Mux16~5 tc140l:tiny_cpu|Mux16~6 tc140l:tiny_cpu|Mux16~7 tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~2 {} tc140l:tiny_cpu|Add0~7 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~24 {} tc140l:tiny_cpu|Mux16~4 {} tc140l:tiny_cpu|Mux16~5 {} tc140l:tiny_cpu|Mux16~6 {} tc140l:tiny_cpu|Mux16~7 {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 0.825ns 0.302ns 0.000ns 0.000ns 0.000ns 0.294ns 1.427ns 0.290ns 0.528ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.075 ns - Smallest " "Info: - Smallest clock skew is -0.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 6.185 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[3\]\" to destination register is 6.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.521 ns) 3.340 ns comb~0 2 COMB LCCOMB_X3_Y10_N20 1 " "Info: 2: + IC(1.813 ns) + CELL(0.521 ns) = 3.340 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.000 ns) 4.590 ns comb~0clkctrl 3 COMB CLKCTRL_G3 108 " "Info: 3: + IC(1.250 ns) + CELL(0.000 ns) = 4.590 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 6.185 ns tc140l:tiny_cpu\|register_A\[3\] 4 REG LCFF_X22_Y15_N17 12 " "Info: 4: + IC(0.993 ns) + CELL(0.602 ns) = 6.185 ns; Loc. = LCFF_X22_Y15_N17; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.129 ns ( 34.42 % ) " "Info: Total cell delay = 2.129 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.056 ns ( 65.58 % ) " "Info: Total interconnect delay = 4.056 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 1.813ns 1.250ns 0.993ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 6.260 ns - Longest memory " "Info: - Longest clock path from clock \"SW\[3\]\" to source memory is 6.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.521 ns) 3.340 ns comb~0 2 COMB LCCOMB_X3_Y10_N20 1 " "Info: 2: + IC(1.813 ns) + CELL(0.521 ns) = 3.340 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.000 ns) 4.590 ns comb~0clkctrl 3 COMB CLKCTRL_G3 108 " "Info: 3: + IC(1.250 ns) + CELL(0.000 ns) = 4.590 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.747 ns) 6.260 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X17_Y16 16 " "Info: 4: + IC(0.923 ns) + CELL(0.747 ns) = 6.260 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 36.33 % ) " "Info: Total cell delay = 2.274 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.986 ns ( 63.67 % ) " "Info: Total interconnect delay = 3.986 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.813ns 1.250ns 0.923ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 1.813ns 1.250ns 0.993ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.813ns 1.250ns 0.923ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~2 tc140l:tiny_cpu|Add0~7 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~24 tc140l:tiny_cpu|Mux16~4 tc140l:tiny_cpu|Mux16~5 tc140l:tiny_cpu|Mux16~6 tc140l:tiny_cpu|Mux16~7 tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.430 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~2 {} tc140l:tiny_cpu|Add0~7 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~24 {} tc140l:tiny_cpu|Mux16~4 {} tc140l:tiny_cpu|Mux16~5 {} tc140l:tiny_cpu|Mux16~6 {} tc140l:tiny_cpu|Mux16~7 {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 0.825ns 0.302ns 0.000ns 0.000ns 0.000ns 0.294ns 1.427ns 0.290ns 0.528ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.185 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[3] {} } { 0.000ns 0.000ns 1.813ns 1.250ns 0.993ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.813ns 1.250ns 0.923ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tc140l:tiny_cpu\|doge\[1\] KEY\[3\] SW\[7\] 6.619 ns register " "Info: tsu for register \"tc140l:tiny_cpu\|doge\[1\]\" (data pin = \"KEY\[3\]\", clock pin = \"SW\[7\]\") is 6.619 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.876 ns + Longest pin register " "Info: + Longest pin to register delay is 11.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 80; PIN Node = 'KEY\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.247 ns) + CELL(0.516 ns) 8.637 ns tc140l:tiny_cpu\|doge\[0\]~5 2 COMB LCCOMB_X21_Y18_N30 1 " "Info: 2: + IC(7.247 ns) + CELL(0.516 ns) = 8.637 ns; Loc. = LCCOMB_X21_Y18_N30; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|doge\[0\]~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { KEY[3] tc140l:tiny_cpu|doge[0]~5 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.516 ns) 9.443 ns tc140l:tiny_cpu\|doge\[0\]~6 3 COMB LCCOMB_X21_Y18_N8 4 " "Info: 3: + IC(0.290 ns) + CELL(0.516 ns) = 9.443 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 4; COMB Node = 'tc140l:tiny_cpu\|doge\[0\]~6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { tc140l:tiny_cpu|doge[0]~5 tc140l:tiny_cpu|doge[0]~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.758 ns) 11.876 ns tc140l:tiny_cpu\|doge\[1\] 4 REG LCFF_X24_Y17_N7 11 " "Info: 4: + IC(1.675 ns) + CELL(0.758 ns) = 11.876 ns; Loc. = LCFF_X24_Y17_N7; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|doge\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { tc140l:tiny_cpu|doge[0]~6 tc140l:tiny_cpu|doge[1] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.664 ns ( 22.43 % ) " "Info: Total cell delay = 2.664 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.212 ns ( 77.57 % ) " "Info: Total interconnect delay = 9.212 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { KEY[3] tc140l:tiny_cpu|doge[0]~5 tc140l:tiny_cpu|doge[0]~6 tc140l:tiny_cpu|doge[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|doge[0]~5 {} tc140l:tiny_cpu|doge[0]~6 {} tc140l:tiny_cpu|doge[1] {} } { 0.000ns 0.000ns 7.247ns 0.290ns 1.675ns } { 0.000ns 0.874ns 0.516ns 0.516ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] destination 5.219 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[7\]\" to destination register is 5.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.322 ns) 2.378 ns comb~0 2 COMB LCCOMB_X3_Y10_N20 1 " "Info: 2: + IC(1.030 ns) + CELL(0.322 ns) = 2.378 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.000 ns) 3.628 ns comb~0clkctrl 3 COMB CLKCTRL_G3 108 " "Info: 3: + IC(1.250 ns) + CELL(0.000 ns) = 3.628 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 5.219 ns tc140l:tiny_cpu\|doge\[1\] 4 REG LCFF_X24_Y17_N7 11 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 5.219 ns; Loc. = LCFF_X24_Y17_N7; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|doge\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { comb~0clkctrl tc140l:tiny_cpu|doge[1] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 37.36 % ) " "Info: Total cell delay = 1.950 ns ( 37.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.269 ns ( 62.64 % ) " "Info: Total interconnect delay = 3.269 ns ( 62.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|doge[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.219 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|doge[1] {} } { 0.000ns 0.000ns 1.030ns 1.250ns 0.989ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { KEY[3] tc140l:tiny_cpu|doge[0]~5 tc140l:tiny_cpu|doge[0]~6 tc140l:tiny_cpu|doge[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|doge[0]~5 {} tc140l:tiny_cpu|doge[0]~6 {} tc140l:tiny_cpu|doge[1] {} } { 0.000ns 0.000ns 7.247ns 0.290ns 1.675ns } { 0.000ns 0.874ns 0.516ns 0.516ns 0.758ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|doge[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.219 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|doge[1] {} } { 0.000ns 0.000ns 1.030ns 1.250ns 0.989ns } { 0.000ns 1.026ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[6\] tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 22.022 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[6\]\" through memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" is 22.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.567 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 6.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.879 ns) 2.944 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X4_Y10_N31 2 " "Info: 2: + IC(1.039 ns) + CELL(0.879 ns) = 2.944 ns; Loc. = LCFF_X4_Y10_N31; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.178 ns) 3.647 ns comb~0 3 COMB LCCOMB_X3_Y10_N20 1 " "Info: 3: + IC(0.525 ns) + CELL(0.178 ns) = 3.647 ns; Loc. = LCCOMB_X3_Y10_N20; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.000 ns) 4.897 ns comb~0clkctrl 4 COMB CLKCTRL_G3 108 " "Info: 4: + IC(1.250 ns) + CELL(0.000 ns) = 4.897 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.747 ns) 6.567 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X17_Y16 16 " "Info: 5: + IC(0.923 ns) + CELL(0.747 ns) = 6.567 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 43.09 % ) " "Info: Total cell delay = 2.830 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 56.91 % ) " "Info: Total interconnect delay = 3.737 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.567 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.567 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.039ns 0.525ns 1.250ns 0.923ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.221 ns + Longest memory pin " "Info: + Longest memory to pin delay is 15.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y16 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[6\] 2 MEM M4K_X17_Y16 5 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y16; Fanout = 5; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.322 ns) 4.878 ns Mux9~0 3 COMB LCCOMB_X18_Y18_N26 1 " "Info: 3: + IC(1.179 ns) + CELL(0.322 ns) = 4.878 ns; Loc. = LCCOMB_X18_Y18_N26; Fanout = 1; COMB Node = 'Mux9~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[6] Mux9~0 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.521 ns) 6.197 ns Mux9~1 4 COMB LCCOMB_X18_Y18_N28 1 " "Info: 4: + IC(0.798 ns) + CELL(0.521 ns) = 6.197 ns; Loc. = LCCOMB_X18_Y18_N28; Fanout = 1; COMB Node = 'Mux9~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux9~0 Mux9~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 6.686 ns Mux9~2 5 COMB LCCOMB_X18_Y18_N22 1 " "Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 6.686 ns; Loc. = LCCOMB_X18_Y18_N22; Fanout = 1; COMB Node = 'Mux9~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { Mux9~1 Mux9~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.521 ns) 8.608 ns Mux9~3 6 COMB LCCOMB_X21_Y17_N14 7 " "Info: 6: + IC(1.401 ns) + CELL(0.521 ns) = 8.608 ns; Loc. = LCCOMB_X21_Y17_N14; Fanout = 7; COMB Node = 'Mux9~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { Mux9~2 Mux9~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.350 ns) + CELL(0.545 ns) 11.503 ns HexDigit:d1\|WideOr0~0 7 COMB LCCOMB_X1_Y21_N4 1 " "Info: 7: + IC(2.350 ns) + CELL(0.545 ns) = 11.503 ns; Loc. = LCCOMB_X1_Y21_N4; Fanout = 1; COMB Node = 'HexDigit:d1\|WideOr0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { Mux9~3 HexDigit:d1|WideOr0~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(2.860 ns) 15.221 ns HEX1\[6\] 8 PIN PIN_D1 0 " "Info: 8: + IC(0.858 ns) + CELL(2.860 ns) = 15.221 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'HEX1\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.324 ns ( 54.69 % ) " "Info: Total cell delay = 8.324 ns ( 54.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.897 ns ( 45.31 % ) " "Info: Total interconnect delay = 6.897 ns ( 45.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.221 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[6] Mux9~0 Mux9~1 Mux9~2 Mux9~3 HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.221 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[6] {} Mux9~0 {} Mux9~1 {} Mux9~2 {} Mux9~3 {} HexDigit:d1|WideOr0~0 {} HEX1[6] {} } { 0.000ns 0.000ns 1.179ns 0.798ns 0.311ns 1.401ns 2.350ns 0.858ns } { 0.000ns 3.377ns 0.322ns 0.521ns 0.178ns 0.521ns 0.545ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.567 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.567 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.039ns 0.525ns 1.250ns 0.923ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.221 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[6] Mux9~0 Mux9~1 Mux9~2 Mux9~3 HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.221 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[6] {} Mux9~0 {} Mux9~1 {} Mux9~2 {} Mux9~3 {} HexDigit:d1|WideOr0~0 {} HEX1[6] {} } { 0.000ns 0.000ns 1.179ns 0.798ns 0.311ns 1.401ns 2.350ns 0.858ns } { 0.000ns 3.377ns 0.322ns 0.521ns 0.178ns 0.521ns 0.545ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX1\[6\] 14.813 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX1\[6\]\" is 14.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 31 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 31; PIN Node = 'SW\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.178 ns) 3.343 ns Mux13~1 2 COMB LCCOMB_X23_Y17_N0 8 " "Info: 2: + IC(2.139 ns) + CELL(0.178 ns) = 3.343 ns; Loc. = LCCOMB_X23_Y17_N0; Fanout = 8; COMB Node = 'Mux13~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { SW[1] Mux13~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.544 ns) 5.789 ns Mux9~1 3 COMB LCCOMB_X18_Y18_N28 1 " "Info: 3: + IC(1.902 ns) + CELL(0.544 ns) = 5.789 ns; Loc. = LCCOMB_X18_Y18_N28; Fanout = 1; COMB Node = 'Mux9~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { Mux13~1 Mux9~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 6.278 ns Mux9~2 4 COMB LCCOMB_X18_Y18_N22 1 " "Info: 4: + IC(0.311 ns) + CELL(0.178 ns) = 6.278 ns; Loc. = LCCOMB_X18_Y18_N22; Fanout = 1; COMB Node = 'Mux9~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { Mux9~1 Mux9~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.521 ns) 8.200 ns Mux9~3 5 COMB LCCOMB_X21_Y17_N14 7 " "Info: 5: + IC(1.401 ns) + CELL(0.521 ns) = 8.200 ns; Loc. = LCCOMB_X21_Y17_N14; Fanout = 7; COMB Node = 'Mux9~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { Mux9~2 Mux9~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.350 ns) + CELL(0.545 ns) 11.095 ns HexDigit:d1\|WideOr0~0 6 COMB LCCOMB_X1_Y21_N4 1 " "Info: 6: + IC(2.350 ns) + CELL(0.545 ns) = 11.095 ns; Loc. = LCCOMB_X1_Y21_N4; Fanout = 1; COMB Node = 'HexDigit:d1\|WideOr0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { Mux9~3 HexDigit:d1|WideOr0~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(2.860 ns) 14.813 ns HEX1\[6\] 7 PIN PIN_D1 0 " "Info: 7: + IC(0.858 ns) + CELL(2.860 ns) = 14.813 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'HEX1\[6\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.718 ns" { HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.852 ns ( 39.51 % ) " "Info: Total cell delay = 5.852 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.961 ns ( 60.49 % ) " "Info: Total interconnect delay = 8.961 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.813 ns" { SW[1] Mux13~1 Mux9~1 Mux9~2 Mux9~3 HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.813 ns" { SW[1] {} SW[1]~combout {} Mux13~1 {} Mux9~1 {} Mux9~2 {} Mux9~3 {} HexDigit:d1|WideOr0~0 {} HEX1[6] {} } { 0.000ns 0.000ns 2.139ns 1.902ns 0.311ns 1.401ns 2.350ns 0.858ns } { 0.000ns 1.026ns 0.178ns 0.544ns 0.178ns 0.521ns 0.545ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clock_divider:clk1Hzfrom50MHz\|en SW\[8\] CLOCK_50 -1.056 ns register " "Info: th for register \"clock_divider:clk1Hzfrom50MHz\|en\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_50\") is -1.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.858 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns clock_divider:clk1Hzfrom50MHz\|en 3 REG LCFF_X4_Y10_N17 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X4_Y10_N17; Fanout = 1; REG Node = 'clock_divider:clk1Hzfrom50MHz\|en'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { CLOCK_50~clkctrl clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLOCK_50 CLOCK_50~clkctrl clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clock_divider:clk1Hzfrom50MHz|en {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'SW\[8\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.477 ns) 2.684 ns clock_divider:clk1Hzfrom50MHz\|Equal0~1 2 COMB LCCOMB_X6_Y10_N26 1 " "Info: 2: + IC(1.181 ns) + CELL(0.477 ns) = 2.684 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 1; COMB Node = 'clock_divider:clk1Hzfrom50MHz\|Equal0~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { SW[8] clock_divider:clk1Hzfrom50MHz|Equal0~1 } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.178 ns) 3.642 ns clock_divider:clk1Hzfrom50MHz\|Equal0~4 3 COMB LCCOMB_X4_Y10_N22 1 " "Info: 3: + IC(0.780 ns) + CELL(0.178 ns) = 3.642 ns; Loc. = LCCOMB_X4_Y10_N22; Fanout = 1; COMB Node = 'clock_divider:clk1Hzfrom50MHz\|Equal0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { clock_divider:clk1Hzfrom50MHz|Equal0~1 clock_divider:clk1Hzfrom50MHz|Equal0~4 } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 4.104 ns clock_divider:clk1Hzfrom50MHz\|Equal0~10 4 COMB LCCOMB_X4_Y10_N16 33 " "Info: 4: + IC(0.284 ns) + CELL(0.178 ns) = 4.104 ns; Loc. = LCCOMB_X4_Y10_N16; Fanout = 33; COMB Node = 'clock_divider:clk1Hzfrom50MHz\|Equal0~10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { clock_divider:clk1Hzfrom50MHz|Equal0~4 clock_divider:clk1Hzfrom50MHz|Equal0~10 } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.200 ns clock_divider:clk1Hzfrom50MHz\|en 5 REG LCFF_X4_Y10_N17 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 4.200 ns; Loc. = LCFF_X4_Y10_N17; Fanout = 1; REG Node = 'clock_divider:clk1Hzfrom50MHz\|en'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clock_divider:clk1Hzfrom50MHz|Equal0~10 clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/Users/Matt/Desktop/LAB4_Base_SP14/LAB4_Base_SP14/clock_divider.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 46.55 % ) " "Info: Total cell delay = 1.955 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.245 ns ( 53.45 % ) " "Info: Total interconnect delay = 2.245 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { SW[8] clock_divider:clk1Hzfrom50MHz|Equal0~1 clock_divider:clk1Hzfrom50MHz|Equal0~4 clock_divider:clk1Hzfrom50MHz|Equal0~10 clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { SW[8] {} SW[8]~combout {} clock_divider:clk1Hzfrom50MHz|Equal0~1 {} clock_divider:clk1Hzfrom50MHz|Equal0~4 {} clock_divider:clk1Hzfrom50MHz|Equal0~10 {} clock_divider:clk1Hzfrom50MHz|en {} } { 0.000ns 0.000ns 1.181ns 0.780ns 0.284ns 0.000ns } { 0.000ns 1.026ns 0.477ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLOCK_50 CLOCK_50~clkctrl clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clock_divider:clk1Hzfrom50MHz|en {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { SW[8] clock_divider:clk1Hzfrom50MHz|Equal0~1 clock_divider:clk1Hzfrom50MHz|Equal0~4 clock_divider:clk1Hzfrom50MHz|Equal0~10 clock_divider:clk1Hzfrom50MHz|en } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.200 ns" { SW[8] {} SW[8]~combout {} clock_divider:clk1Hzfrom50MHz|Equal0~1 {} clock_divider:clk1Hzfrom50MHz|Equal0~4 {} clock_divider:clk1Hzfrom50MHz|Equal0~10 {} clock_divider:clk1Hzfrom50MHz|en {} } { 0.000ns 0.000ns 1.181ns 0.780ns 0.284ns 0.000ns } { 0.000ns 1.026ns 0.477ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 02:56:25 2014 " "Info: Processing ended: Thu May 29 02:56:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
