# System Verilog First Approaches

Firstly, to innitialize anyone to the **HDL**s, i will write a little explanation about what an HDL is:
