Resource Report
Microsemi Corporation - Microsemi Libero Software Release v2021.3 (Version 2021.3.0.10)
Date: Wed Aug 31 21:57:08 2022

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | -40:25:100     |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 3.3V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | No             |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-------------------------------------------------------+
| Topcell | root                                                  |
| Format  | Verilog                                               |
| Source  | B:\HERMESS_SPSoftware\Firmware\fpga\synthesis\root.vm |
+---------+-------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 5445 | 12084 | 45.06      |
| DFF                       | 3508 | 12084 | 29.03      |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 75   | 84    | 89.29      |
| -- Single-ended I/O       | 75   | 84    | 89.29      |
| -- Differential I/O Pairs | 0    | 37    | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 0    | 21    | 0.00       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 4    | 8     | 50.00      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 1    | 1     | 100.00     |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+------+
| Type                     | 4LUT | DFF  |
+--------------------------+------+------+
| Fabric Logic             | 5445 | 3508 |
| RAM64x18 Interface Logic | 0    | 0    |
| RAM1K18 Interface Logic  | 0    | 0    |
| MACC Interface Logic     | 0    | 0    |
| Total Used               | 5445 | 3508 |
+--------------------------+------+------+

MSS Resource Usage
+---------------+------+-------+
| Type          | Used | Total |
+---------------+------+-------+
| Cortex-M3*    | 1    | 1     |
| eNVM (256KB)* | 1    | 1     |
| eSRAM*        | 2    | 2     |
| TIMER*        | 2    | 2     |
| CAN           | 0    | 1     |
| SPI           | 1    | 2     |
| I2C           | 0    | 2     |
| UART          | 1    | 2     |
| USB           | 0    | 1     |
| MAC           | 0    | 1     |
| MDDR          | 0    | 1     |
| HPDMA         | 1    | 1     |
| PDMA          | 1    | 1     |
+---------------+------+-------+

* These resources are always marked as used when you are using the MSS

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 498  |
| 5      | 65   |
| 6      | 6    |
| 7      | 6    |
| 8      | 6    |
| 9      | 6    |
| 17     | 1    |
| 19     | 6    |
| 28     | 6    |
| 32     | 10   |
| 33     | 5    |
| Total  | 615  |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 31           | 0           | 0               |
| Output I/O                    | 44           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  31   |  44    |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------------------------------------+
| Fanout | Type    | Name                                                           |
+--------+---------+----------------------------------------------------------------+
| 3502   | INT_NET | Net   : MSS_FIC_0_CLK                                          |
|        |         | Driver: MSS/CCC_0/GL0_INST/U0_RGB1                             |
|        |         | Source: NETLIST                                                |
| 2424   | INT_NET | Net   : LED_FPGA_LOADED_arst                                   |
|        |         | Driver: AND3_0_RNILQT1/U0_RGB1                                 |
|        |         | Source: NETLIST                                                |
| 20     | INT_NET | Net   : MSS/CORERESETP_0/sm0_areset_n_clk_base_Z               |
|        |         | Driver: MSS/CORERESETP_0/sm0_areset_n_clk_base_RNIDQJD/U0_RGB1 |
|        |         | Source: NETLIST                                                |
| 7      | INT_NET | Net   : MSS/FABOSC_0_RCOSC_25_50MHZ_O2F                        |
|        |         | Driver: MSS/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1       |
|        |         | Source: NETLIST                                                |
+--------+---------+----------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------+
| Fanout | Type    | Name                                     |
+--------+---------+------------------------------------------+
| 429    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[4] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 326    | INT_NET | Net   : telemetry_0/row_2_Z[2]           |
|        |         | Driver: telemetry_0/row_2[2]             |
| 311    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[9] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 255    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[2] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 205    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[3] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 165    | INT_NET | Net   : telemetry_0/row_2_Z[1]           |
|        |         | Driver: telemetry_0/row_2[1]             |
| 164    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[6] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 133    | INT_NET | Net   : telemetry_0/row_2_Z[4]           |
|        |         | Driver: telemetry_0/row_2[4]             |
| 120    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[8] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 105    | INT_NET | Net   : NN_1                             |
|        |         | Driver: AND3_0                           |
+--------+---------+------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------+
| Fanout | Type    | Name                                     |
+--------+---------+------------------------------------------+
| 429    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[4] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 326    | INT_NET | Net   : telemetry_0/row_2_Z[2]           |
|        |         | Driver: telemetry_0/row_2[2]             |
| 311    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[9] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 255    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[2] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 205    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[3] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 165    | INT_NET | Net   : telemetry_0/row_2_Z[1]           |
|        |         | Driver: telemetry_0/row_2[1]             |
| 164    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[6] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 133    | INT_NET | Net   : telemetry_0/row_2_Z[4]           |
|        |         | Driver: telemetry_0/row_2[4]             |
| 120    | INT_NET | Net   : MSS_STAMP_UND_TELEMETRY_PADDR[8] |
|        |         | Driver: MSS/root_sb_MSS_0/MSS_ADLIB_INST |
| 105    | INT_NET | Net   : NN_1                             |
|        |         | Driver: AND3_0                           |
+--------+---------+------------------------------------------+

