Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 28 12:46:11 2018
| Host         : atishya-HP-Pavilion-Notebook running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mainBus_timing_summary_routed.rpt -rpx mainBus_timing_summary_routed.rpx
| Design       : mainBus
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: startProc (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[0]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[1]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[2]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[3]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SSDSLave/hreadyout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 263 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.435        0.000                      0                 1924        0.056        0.000                      0                 1924       12.000        0.000                       0                   903  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.435        0.000                      0                 1924        0.056        0.000                      0                 1924       12.000        0.000                       0                   903  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.086ns  (logic 11.450ns (47.537%)  route 12.636ns (52.463%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 29.785 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.815    29.160    tmpDispClk
    SLICE_X48Y33         FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.444    29.785    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.274    30.059    
                         clock uncertainty           -0.035    30.024    
    SLICE_X48Y33         FDRE (Setup_fdre_C_R)       -0.429    29.595    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         29.595    
                         arrival time                         -29.160    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.086ns  (logic 11.450ns (47.537%)  route 12.636ns (52.463%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 29.785 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.815    29.160    tmpDispClk
    SLICE_X48Y33         FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.444    29.785    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.274    30.059    
                         clock uncertainty           -0.035    30.024    
    SLICE_X48Y33         FDRE (Setup_fdre_C_R)       -0.429    29.595    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         29.595    
                         arrival time                         -29.160    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.086ns  (logic 11.450ns (47.537%)  route 12.636ns (52.463%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 29.785 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.815    29.160    tmpDispClk
    SLICE_X48Y33         FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.444    29.785    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.274    30.059    
                         clock uncertainty           -0.035    30.024    
    SLICE_X48Y33         FDRE (Setup_fdre_C_R)       -0.429    29.595    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         29.595    
                         arrival time                         -29.160    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.086ns  (logic 11.450ns (47.537%)  route 12.636ns (52.463%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 29.785 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.815    29.160    tmpDispClk
    SLICE_X48Y33         FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.444    29.785    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.274    30.059    
                         clock uncertainty           -0.035    30.024    
    SLICE_X48Y33         FDRE (Setup_fdre_C_R)       -0.429    29.595    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         29.595    
                         arrival time                         -29.160    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.959ns  (logic 11.450ns (47.790%)  route 12.509ns (52.210%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 29.778 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.687    29.032    tmpDispClk
    SLICE_X48Y27         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.437    29.778    clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.274    30.052    
                         clock uncertainty           -0.035    30.017    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429    29.588    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         29.588    
                         arrival time                         -29.032    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.959ns  (logic 11.450ns (47.790%)  route 12.509ns (52.210%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 29.778 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.687    29.032    tmpDispClk
    SLICE_X48Y27         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.437    29.778    clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.274    30.052    
                         clock uncertainty           -0.035    30.017    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429    29.588    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         29.588    
                         arrival time                         -29.032    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.959ns  (logic 11.450ns (47.790%)  route 12.509ns (52.210%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 29.778 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.687    29.032    tmpDispClk
    SLICE_X48Y27         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.437    29.778    clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.274    30.052    
                         clock uncertainty           -0.035    30.017    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429    29.588    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         29.588    
                         arrival time                         -29.032    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.959ns  (logic 11.450ns (47.790%)  route 12.509ns (52.210%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 29.778 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.687    29.032    tmpDispClk
    SLICE_X48Y27         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.437    29.778    clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.274    30.052    
                         clock uncertainty           -0.035    30.017    
    SLICE_X48Y27         FDRE (Setup_fdre_C_R)       -0.429    29.588    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         29.588    
                         arrival time                         -29.032    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.950ns  (logic 11.450ns (47.809%)  route 12.500ns (52.191%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 29.782 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.678    29.023    tmpDispClk
    SLICE_X48Y31         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.441    29.782    clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.274    30.056    
                         clock uncertainty           -0.035    30.021    
    SLICE_X48Y31         FDRE (Setup_fdre_C_R)       -0.429    29.592    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         29.592    
                         arrival time                         -29.023    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.950ns  (logic 11.450ns (47.809%)  route 12.500ns (52.191%))
  Logic Levels:           37  (CARRY4=22 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 29.782 - 25.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X48Y26         FDSE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDSE (Prop_fdse_C_Q)         0.456     5.529 f  counter_reg[0]/Q
                         net (fo=27, routed)          0.593     6.122    counter_reg[0]
    SLICE_X45Y25         LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  counter[0]_i_72/O
                         net (fo=1, routed)           0.523     6.769    counter[0]_i_72_n_1
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.349 r  counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.349    counter_reg[0]_i_43_n_1
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.571 f  tmpDispClk_reg_i_44/O[0]
                         net (fo=13, routed)          1.180     8.750    tmpDispClk6[5]
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.327     9.077 f  tmpDispClk_i_413/O
                         net (fo=6, routed)           0.791     9.868    tmpDispClk5[5]
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.348    10.216 r  tmpDispClk_i_389/O
                         net (fo=4, routed)           0.572    10.788    tmpDispClk_i_389_n_1
    SLICE_X43Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.186 r  tmpDispClk_reg_i_418/CO[3]
                         net (fo=1, routed)           0.000    11.186    tmpDispClk_reg_i_418_n_1
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.300 r  tmpDispClk_reg_i_386/CO[3]
                         net (fo=1, routed)           0.000    11.300    tmpDispClk_reg_i_386_n_1
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.522 r  tmpDispClk_reg_i_412/O[0]
                         net (fo=3, routed)           0.723    12.245    tmpDispClk_reg_i_412_n_8
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.299    12.544 r  tmpDispClk_i_398/O
                         net (fo=1, routed)           0.545    13.089    tmpDispClk_i_398_n_1
    SLICE_X42Y26         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    13.699 r  tmpDispClk_reg_i_344/O[3]
                         net (fo=2, routed)           0.732    14.431    tmpDispClk_reg_i_344_n_5
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.336    14.767 r  tmpDispClk_i_291/O
                         net (fo=2, routed)           0.586    15.353    tmpDispClk_i_291_n_1
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.327    15.680 r  tmpDispClk_i_295/O
                         net (fo=1, routed)           0.000    15.680    tmpDispClk_i_295_n_1
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.081 r  tmpDispClk_reg_i_231/CO[3]
                         net (fo=1, routed)           0.000    16.081    tmpDispClk_reg_i_231_n_1
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.195 r  tmpDispClk_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    16.195    tmpDispClk_reg_i_174_n_1
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.309 r  tmpDispClk_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    16.309    tmpDispClk_reg_i_113_n_1
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.423 r  tmpDispClk_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    16.423    tmpDispClk_reg_i_86_n_1
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.537 r  tmpDispClk_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    16.537    tmpDispClk_reg_i_66_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.871 r  tmpDispClk_reg_i_61/O[1]
                         net (fo=7, routed)           0.701    17.572    tmpDispClk_reg_i_61_n_7
    SLICE_X36Y29         LUT2 (Prop_lut2_I1_O)        0.303    17.875 r  tmpDispClk_i_112/O
                         net (fo=1, routed)           0.000    17.875    tmpDispClk_i_112_n_1
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.407 r  tmpDispClk_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    18.407    tmpDispClk_reg_i_85_n_1
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.741 r  tmpDispClk_reg_i_76/O[1]
                         net (fo=3, routed)           0.427    19.169    tmpDispClk_reg_i_76_n_7
    SLICE_X37Y31         LUT3 (Prop_lut3_I1_O)        0.303    19.472 r  tmpDispClk_i_59/O
                         net (fo=2, routed)           0.446    19.918    tmpDispClk_i_59_n_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I3_O)        0.124    20.042 r  tmpDispClk_i_62/O
                         net (fo=1, routed)           0.000    20.042    tmpDispClk_i_62_n_1
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.443 r  tmpDispClk_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.443    tmpDispClk_reg_i_45_n_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.665 r  counter_reg[0]_i_83/O[0]
                         net (fo=1, routed)           0.799    21.464    counter_reg[0]_i_83_n_8
    SLICE_X46Y29         LUT4 (Prop_lut4_I3_O)        0.299    21.763 r  counter[0]_i_55/O
                         net (fo=1, routed)           0.000    21.763    counter[0]_i_55_n_1
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.139 r  counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.139    counter_reg[0]_i_40_n_1
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.462 f  tmpDispClk_reg_i_42/O[1]
                         net (fo=1, routed)           0.591    23.053    tmpDispClk_reg_i_42_n_7
    SLICE_X46Y34         LUT1 (Prop_lut1_I0_O)        0.306    23.359 r  tmpDispClk_i_20/O
                         net (fo=1, routed)           0.000    23.359    tmpDispClk_i_20_n_1
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    23.851 r  tmpDispClk_reg_i_9/CO[1]
                         net (fo=30, routed)          0.805    24.656    tmpDispClk_reg_i_9_n_3
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.332    24.988 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.000    24.988    tmpDispClk4[6]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.538 r  counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.538    counter_reg[0]_i_6_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.652 r  counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.652    counter_reg[0]_i_4_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.986 f  counter_reg[0]_i_50/O[1]
                         net (fo=1, routed)           0.582    26.568    data0[14]
    SLICE_X47Y34         LUT4 (Prop_lut4_I3_O)        0.303    26.871 f  counter[0]_i_37/O
                         net (fo=1, routed)           0.782    27.653    counter[0]_i_37_n_1
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    27.777 f  counter[0]_i_7/O
                         net (fo=2, routed)           0.444    28.221    counter[0]_i_7_n_1
    SLICE_X49Y30         LUT6 (Prop_lut6_I4_O)        0.124    28.345 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.678    29.023    tmpDispClk
    SLICE_X48Y31         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    28.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.441    29.782    clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    30.056    
                         clock uncertainty           -0.035    30.021    
    SLICE_X48Y31         FDRE (Setup_fdre_C_R)       -0.429    29.592    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         29.592    
                         arrival time                         -29.023    
  -------------------------------------------------------------------
                         slack                                  0.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MemorySlave/dataToReturn_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ProcessorMaster/dataout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.185ns (11.051%)  route 1.489ns (88.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.448    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y9          FDRE                                         r  MemorySlave/dataToReturn_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  MemorySlave/dataToReturn_reg[25]/Q
                         net (fo=1, routed)           1.489     3.078    MemorySlave/memData[25]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.044     3.122 r  MemorySlave/dataout[25]_i_1/O
                         net (fo=1, routed)           0.000     3.122    ProcessorMaster/dataToReturn_reg[25]
    SLICE_X43Y10         FDRE                                         r  ProcessorMaster/dataout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.513     1.927    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.983 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     2.287    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.316 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.831     3.147    ProcessorMaster/procClk_BUFG
    SLICE_X43Y10         FDRE                                         r  ProcessorMaster/dataout_reg[25]/C
                         clock pessimism             -0.188     2.959    
    SLICE_X43Y10         FDRE (Hold_fdre_C_D)         0.107     3.066    ProcessorMaster/dataout_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MemorySlave/dataToReturn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ProcessorMaster/dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.183ns (11.451%)  route 1.415ns (88.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    MemorySlave/clk_IBUF_BUFG
    SLICE_X47Y6          FDRE                                         r  MemorySlave/dataToReturn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MemorySlave/dataToReturn_reg[7]/Q
                         net (fo=1, routed)           0.826     2.414    ProcessorMaster/dataToReturn_reg[15][7]
    SLICE_X45Y6          LUT4 (Prop_lut4_I3_O)        0.042     2.456 r  ProcessorMaster/dataout[7]_i_1/O
                         net (fo=1, routed)           0.589     3.045    ProcessorMaster/toProcData[7]
    SLICE_X46Y6          FDRE                                         r  ProcessorMaster/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.513     1.927    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.983 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     2.287    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.316 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.834     3.150    ProcessorMaster/procClk_BUFG
    SLICE_X46Y6          FDRE                                         r  ProcessorMaster/dataout_reg[7]/C
                         clock pessimism             -0.188     2.962    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)        -0.002     2.960    ProcessorMaster/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 MemorySlave/dataToReturn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ProcessorMaster/dataout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.186ns (11.201%)  route 1.475ns (88.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.449    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  MemorySlave/dataToReturn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MemorySlave/dataToReturn_reg[5]/Q
                         net (fo=1, routed)           0.932     2.522    ProcessorMaster/dataToReturn_reg[15][5]
    SLICE_X44Y6          LUT4 (Prop_lut4_I3_O)        0.045     2.567 r  ProcessorMaster/dataout[5]_i_1/O
                         net (fo=1, routed)           0.543     3.110    ProcessorMaster/toProcData[5]
    SLICE_X42Y6          FDRE                                         r  ProcessorMaster/dataout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.513     1.927    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.983 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     2.287    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.316 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.833     3.149    ProcessorMaster/procClk_BUFG
    SLICE_X42Y6          FDRE                                         r  ProcessorMaster/dataout_reg[5]/C
                         clock pessimism             -0.188     2.961    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.060     3.021    ProcessorMaster/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 SwitchSLave/hrdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ProcessorMaster/dataout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.186ns (10.447%)  route 1.594ns (89.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.443    SwitchSLave/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  SwitchSLave/hrdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SwitchSLave/hrdata_reg[10]/Q
                         net (fo=1, routed)           1.594     3.178    ProcessorMaster/Q[10]
    SLICE_X46Y6          LUT4 (Prop_lut4_I0_O)        0.045     3.223 r  ProcessorMaster/dataout[10]_i_1/O
                         net (fo=1, routed)           0.000     3.223    ProcessorMaster/toProcData[10]
    SLICE_X46Y6          FDRE                                         r  ProcessorMaster/dataout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.513     1.927    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.983 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     2.287    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.316 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.834     3.150    ProcessorMaster/procClk_BUFG
    SLICE_X46Y6          FDRE                                         r  ProcessorMaster/dataout_reg[10]/C
                         clock pessimism             -0.188     2.962    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.120     3.082    ProcessorMaster/dataout_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.692%)  route 0.249ns (60.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    MemorySlave/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  MemorySlave/MemInputAd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MemorySlave/MemInputAd_reg[4]/Q
                         net (fo=2, routed)           0.249     1.860    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.711    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.692%)  route 0.249ns (60.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    MemorySlave/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  MemorySlave/MemInputAd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MemorySlave/MemInputAd_reg[7]/Q
                         net (fo=2, routed)           0.249     1.860    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.878     2.006    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.711    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SwitchSLave/hrdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ProcessorMaster/dataout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.226ns (12.613%)  route 1.566ns (87.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.560     1.443    SwitchSLave/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  SwitchSLave/hrdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  SwitchSLave/hrdata_reg[15]/Q
                         net (fo=1, routed)           1.566     3.137    ProcessorMaster/Q[15]
    SLICE_X46Y6          LUT4 (Prop_lut4_I0_O)        0.098     3.235 r  ProcessorMaster/dataout[15]_i_2/O
                         net (fo=1, routed)           0.000     3.235    ProcessorMaster/toProcData[15]
    SLICE_X46Y6          FDRE                                         r  ProcessorMaster/dataout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.513     1.927    clk_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.983 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.304     2.287    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.316 r  procClk_BUFG_inst/O
                         net (fo=88, routed)          0.834     3.150    ProcessorMaster/procClk_BUFG
    SLICE_X46Y6          FDRE                                         r  ProcessorMaster/dataout_reg[15]/C
                         clock pessimism             -0.188     2.962    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.121     3.083    ProcessorMaster/dataout_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MemorySlave/tempHwdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.768%)  route 0.330ns (61.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.448    MemorySlave/clk_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  MemorySlave/tempHwdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  MemorySlave/tempHwdata_reg[8]/Q
                         net (fo=3, routed)           0.143     1.755    MemorySlave/Memory/BRAM/tempHwdata_reg[31][8]
    SLICE_X50Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.800 r  MemorySlave/Memory/BRAM/BRAM_i_i_8/O
                         net (fo=1, routed)           0.187     1.987    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.823    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MemorySlave/tempHwdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.226ns (42.320%)  route 0.308ns (57.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.448    MemorySlave/clk_IBUF_BUFG
    SLICE_X49Y9          FDRE                                         r  MemorySlave/tempHwdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.128     1.576 r  MemorySlave/tempHwdata_reg[5]/Q
                         net (fo=5, routed)           0.201     1.777    MemorySlave/Memory/BRAM/tempHwdata_reg[31][5]
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.098     1.875 r  MemorySlave/Memory/BRAM/BRAM_i_i_11/O
                         net (fo=1, routed)           0.107     1.982    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.803    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MemorySlave/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MemorySlave/MW_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.768%)  route 0.110ns (37.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.446    MemorySlave/clk_IBUF_BUFG
    SLICE_X44Y8          FDRE                                         r  MemorySlave/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y8          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  MemorySlave/FSM_sequential_state_reg[3]/Q
                         net (fo=12, routed)          0.110     1.697    MemorySlave/state[3]
    SLICE_X45Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.742 r  MemorySlave/MW[0]_i_1/O
                         net (fo=1, routed)           0.000     1.742    MemorySlave/MW[0]
    SLICE_X45Y8          FDRE                                         r  MemorySlave/MW_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.960    MemorySlave/clk_IBUF_BUFG
    SLICE_X45Y8          FDRE                                         r  MemorySlave/MW_reg[0]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.092     1.551    MemorySlave/MW_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y0    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y0    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y1    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y1    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0  n_0_2558_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2  procClk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X58Y22   Displaying/anode_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X58Y22   Displaying/anode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X58Y22   Displaying/anode_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y21   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y21   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y21   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y21   ProcessorMaster/Processor/CONTROL/FSM/count1_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y19   ProcessorMaster/Processor/CONTROL/FSM/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y19   ProcessorMaster/Processor/CONTROL/FSM/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y19   ProcessorMaster/Processor/CONTROL/FSM/count2_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y19   ProcessorMaster/Processor/CONTROL/FSM/count2_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y3    ProcessorMaster/Processor/Data/RFile/registers_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y6    ProcessorMaster/Processor/Data/RFile/registers_reg[0][13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X51Y6    MemorySlave/dataToReturn_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X50Y5    MemorySlave/dataToReturn_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y6    MemorySlave/tempHwdata_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y6    MemorySlave/tempHwdata_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X52Y6    MemorySlave/tempHwdata_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y6    MemorySlave/tempHwdata_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y5    SlaveInterfaceLed/dataToReturn_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y5    SlaveInterfaceLed/dataToReturn_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y5    SlaveInterfaceLed/dataToReturn_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X51Y5    SlaveInterfaceLed/dataToReturn_reg[7]/C



