// Seed: 2996218986
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  always @(posedge 1'd0 or posedge 1) begin
    id_2 = 1;
  end
endmodule
