<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `library/core/src/../../stdarch/crates/core_arch/src/riscv_shared/zk.rs`."><title>zk.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../../../static.files/rustdoc-0bd2dfd4.css"><meta name="rustdoc-vars" data-root-path="../../../../../../../" data-static-root-path="../../../../../../../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="1.95.0" data-rustdoc-version="1.95.0-nightly (e96bb7e44 2026-01-27)" data-channel="nightly" data-search-js="search-86d08462.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../../../../../static.files/storage-f9617a14.js"></script><script defer src="../../../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../../../src-files1.95.0.js"></script><script defer src="../../../../../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../../../../../static.files/noscript-ffcac47a.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><a class="skip-main-content" href="#main-content">Skip to main content</a><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content" tabindex="-1"><div class="main-heading"><h1><div class="sub-heading">core/stdarch/crates/core_arch/src/riscv_shared/</div>zk.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[cfg(test)]
<a href=#2 id=2 data-nosnippet>2</a></span><span class="kw">use </span>stdarch_test::assert_instr;
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a><span class="kw">unsafe extern </span><span class="string">"unadjusted" </span>{
<a href=#5 id=5 data-nosnippet>5</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sm4ed"</span>]
<a href=#6 id=6 data-nosnippet>6</a>    </span><span class="kw">fn </span>_sm4ed(rs1: i32, rs2: i32, bs: i32) -&gt; i32;
<a href=#7 id=7 data-nosnippet>7</a>
<a href=#8 id=8 data-nosnippet>8</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sm4ks"</span>]
<a href=#9 id=9 data-nosnippet>9</a>    </span><span class="kw">fn </span>_sm4ks(rs1: i32, rs2: i32, bs: i32) -&gt; i32;
<a href=#10 id=10 data-nosnippet>10</a>
<a href=#11 id=11 data-nosnippet>11</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sm3p0"</span>]
<a href=#12 id=12 data-nosnippet>12</a>    </span><span class="kw">fn </span>_sm3p0(rs1: i32) -&gt; i32;
<a href=#13 id=13 data-nosnippet>13</a>
<a href=#14 id=14 data-nosnippet>14</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sm3p1"</span>]
<a href=#15 id=15 data-nosnippet>15</a>    </span><span class="kw">fn </span>_sm3p1(rs1: i32) -&gt; i32;
<a href=#16 id=16 data-nosnippet>16</a>
<a href=#17 id=17 data-nosnippet>17</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sha256sig0"</span>]
<a href=#18 id=18 data-nosnippet>18</a>    </span><span class="kw">fn </span>_sha256sig0(rs1: i32) -&gt; i32;
<a href=#19 id=19 data-nosnippet>19</a>
<a href=#20 id=20 data-nosnippet>20</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sha256sig1"</span>]
<a href=#21 id=21 data-nosnippet>21</a>    </span><span class="kw">fn </span>_sha256sig1(rs1: i32) -&gt; i32;
<a href=#22 id=22 data-nosnippet>22</a>
<a href=#23 id=23 data-nosnippet>23</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sha256sum0"</span>]
<a href=#24 id=24 data-nosnippet>24</a>    </span><span class="kw">fn </span>_sha256sum0(rs1: i32) -&gt; i32;
<a href=#25 id=25 data-nosnippet>25</a>
<a href=#26 id=26 data-nosnippet>26</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sha256sum1"</span>]
<a href=#27 id=27 data-nosnippet>27</a>    </span><span class="kw">fn </span>_sha256sum1(rs1: i32) -&gt; i32;
<a href=#28 id=28 data-nosnippet>28</a>}
<a href=#29 id=29 data-nosnippet>29</a>
<a href=#30 id=30 data-nosnippet>30</a><span class="attr">#[cfg(target_arch = <span class="string">"riscv32"</span>)]
<a href=#31 id=31 data-nosnippet>31</a></span><span class="kw">unsafe extern </span><span class="string">"unadjusted" </span>{
<a href=#32 id=32 data-nosnippet>32</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.xperm8.i32"</span>]
<a href=#33 id=33 data-nosnippet>33</a>    </span><span class="kw">fn </span>_xperm8_32(rs1: i32, rs2: i32) -&gt; i32;
<a href=#34 id=34 data-nosnippet>34</a>
<a href=#35 id=35 data-nosnippet>35</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.xperm4.i32"</span>]
<a href=#36 id=36 data-nosnippet>36</a>    </span><span class="kw">fn </span>_xperm4_32(rs1: i32, rs2: i32) -&gt; i32;
<a href=#37 id=37 data-nosnippet>37</a>}
<a href=#38 id=38 data-nosnippet>38</a>
<a href=#39 id=39 data-nosnippet>39</a><span class="attr">#[cfg(target_arch = <span class="string">"riscv64"</span>)]
<a href=#40 id=40 data-nosnippet>40</a></span><span class="kw">unsafe extern </span><span class="string">"unadjusted" </span>{
<a href=#41 id=41 data-nosnippet>41</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.xperm8.i64"</span>]
<a href=#42 id=42 data-nosnippet>42</a>    </span><span class="kw">fn </span>_xperm8_64(rs1: i64, rs2: i64) -&gt; i64;
<a href=#43 id=43 data-nosnippet>43</a>
<a href=#44 id=44 data-nosnippet>44</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.xperm4.i64"</span>]
<a href=#45 id=45 data-nosnippet>45</a>    </span><span class="kw">fn </span>_xperm4_64(rs1: i64, rs2: i64) -&gt; i64;
<a href=#46 id=46 data-nosnippet>46</a>}
<a href=#47 id=47 data-nosnippet>47</a>
<a href=#48 id=48 data-nosnippet>48</a><span class="doccomment">/// Byte-wise lookup of indicies into a vector in registers.
<a href=#49 id=49 data-nosnippet>49</a>///
<a href=#50 id=50 data-nosnippet>50</a>/// The xperm8 instruction operates on bytes. The rs1 register contains a vector of XLEN/8
<a href=#51 id=51 data-nosnippet>51</a>/// 8-bit elements. The rs2 register contains a vector of XLEN/8 8-bit indexes. The result is
<a href=#52 id=52 data-nosnippet>52</a>/// each element in rs2 replaced by the indexed element in rs1, or zero if the index into rs2
<a href=#53 id=53 data-nosnippet>53</a>/// is out of bounds.
<a href=#54 id=54 data-nosnippet>54</a>///
<a href=#55 id=55 data-nosnippet>55</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#56 id=56 data-nosnippet>56</a>///
<a href=#57 id=57 data-nosnippet>57</a>/// Version: v1.0.1
<a href=#58 id=58 data-nosnippet>58</a>///
<a href=#59 id=59 data-nosnippet>59</a>/// Section: 3.47
<a href=#60 id=60 data-nosnippet>60</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#61 id=61 data-nosnippet>61</a>#[target_feature(enable = <span class="string">"zbkx"</span>)]
<a href=#62 id=62 data-nosnippet>62</a>#[cfg_attr(test, assert_instr(xperm8))]
<a href=#63 id=63 data-nosnippet>63</a>#[inline]
<a href=#64 id=64 data-nosnippet>64</a></span><span class="kw">pub fn </span>xperm8(rs1: usize, rs2: usize) -&gt; usize {
<a href=#65 id=65 data-nosnippet>65</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv32"</span>)]
<a href=#66 id=66 data-nosnippet>66</a>    </span><span class="kw">unsafe </span>{
<a href=#67 id=67 data-nosnippet>67</a>        _xperm8_32(rs1 <span class="kw">as </span>i32, rs2 <span class="kw">as </span>i32) <span class="kw">as </span>usize
<a href=#68 id=68 data-nosnippet>68</a>    }
<a href=#69 id=69 data-nosnippet>69</a>
<a href=#70 id=70 data-nosnippet>70</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv64"</span>)]
<a href=#71 id=71 data-nosnippet>71</a>    </span><span class="kw">unsafe </span>{
<a href=#72 id=72 data-nosnippet>72</a>        _xperm8_64(rs1 <span class="kw">as </span>i64, rs2 <span class="kw">as </span>i64) <span class="kw">as </span>usize
<a href=#73 id=73 data-nosnippet>73</a>    }
<a href=#74 id=74 data-nosnippet>74</a>}
<a href=#75 id=75 data-nosnippet>75</a>
<a href=#76 id=76 data-nosnippet>76</a><span class="doccomment">/// Nibble-wise lookup of indicies into a vector.
<a href=#77 id=77 data-nosnippet>77</a>///
<a href=#78 id=78 data-nosnippet>78</a>/// The xperm4 instruction operates on nibbles. The rs1 register contains a vector of XLEN/4
<a href=#79 id=79 data-nosnippet>79</a>/// 4-bit elements. The rs2 register contains a vector of XLEN/4 4-bit indexes. The result is
<a href=#80 id=80 data-nosnippet>80</a>/// each element in rs2 replaced by the indexed element in rs1, or zero if the index into rs2
<a href=#81 id=81 data-nosnippet>81</a>/// is out of bounds.
<a href=#82 id=82 data-nosnippet>82</a>///
<a href=#83 id=83 data-nosnippet>83</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#84 id=84 data-nosnippet>84</a>///
<a href=#85 id=85 data-nosnippet>85</a>/// Version: v1.0.1
<a href=#86 id=86 data-nosnippet>86</a>///
<a href=#87 id=87 data-nosnippet>87</a>/// Section: 3.48
<a href=#88 id=88 data-nosnippet>88</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#89 id=89 data-nosnippet>89</a>#[target_feature(enable = <span class="string">"zbkx"</span>)]
<a href=#90 id=90 data-nosnippet>90</a>#[cfg_attr(test, assert_instr(xperm4))]
<a href=#91 id=91 data-nosnippet>91</a>#[inline]
<a href=#92 id=92 data-nosnippet>92</a></span><span class="kw">pub fn </span>xperm4(rs1: usize, rs2: usize) -&gt; usize {
<a href=#93 id=93 data-nosnippet>93</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv32"</span>)]
<a href=#94 id=94 data-nosnippet>94</a>    </span><span class="kw">unsafe </span>{
<a href=#95 id=95 data-nosnippet>95</a>        _xperm4_32(rs1 <span class="kw">as </span>i32, rs2 <span class="kw">as </span>i32) <span class="kw">as </span>usize
<a href=#96 id=96 data-nosnippet>96</a>    }
<a href=#97 id=97 data-nosnippet>97</a>
<a href=#98 id=98 data-nosnippet>98</a>    <span class="attr">#[cfg(target_arch = <span class="string">"riscv64"</span>)]
<a href=#99 id=99 data-nosnippet>99</a>    </span><span class="kw">unsafe </span>{
<a href=#100 id=100 data-nosnippet>100</a>        _xperm4_64(rs1 <span class="kw">as </span>i64, rs2 <span class="kw">as </span>i64) <span class="kw">as </span>usize
<a href=#101 id=101 data-nosnippet>101</a>    }
<a href=#102 id=102 data-nosnippet>102</a>}
<a href=#103 id=103 data-nosnippet>103</a>
<a href=#104 id=104 data-nosnippet>104</a><span class="doccomment">/// Implements the Sigma0 transformation function as used in the SHA2-256 hash function \[49\]
<a href=#105 id=105 data-nosnippet>105</a>/// (Section 4.1.2).
<a href=#106 id=106 data-nosnippet>106</a>///
<a href=#107 id=107 data-nosnippet>107</a>/// This instruction is supported for both RV32 and RV64 base architectures. For RV32, the
<a href=#108 id=108 data-nosnippet>108</a>/// entire XLEN source register is operated on. For RV64, the low 32 bits of the source
<a href=#109 id=109 data-nosnippet>109</a>/// register are operated on, and the result sign extended to XLEN bits. Though named for
<a href=#110 id=110 data-nosnippet>110</a>/// SHA2-256, the instruction works for both the SHA2-224 and SHA2-256 parameterisations as
<a href=#111 id=111 data-nosnippet>111</a>/// described in \[49\]. This instruction must always be implemented such that its execution
<a href=#112 id=112 data-nosnippet>112</a>/// latency does not depend on the data being operated on.
<a href=#113 id=113 data-nosnippet>113</a>///
<a href=#114 id=114 data-nosnippet>114</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#115 id=115 data-nosnippet>115</a>///
<a href=#116 id=116 data-nosnippet>116</a>/// Version: v1.0.1
<a href=#117 id=117 data-nosnippet>117</a>///
<a href=#118 id=118 data-nosnippet>118</a>/// Section: 3.27
<a href=#119 id=119 data-nosnippet>119</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#120 id=120 data-nosnippet>120</a>#[target_feature(enable = <span class="string">"zknh"</span>)]
<a href=#121 id=121 data-nosnippet>121</a>#[cfg_attr(test, assert_instr(sha256sig0))]
<a href=#122 id=122 data-nosnippet>122</a>#[inline]
<a href=#123 id=123 data-nosnippet>123</a></span><span class="kw">pub fn </span>sha256sig0(rs1: u32) -&gt; u32 {
<a href=#124 id=124 data-nosnippet>124</a>    <span class="kw">unsafe </span>{ _sha256sig0(rs1 <span class="kw">as </span>i32) <span class="kw">as </span>u32 }
<a href=#125 id=125 data-nosnippet>125</a>}
<a href=#126 id=126 data-nosnippet>126</a>
<a href=#127 id=127 data-nosnippet>127</a><span class="doccomment">/// Implements the Sigma1 transformation function as used in the SHA2-256 hash function \[49\]
<a href=#128 id=128 data-nosnippet>128</a>/// (Section 4.1.2).
<a href=#129 id=129 data-nosnippet>129</a>///
<a href=#130 id=130 data-nosnippet>130</a>/// This instruction is supported for both RV32 and RV64 base architectures. For RV32, the
<a href=#131 id=131 data-nosnippet>131</a>/// entire XLEN source register is operated on. For RV64, the low 32 bits of the source
<a href=#132 id=132 data-nosnippet>132</a>/// register are operated on, and the result sign extended to XLEN bits. Though named for
<a href=#133 id=133 data-nosnippet>133</a>/// SHA2-256, the instruction works for both the SHA2-224 and SHA2-256 parameterisations as
<a href=#134 id=134 data-nosnippet>134</a>/// described in \[49\]. This instruction must always be implemented such that its execution
<a href=#135 id=135 data-nosnippet>135</a>/// latency does not depend on the data being operated on.
<a href=#136 id=136 data-nosnippet>136</a>///
<a href=#137 id=137 data-nosnippet>137</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#138 id=138 data-nosnippet>138</a>///
<a href=#139 id=139 data-nosnippet>139</a>/// Version: v1.0.1
<a href=#140 id=140 data-nosnippet>140</a>///
<a href=#141 id=141 data-nosnippet>141</a>/// Section: 3.28
<a href=#142 id=142 data-nosnippet>142</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#143 id=143 data-nosnippet>143</a>#[target_feature(enable = <span class="string">"zknh"</span>)]
<a href=#144 id=144 data-nosnippet>144</a>#[cfg_attr(test, assert_instr(sha256sig1))]
<a href=#145 id=145 data-nosnippet>145</a>#[inline]
<a href=#146 id=146 data-nosnippet>146</a></span><span class="kw">pub fn </span>sha256sig1(rs1: u32) -&gt; u32 {
<a href=#147 id=147 data-nosnippet>147</a>    <span class="kw">unsafe </span>{ _sha256sig1(rs1 <span class="kw">as </span>i32) <span class="kw">as </span>u32 }
<a href=#148 id=148 data-nosnippet>148</a>}
<a href=#149 id=149 data-nosnippet>149</a>
<a href=#150 id=150 data-nosnippet>150</a><span class="doccomment">/// Implements the Sum0 transformation function as used in the SHA2-256 hash function \[49\]
<a href=#151 id=151 data-nosnippet>151</a>/// (Section 4.1.2).
<a href=#152 id=152 data-nosnippet>152</a>///
<a href=#153 id=153 data-nosnippet>153</a>/// This instruction is supported for both RV32 and RV64 base architectures. For RV32, the
<a href=#154 id=154 data-nosnippet>154</a>/// entire XLEN source register is operated on. For RV64, the low 32 bits of the source
<a href=#155 id=155 data-nosnippet>155</a>/// register are operated on, and the result sign extended to XLEN bits. Though named for
<a href=#156 id=156 data-nosnippet>156</a>/// SHA2-256, the instruction works for both the SHA2-224 and SHA2-256 parameterisations as
<a href=#157 id=157 data-nosnippet>157</a>/// described in \[49\]. This instruction must always be implemented such that its execution
<a href=#158 id=158 data-nosnippet>158</a>/// latency does not depend on the data being operated on.
<a href=#159 id=159 data-nosnippet>159</a>///
<a href=#160 id=160 data-nosnippet>160</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#161 id=161 data-nosnippet>161</a>///
<a href=#162 id=162 data-nosnippet>162</a>/// Version: v1.0.1
<a href=#163 id=163 data-nosnippet>163</a>///
<a href=#164 id=164 data-nosnippet>164</a>/// Section: 3.29
<a href=#165 id=165 data-nosnippet>165</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#166 id=166 data-nosnippet>166</a>#[target_feature(enable = <span class="string">"zknh"</span>)]
<a href=#167 id=167 data-nosnippet>167</a>#[cfg_attr(test, assert_instr(sha256sum0))]
<a href=#168 id=168 data-nosnippet>168</a>#[inline]
<a href=#169 id=169 data-nosnippet>169</a></span><span class="kw">pub fn </span>sha256sum0(rs1: u32) -&gt; u32 {
<a href=#170 id=170 data-nosnippet>170</a>    <span class="kw">unsafe </span>{ _sha256sum0(rs1 <span class="kw">as </span>i32) <span class="kw">as </span>u32 }
<a href=#171 id=171 data-nosnippet>171</a>}
<a href=#172 id=172 data-nosnippet>172</a>
<a href=#173 id=173 data-nosnippet>173</a><span class="doccomment">/// Implements the Sum1 transformation function as used in the SHA2-256 hash function \[49\]
<a href=#174 id=174 data-nosnippet>174</a>/// (Section 4.1.2).
<a href=#175 id=175 data-nosnippet>175</a>///
<a href=#176 id=176 data-nosnippet>176</a>/// This instruction is supported for both RV32 and RV64 base architectures. For RV32, the
<a href=#177 id=177 data-nosnippet>177</a>/// entire XLEN source register is operated on. For RV64, the low 32 bits of the source
<a href=#178 id=178 data-nosnippet>178</a>/// register are operated on, and the result sign extended to XLEN bits. Though named for
<a href=#179 id=179 data-nosnippet>179</a>/// SHA2-256, the instruction works for both the SHA2-224 and SHA2-256 parameterisations as
<a href=#180 id=180 data-nosnippet>180</a>/// described in \[49\]. This instruction must always be implemented such that its execution
<a href=#181 id=181 data-nosnippet>181</a>/// latency does not depend on the data being operated on.
<a href=#182 id=182 data-nosnippet>182</a>///
<a href=#183 id=183 data-nosnippet>183</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#184 id=184 data-nosnippet>184</a>///
<a href=#185 id=185 data-nosnippet>185</a>/// Version: v1.0.1
<a href=#186 id=186 data-nosnippet>186</a>///
<a href=#187 id=187 data-nosnippet>187</a>/// Section: 3.30
<a href=#188 id=188 data-nosnippet>188</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#189 id=189 data-nosnippet>189</a>#[target_feature(enable = <span class="string">"zknh"</span>)]
<a href=#190 id=190 data-nosnippet>190</a>#[cfg_attr(test, assert_instr(sha256sum1))]
<a href=#191 id=191 data-nosnippet>191</a>#[inline]
<a href=#192 id=192 data-nosnippet>192</a></span><span class="kw">pub fn </span>sha256sum1(rs1: u32) -&gt; u32 {
<a href=#193 id=193 data-nosnippet>193</a>    <span class="kw">unsafe </span>{ _sha256sum1(rs1 <span class="kw">as </span>i32) <span class="kw">as </span>u32 }
<a href=#194 id=194 data-nosnippet>194</a>}
<a href=#195 id=195 data-nosnippet>195</a>
<a href=#196 id=196 data-nosnippet>196</a><span class="doccomment">/// Accelerates the block encrypt/decrypt operation of the SM4 block cipher \[5, 31\].
<a href=#197 id=197 data-nosnippet>197</a>///
<a href=#198 id=198 data-nosnippet>198</a>/// Implements a T-tables in hardware style approach to accelerating the SM4 round function. A
<a href=#199 id=199 data-nosnippet>199</a>/// byte is extracted from rs2 based on bs, to which the SBox and linear layer transforms are
<a href=#200 id=200 data-nosnippet>200</a>/// applied, before the result is XOR’d with rs1 and written back to rd. This instruction
<a href=#201 id=201 data-nosnippet>201</a>/// exists on RV32 and RV64 base architectures. On RV64, the 32-bit result is sign extended to
<a href=#202 id=202 data-nosnippet>202</a>/// XLEN bits. This instruction must always be implemented such that its execution latency does
<a href=#203 id=203 data-nosnippet>203</a>/// not depend on the data being operated on.
<a href=#204 id=204 data-nosnippet>204</a>///
<a href=#205 id=205 data-nosnippet>205</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#206 id=206 data-nosnippet>206</a>///
<a href=#207 id=207 data-nosnippet>207</a>/// Version: v1.0.1
<a href=#208 id=208 data-nosnippet>208</a>///
<a href=#209 id=209 data-nosnippet>209</a>/// Section: 3.43
<a href=#210 id=210 data-nosnippet>210</a>///
<a href=#211 id=211 data-nosnippet>211</a>/// # Note
<a href=#212 id=212 data-nosnippet>212</a>///
<a href=#213 id=213 data-nosnippet>213</a>/// The `BS` parameter is expected to be a constant value and only the bottom 2 bits of `bs` are
<a href=#214 id=214 data-nosnippet>214</a>/// used.
<a href=#215 id=215 data-nosnippet>215</a>///
<a href=#216 id=216 data-nosnippet>216</a>/// # Details
<a href=#217 id=217 data-nosnippet>217</a>///
<a href=#218 id=218 data-nosnippet>218</a>/// Accelerates the round function `F` in the SM4 block cipher algorithm
<a href=#219 id=219 data-nosnippet>219</a>///
<a href=#220 id=220 data-nosnippet>220</a>/// This instruction is included in extension `Zksed`. It's defined as:
<a href=#221 id=221 data-nosnippet>221</a>///
<a href=#222 id=222 data-nosnippet>222</a>/// ```text
<a href=#223 id=223 data-nosnippet>223</a>/// SM4ED(x, a, BS) = x ⊕ T(ai)
<a href=#224 id=224 data-nosnippet>224</a>/// ... where
<a href=#225 id=225 data-nosnippet>225</a>/// ai = a.bytes[BS]
<a href=#226 id=226 data-nosnippet>226</a>/// T(ai) = L(τ(ai))
<a href=#227 id=227 data-nosnippet>227</a>/// bi = τ(ai) = SM4-S-Box(ai)
<a href=#228 id=228 data-nosnippet>228</a>/// ci = L(bi) = bi ⊕ (bi ≪ 2) ⊕ (bi ≪ 10) ⊕ (bi ≪ 18) ⊕ (bi ≪ 24)
<a href=#229 id=229 data-nosnippet>229</a>/// SM4ED = (ci ≪ (BS * 8)) ⊕ x
<a href=#230 id=230 data-nosnippet>230</a>/// ```
<a href=#231 id=231 data-nosnippet>231</a>///
<a href=#232 id=232 data-nosnippet>232</a>/// where `⊕` represents 32-bit xor, and `≪ k` represents rotate left by `k` bits.
<a href=#233 id=233 data-nosnippet>233</a>/// As is defined above, `T` is a combined transformation of non linear S-Box transform `τ`
<a href=#234 id=234 data-nosnippet>234</a>/// and linear layer transform `L`.
<a href=#235 id=235 data-nosnippet>235</a>///
<a href=#236 id=236 data-nosnippet>236</a>/// In the SM4 algorithm, the round function `F` is defined as:
<a href=#237 id=237 data-nosnippet>237</a>///
<a href=#238 id=238 data-nosnippet>238</a>/// ```text
<a href=#239 id=239 data-nosnippet>239</a>/// F(x0, x1, x2, x3, rk) = x0 ⊕ T(x1 ⊕ x2 ⊕ x3 ⊕ rk)
<a href=#240 id=240 data-nosnippet>240</a>/// ... where
<a href=#241 id=241 data-nosnippet>241</a>/// T(A) = L(τ(A))
<a href=#242 id=242 data-nosnippet>242</a>/// B = τ(A) = (SM4-S-Box(a0), SM4-S-Box(a1), SM4-S-Box(a2), SM4-S-Box(a3))
<a href=#243 id=243 data-nosnippet>243</a>/// C = L(B) = B ⊕ (B ≪ 2) ⊕ (B ≪ 10) ⊕ (B ≪ 18) ⊕ (B ≪ 24)
<a href=#244 id=244 data-nosnippet>244</a>/// ```
<a href=#245 id=245 data-nosnippet>245</a>///
<a href=#246 id=246 data-nosnippet>246</a>/// It can be implemented by `sm4ed` instruction like:
<a href=#247 id=247 data-nosnippet>247</a>///
<a href=#248 id=248 data-nosnippet>248</a>/// ```no_run
<a href=#249 id=249 data-nosnippet>249</a>/// # #[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))]
<a href=#250 id=250 data-nosnippet>250</a>/// # fn round_function(x0: u32, x1: u32, x2: u32, x3: u32, rk: u32) -&gt; u32 {
<a href=#251 id=251 data-nosnippet>251</a>/// # #[cfg(target_arch = "riscv32")] use core::arch::riscv32::sm4ed;
<a href=#252 id=252 data-nosnippet>252</a>/// # #[cfg(target_arch = "riscv64")] use core::arch::riscv64::sm4ed;
<a href=#253 id=253 data-nosnippet>253</a>/// let a = x1 ^ x2 ^ x3 ^ rk;
<a href=#254 id=254 data-nosnippet>254</a>/// let c0 = sm4ed(x0, a, 0);
<a href=#255 id=255 data-nosnippet>255</a>/// let c1 = sm4ed(c0, a, 1); // c1 represents c[0..=1], etc.
<a href=#256 id=256 data-nosnippet>256</a>/// let c2 = sm4ed(c1, a, 2);
<a href=#257 id=257 data-nosnippet>257</a>/// let c3 = sm4ed(c2, a, 3);
<a href=#258 id=258 data-nosnippet>258</a>/// return c3; // c3 represents c[0..=3]
<a href=#259 id=259 data-nosnippet>259</a>/// # }
<a href=#260 id=260 data-nosnippet>260</a>/// ```
<a href=#261 id=261 data-nosnippet>261</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#262 id=262 data-nosnippet>262</a>#[target_feature(enable = <span class="string">"zksed"</span>)]
<a href=#263 id=263 data-nosnippet>263</a>#[rustc_legacy_const_generics(<span class="number">2</span>)]
<a href=#264 id=264 data-nosnippet>264</a>#[cfg_attr(test, assert_instr(sm4ed, BS = <span class="number">0</span>))]
<a href=#265 id=265 data-nosnippet>265</a>#[inline]
<a href=#266 id=266 data-nosnippet>266</a></span><span class="kw">pub fn </span>sm4ed&lt;<span class="kw">const </span>BS: u8&gt;(rs1: u32, rs2: u32) -&gt; u32 {
<a href=#267 id=267 data-nosnippet>267</a>    <span class="macro">static_assert!</span>(BS &lt; <span class="number">4</span>);
<a href=#268 id=268 data-nosnippet>268</a>
<a href=#269 id=269 data-nosnippet>269</a>    <span class="kw">unsafe </span>{ _sm4ed(rs1 <span class="kw">as </span>i32, rs2 <span class="kw">as </span>i32, BS <span class="kw">as </span>i32) <span class="kw">as </span>u32 }
<a href=#270 id=270 data-nosnippet>270</a>}
<a href=#271 id=271 data-nosnippet>271</a>
<a href=#272 id=272 data-nosnippet>272</a><span class="doccomment">/// Accelerates the Key Schedule operation of the SM4 block cipher \[5, 31\] with `bs=0`.
<a href=#273 id=273 data-nosnippet>273</a>///
<a href=#274 id=274 data-nosnippet>274</a>/// Implements a T-tables in hardware style approach to accelerating the SM4 Key Schedule. A
<a href=#275 id=275 data-nosnippet>275</a>/// byte is extracted from rs2 based on bs, to which the SBox and linear layer transforms are
<a href=#276 id=276 data-nosnippet>276</a>/// applied, before the result is XOR’d with rs1 and written back to rd. This instruction
<a href=#277 id=277 data-nosnippet>277</a>/// exists on RV32 and RV64 base architectures. On RV64, the 32-bit result is sign extended to
<a href=#278 id=278 data-nosnippet>278</a>/// XLEN bits. This instruction must always be implemented such that its execution latency does
<a href=#279 id=279 data-nosnippet>279</a>/// not depend on the data being operated on.
<a href=#280 id=280 data-nosnippet>280</a>///
<a href=#281 id=281 data-nosnippet>281</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#282 id=282 data-nosnippet>282</a>///
<a href=#283 id=283 data-nosnippet>283</a>/// Version: v1.0.1
<a href=#284 id=284 data-nosnippet>284</a>///
<a href=#285 id=285 data-nosnippet>285</a>/// Section: 3.44
<a href=#286 id=286 data-nosnippet>286</a>///
<a href=#287 id=287 data-nosnippet>287</a>/// # Note
<a href=#288 id=288 data-nosnippet>288</a>///
<a href=#289 id=289 data-nosnippet>289</a>/// The `BS` parameter is expected to be a constant value and only the bottom 2 bits of `bs` are
<a href=#290 id=290 data-nosnippet>290</a>/// used.
<a href=#291 id=291 data-nosnippet>291</a>///
<a href=#292 id=292 data-nosnippet>292</a>/// # Details
<a href=#293 id=293 data-nosnippet>293</a>///
<a href=#294 id=294 data-nosnippet>294</a>/// Accelerates the round function `F` in the SM4 block cipher algorithm
<a href=#295 id=295 data-nosnippet>295</a>///
<a href=#296 id=296 data-nosnippet>296</a>/// This instruction is included in extension `Zksed`. It's defined as:
<a href=#297 id=297 data-nosnippet>297</a>///
<a href=#298 id=298 data-nosnippet>298</a>/// ```text
<a href=#299 id=299 data-nosnippet>299</a>/// SM4ED(x, a, BS) = x ⊕ T(ai)
<a href=#300 id=300 data-nosnippet>300</a>/// ... where
<a href=#301 id=301 data-nosnippet>301</a>/// ai = a.bytes[BS]
<a href=#302 id=302 data-nosnippet>302</a>/// T(ai) = L(τ(ai))
<a href=#303 id=303 data-nosnippet>303</a>/// bi = τ(ai) = SM4-S-Box(ai)
<a href=#304 id=304 data-nosnippet>304</a>/// ci = L(bi) = bi ⊕ (bi ≪ 2) ⊕ (bi ≪ 10) ⊕ (bi ≪ 18) ⊕ (bi ≪ 24)
<a href=#305 id=305 data-nosnippet>305</a>/// SM4ED = (ci ≪ (BS * 8)) ⊕ x
<a href=#306 id=306 data-nosnippet>306</a>/// ```
<a href=#307 id=307 data-nosnippet>307</a>///
<a href=#308 id=308 data-nosnippet>308</a>/// where `⊕` represents 32-bit xor, and `≪ k` represents rotate left by `k` bits.
<a href=#309 id=309 data-nosnippet>309</a>/// As is defined above, `T` is a combined transformation of non linear S-Box transform `τ`
<a href=#310 id=310 data-nosnippet>310</a>/// and linear layer transform `L`.
<a href=#311 id=311 data-nosnippet>311</a>///
<a href=#312 id=312 data-nosnippet>312</a>/// In the SM4 algorithm, the round function `F` is defined as:
<a href=#313 id=313 data-nosnippet>313</a>///
<a href=#314 id=314 data-nosnippet>314</a>/// ```text
<a href=#315 id=315 data-nosnippet>315</a>/// F(x0, x1, x2, x3, rk) = x0 ⊕ T(x1 ⊕ x2 ⊕ x3 ⊕ rk)
<a href=#316 id=316 data-nosnippet>316</a>/// ... where
<a href=#317 id=317 data-nosnippet>317</a>/// T(A) = L(τ(A))
<a href=#318 id=318 data-nosnippet>318</a>/// B = τ(A) = (SM4-S-Box(a0), SM4-S-Box(a1), SM4-S-Box(a2), SM4-S-Box(a3))
<a href=#319 id=319 data-nosnippet>319</a>/// C = L(B) = B ⊕ (B ≪ 2) ⊕ (B ≪ 10) ⊕ (B ≪ 18) ⊕ (B ≪ 24)
<a href=#320 id=320 data-nosnippet>320</a>/// ```
<a href=#321 id=321 data-nosnippet>321</a>///
<a href=#322 id=322 data-nosnippet>322</a>/// It can be implemented by `sm4ed` instruction like:
<a href=#323 id=323 data-nosnippet>323</a>///
<a href=#324 id=324 data-nosnippet>324</a>/// ```no_run
<a href=#325 id=325 data-nosnippet>325</a>/// # #[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))]
<a href=#326 id=326 data-nosnippet>326</a>/// # fn round_function(x0: u32, x1: u32, x2: u32, x3: u32, rk: u32) -&gt; u32 {
<a href=#327 id=327 data-nosnippet>327</a>/// # #[cfg(target_arch = "riscv32")] use core::arch::riscv32::sm4ed;
<a href=#328 id=328 data-nosnippet>328</a>/// # #[cfg(target_arch = "riscv64")] use core::arch::riscv64::sm4ed;
<a href=#329 id=329 data-nosnippet>329</a>/// let a = x1 ^ x2 ^ x3 ^ rk;
<a href=#330 id=330 data-nosnippet>330</a>/// let c0 = sm4ed(x0, a, 0);
<a href=#331 id=331 data-nosnippet>331</a>/// let c1 = sm4ed(c0, a, 1); // c1 represents c[0..=1], etc.
<a href=#332 id=332 data-nosnippet>332</a>/// let c2 = sm4ed(c1, a, 2);
<a href=#333 id=333 data-nosnippet>333</a>/// let c3 = sm4ed(c2, a, 3);
<a href=#334 id=334 data-nosnippet>334</a>/// return c3; // c3 represents c[0..=3]
<a href=#335 id=335 data-nosnippet>335</a>/// # }
<a href=#336 id=336 data-nosnippet>336</a>/// ```
<a href=#337 id=337 data-nosnippet>337</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#338 id=338 data-nosnippet>338</a>#[target_feature(enable = <span class="string">"zksed"</span>)]
<a href=#339 id=339 data-nosnippet>339</a>#[rustc_legacy_const_generics(<span class="number">2</span>)]
<a href=#340 id=340 data-nosnippet>340</a>#[cfg_attr(test, assert_instr(sm4ks, BS = <span class="number">0</span>))]
<a href=#341 id=341 data-nosnippet>341</a>#[inline]
<a href=#342 id=342 data-nosnippet>342</a></span><span class="kw">pub fn </span>sm4ks&lt;<span class="kw">const </span>BS: u8&gt;(rs1: u32, rs2: u32) -&gt; u32 {
<a href=#343 id=343 data-nosnippet>343</a>    <span class="macro">static_assert!</span>(BS &lt; <span class="number">4</span>);
<a href=#344 id=344 data-nosnippet>344</a>
<a href=#345 id=345 data-nosnippet>345</a>    <span class="kw">unsafe </span>{ _sm4ks(rs1 <span class="kw">as </span>i32, rs2 <span class="kw">as </span>i32, BS <span class="kw">as </span>i32) <span class="kw">as </span>u32 }
<a href=#346 id=346 data-nosnippet>346</a>}
<a href=#347 id=347 data-nosnippet>347</a>
<a href=#348 id=348 data-nosnippet>348</a><span class="doccomment">/// Implements the P0 transformation function as used in the SM3 hash function [4, 30].
<a href=#349 id=349 data-nosnippet>349</a>///
<a href=#350 id=350 data-nosnippet>350</a>/// This instruction is supported for the RV32 and RV64 base architectures. It implements the
<a href=#351 id=351 data-nosnippet>351</a>/// P0 transform of the SM3 hash function [4, 30]. This instruction must always be implemented
<a href=#352 id=352 data-nosnippet>352</a>/// such that its execution latency does not depend on the data being operated on.
<a href=#353 id=353 data-nosnippet>353</a>///
<a href=#354 id=354 data-nosnippet>354</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#355 id=355 data-nosnippet>355</a>///
<a href=#356 id=356 data-nosnippet>356</a>/// Version: v1.0.1
<a href=#357 id=357 data-nosnippet>357</a>///
<a href=#358 id=358 data-nosnippet>358</a>/// Section: 3.41
<a href=#359 id=359 data-nosnippet>359</a>///
<a href=#360 id=360 data-nosnippet>360</a>/// # Details
<a href=#361 id=361 data-nosnippet>361</a>///
<a href=#362 id=362 data-nosnippet>362</a>/// `P0` transformation function as is used in the SM3 hash algorithm
<a href=#363 id=363 data-nosnippet>363</a>///
<a href=#364 id=364 data-nosnippet>364</a>/// This function is included in `Zksh` extension. It's defined as:
<a href=#365 id=365 data-nosnippet>365</a>///
<a href=#366 id=366 data-nosnippet>366</a>/// ```text
<a href=#367 id=367 data-nosnippet>367</a>/// P0(X) = X ⊕ (X ≪ 9) ⊕ (X ≪ 17)
<a href=#368 id=368 data-nosnippet>368</a>/// ```
<a href=#369 id=369 data-nosnippet>369</a>///
<a href=#370 id=370 data-nosnippet>370</a>/// where `⊕` represents 32-bit xor, and `≪ k` represents rotate left by `k` bits.
<a href=#371 id=371 data-nosnippet>371</a>///
<a href=#372 id=372 data-nosnippet>372</a>/// In the SM3 algorithm, the `P0` transformation is used as `E ← P0(TT2)` when the
<a href=#373 id=373 data-nosnippet>373</a>/// compression function `CF` uses the intermediate value `TT2` to calculate
<a href=#374 id=374 data-nosnippet>374</a>/// the variable `E` in one iteration for subsequent processes.
<a href=#375 id=375 data-nosnippet>375</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#376 id=376 data-nosnippet>376</a>#[target_feature(enable = <span class="string">"zksh"</span>)]
<a href=#377 id=377 data-nosnippet>377</a>#[cfg_attr(test, assert_instr(sm3p0))]
<a href=#378 id=378 data-nosnippet>378</a>#[inline]
<a href=#379 id=379 data-nosnippet>379</a></span><span class="kw">pub fn </span>sm3p0(rs1: u32) -&gt; u32 {
<a href=#380 id=380 data-nosnippet>380</a>    <span class="kw">unsafe </span>{ _sm3p0(rs1 <span class="kw">as </span>i32) <span class="kw">as </span>u32 }
<a href=#381 id=381 data-nosnippet>381</a>}
<a href=#382 id=382 data-nosnippet>382</a>
<a href=#383 id=383 data-nosnippet>383</a><span class="doccomment">/// Implements the P1 transformation function as used in the SM3 hash function [4, 30].
<a href=#384 id=384 data-nosnippet>384</a>///
<a href=#385 id=385 data-nosnippet>385</a>/// This instruction is supported for the RV32 and RV64 base architectures. It implements the
<a href=#386 id=386 data-nosnippet>386</a>/// P1 transform of the SM3 hash function [4, 30]. This instruction must always be implemented
<a href=#387 id=387 data-nosnippet>387</a>/// such that its execution latency does not depend on the data being operated on.
<a href=#388 id=388 data-nosnippet>388</a>///
<a href=#389 id=389 data-nosnippet>389</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#390 id=390 data-nosnippet>390</a>///
<a href=#391 id=391 data-nosnippet>391</a>/// Version: v1.0.1
<a href=#392 id=392 data-nosnippet>392</a>///
<a href=#393 id=393 data-nosnippet>393</a>/// Section: 3.42
<a href=#394 id=394 data-nosnippet>394</a>///
<a href=#395 id=395 data-nosnippet>395</a>/// # Details
<a href=#396 id=396 data-nosnippet>396</a>///
<a href=#397 id=397 data-nosnippet>397</a>/// `P1` transformation function as is used in the SM3 hash algorithm
<a href=#398 id=398 data-nosnippet>398</a>///
<a href=#399 id=399 data-nosnippet>399</a>/// This function is included in `Zksh` extension. It's defined as:
<a href=#400 id=400 data-nosnippet>400</a>///
<a href=#401 id=401 data-nosnippet>401</a>/// ```text
<a href=#402 id=402 data-nosnippet>402</a>/// P1(X) = X ⊕ (X ≪ 15) ⊕ (X ≪ 23)
<a href=#403 id=403 data-nosnippet>403</a>/// ```
<a href=#404 id=404 data-nosnippet>404</a>///
<a href=#405 id=405 data-nosnippet>405</a>/// where `⊕` represents 32-bit xor, and `≪ k` represents rotate left by `k` bits.
<a href=#406 id=406 data-nosnippet>406</a>///
<a href=#407 id=407 data-nosnippet>407</a>/// In the SM3 algorithm, the `P1` transformation is used to expand message,
<a href=#408 id=408 data-nosnippet>408</a>/// where expanded word `Wj` can be generated from the previous words.
<a href=#409 id=409 data-nosnippet>409</a>/// The whole process can be described as the following pseudocode:
<a href=#410 id=410 data-nosnippet>410</a>///
<a href=#411 id=411 data-nosnippet>411</a>/// ```text
<a href=#412 id=412 data-nosnippet>412</a>/// FOR j=16 TO 67
<a href=#413 id=413 data-nosnippet>413</a>///     Wj ← P1(Wj−16 ⊕ Wj−9 ⊕ (Wj−3 ≪ 15)) ⊕ (Wj−13 ≪ 7) ⊕ Wj−6
<a href=#414 id=414 data-nosnippet>414</a>/// ENDFOR
<a href=#415 id=415 data-nosnippet>415</a>/// ```
<a href=#416 id=416 data-nosnippet>416</a></span><span class="attr">#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#417 id=417 data-nosnippet>417</a>#[target_feature(enable = <span class="string">"zksh"</span>)]
<a href=#418 id=418 data-nosnippet>418</a>#[cfg_attr(test, assert_instr(sm3p1))]
<a href=#419 id=419 data-nosnippet>419</a>#[inline]
<a href=#420 id=420 data-nosnippet>420</a></span><span class="kw">pub fn </span>sm3p1(rs1: u32) -&gt; u32 {
<a href=#421 id=421 data-nosnippet>421</a>    <span class="kw">unsafe </span>{ _sm3p1(rs1 <span class="kw">as </span>i32) <span class="kw">as </span>u32 }
<a href=#422 id=422 data-nosnippet>422</a>}
</code></pre></div></section></main></body></html>