==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 215.742 MB.
INFO: [HLS 200-10] Analyzing design file 'MatMul/src/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.022 seconds; current allocated memory: 217.824 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 407 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 301 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_A2> at MatMul/src/matmul.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_B2> at MatMul/src/matmul.cpp:37:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop2> at MatMul/src/matmul.cpp:48:10 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_output_C2> at MatMul/src/matmul.cpp:59:19 
INFO: [HLS 214-291] Loop 'loop3' is marked as complete unroll implied by the pipeline pragma (MatMul/src/matmul.cpp:51:11)
INFO: [HLS 214-186] Unrolling loop 'loop3' (MatMul/src/matmul.cpp:51:11) in function 'matmul_1' completely with a factor of 8 (MatMul/src/matmul.cpp:5:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_A' due to pipeline pragma (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_B' due to pipeline pragma (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A': Complete partitioning on dimension 2. (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-248] Applying array_partition to 'input_B': Complete partitioning on dimension 1. (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.076 seconds; current allocated memory: 220.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 220.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 225.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 226.992 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 249.449 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_A1'(MatMul/src/matmul.cpp:24:17) and 'loop_input_A2'(MatMul/src/matmul.cpp:26:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_B1'(MatMul/src/matmul.cpp:35:17) and 'loop_input_B2'(MatMul/src/matmul.cpp:37:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1'(MatMul/src/matmul.cpp:47:9) and 'loop2'(MatMul/src/matmul.cpp:48:10) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_output_C1'(MatMul/src/matmul.cpp:58:18) and 'loop_output_C2'(MatMul/src/matmul.cpp:59:19) in function 'matmul_1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatMul/src/matmul.cpp:24:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatMul/src/matmul.cpp:35:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatMul/src/matmul.cpp:47:9) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatMul/src/matmul.cpp:58:18) in function 'matmul_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 279.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_A1_loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 283.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 285.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_B1_loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 286.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 286.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'loop1_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 286.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 287.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_output_C1_loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 287.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 287.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 288.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 288.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 289.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_B1_loop_input_B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 292.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop1_loop2' pipeline 'loop1_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop1_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 296.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' pipeline 'loop_output_C1_loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_output_C1_loop_output_C2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 298.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-278] Implementing memory 'matmul_1_input_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'matmul_1_output_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 300.582 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 305.027 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 310.902 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 21.599 seconds; current allocated memory: 95.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.256 seconds; current allocated memory: 0.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 215.934 MB.
INFO: [HLS 200-10] Analyzing design file 'MatMul/src/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.355 seconds; current allocated memory: 217.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 817 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 301 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_A2> at MatMul/src/matmul.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_B2> at MatMul/src/matmul.cpp:37:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop2> at MatMul/src/matmul.cpp:48:10 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_output_C2> at MatMul/src/matmul.cpp:59:19 
INFO: [HLS 214-291] Loop 'loop3' is marked as complete unroll implied by the pipeline pragma (MatMul/src/matmul.cpp:51:11)
INFO: [HLS 214-186] Unrolling loop 'loop3' (MatMul/src/matmul.cpp:51:11) in function 'matmul_1' completely with a factor of 8 (MatMul/src/matmul.cpp:5:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_A' due to pipeline pragma (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_B' due to pipeline pragma (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A': Complete partitioning on dimension 2. (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-248] Applying array_partition to 'input_B': Complete partitioning on dimension 1. (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.309 seconds; current allocated memory: 220.219 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 220.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 225.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 227.578 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 249.957 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_A1'(MatMul/src/matmul.cpp:24:17) and 'loop_input_A2'(MatMul/src/matmul.cpp:26:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_B1'(MatMul/src/matmul.cpp:35:17) and 'loop_input_B2'(MatMul/src/matmul.cpp:37:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1'(MatMul/src/matmul.cpp:47:9) and 'loop2'(MatMul/src/matmul.cpp:48:10) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_output_C1'(MatMul/src/matmul.cpp:58:18) and 'loop_output_C2'(MatMul/src/matmul.cpp:59:19) in function 'matmul_1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatMul/src/matmul.cpp:24:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatMul/src/matmul.cpp:35:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatMul/src/matmul.cpp:47:9) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatMul/src/matmul.cpp:58:18) in function 'matmul_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 279.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_A1_loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 283.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 285.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_B1_loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 285.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 286.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'loop1_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 286.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 286.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_output_C1_loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 287.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 287.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 287.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 288.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 290.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_B1_loop_input_B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 292.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop1_loop2' pipeline 'loop1_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop1_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 295.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' pipeline 'loop_output_C1_loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_output_C1_loop_output_C2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 297.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-278] Implementing memory 'matmul_1_input_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'matmul_1_output_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 300.207 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 304.605 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 310.477 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.925 seconds; current allocated memory: 94.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.118 seconds; current allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.704 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 210.273 MB.
INFO: [HLS 200-10] Analyzing design file 'MatMul/src/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.445 seconds; current allocated memory: 212.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 817 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 272 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 201 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_A2> at MatMul/src/matmul.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_B2> at MatMul/src/matmul.cpp:37:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop2> at MatMul/src/matmul.cpp:48:10 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_output_C2> at MatMul/src/matmul.cpp:59:19 
INFO: [HLS 214-291] Loop 'loop3' is marked as complete unroll implied by the pipeline pragma (MatMul/src/matmul.cpp:51:11)
INFO: [HLS 214-186] Unrolling loop 'loop3' (MatMul/src/matmul.cpp:51:11) in function 'matmul_1' completely with a factor of 2 (MatMul/src/matmul.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.31 seconds; current allocated memory: 214.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 214.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 219.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 220.926 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_C' (MatMul/src/matmul.cpp:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_C' (MatMul/src/matmul.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatMul/src/matmul.cpp:10) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatMul/src/matmul.cpp:11) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_C' (MatMul/src/matmul.cpp:12) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:26:18) in function 'matmul_1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:37:18) in function 'matmul_1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:48:10) in function 'matmul_1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:59:19) in function 'matmul_1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 243.293 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_A1'(MatMul/src/matmul.cpp:24:17) and 'loop_input_A2'(MatMul/src/matmul.cpp:26:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_B1'(MatMul/src/matmul.cpp:35:17) and 'loop_input_B2'(MatMul/src/matmul.cpp:37:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1'(MatMul/src/matmul.cpp:47:9) and 'loop2'(MatMul/src/matmul.cpp:48:10) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_output_C1'(MatMul/src/matmul.cpp:58:18) and 'loop_output_C2'(MatMul/src/matmul.cpp:59:19) in function 'matmul_1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatMul/src/matmul.cpp:24:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatMul/src/matmul.cpp:35:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatMul/src/matmul.cpp:47:9) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatMul/src/matmul.cpp:58:18) in function 'matmul_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 272.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_A1_loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 276.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 278.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_B1_loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 278.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 279.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'loop1_loop2'
WARNING: [HLS 200-871] Estimated clock period (7.626 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'matmul_1_Pipeline_loop1_loop2' consists of the following:
	'store' operation 0 bit ('row_write_ln14', MatMul/src/matmul.cpp:14) of constant 0 on local variable 'row', MatMul/src/matmul.cpp:14 [29]  (0.460 ns)
	'load' operation 2 bit ('row_load', MatMul/src/matmul.cpp:47) on local variable 'row', MatMul/src/matmul.cpp:14 [43]  (0.000 ns)
	'add' operation 2 bit ('add_ln47_1', MatMul/src/matmul.cpp:47) [48]  (0.621 ns)
	'select' operation 2 bit ('select_ln47', MatMul/src/matmul.cpp:47) [49]  (0.345 ns)
	'select' operation 32 bit ('select_ln52', MatMul/src/matmul.cpp:52) [51]  (0.286 ns)
	'fmul' operation 32 bit ('mul', MatMul/src/matmul.cpp:52) [56]  (5.914 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 279.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 280.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_output_C1_loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 280.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 280.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 280.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 281.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 282.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_B1_loop_input_B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 285.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop1_loop2' pipeline 'loop1_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop1_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 288.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' pipeline 'loop_output_C1_loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_output_C1_loop_output_C2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 289.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 291.629 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 295.652 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 300.867 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.515 seconds; current allocated memory: 91.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file MatMul/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 38.475 seconds; current allocated memory: 6.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 210.520 MB.
INFO: [HLS 200-10] Analyzing design file 'MatMul/src/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.643 seconds; current allocated memory: 212.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 810 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 201 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_A2> at MatMul/src/matmul.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_B2> at MatMul/src/matmul.cpp:37:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop2> at MatMul/src/matmul.cpp:48:10 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_output_C2> at MatMul/src/matmul.cpp:60:19 
INFO: [HLS 214-291] Loop 'loop3' is marked as complete unroll implied by the pipeline pragma (MatMul/src/matmul.cpp:51:11)
INFO: [HLS 214-186] Unrolling loop 'loop3' (MatMul/src/matmul.cpp:51:11) in function 'matmul_1' completely with a factor of 2 (MatMul/src/matmul.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.009 seconds; current allocated memory: 215.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 215.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 220.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 221.719 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_C' (MatMul/src/matmul.cpp:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_C' (MatMul/src/matmul.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatMul/src/matmul.cpp:10) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatMul/src/matmul.cpp:11) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_C' (MatMul/src/matmul.cpp:12) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:26:18) in function 'matmul_1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:37:18) in function 'matmul_1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:48:10) in function 'matmul_1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:60:19) in function 'matmul_1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 244.098 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_A1'(MatMul/src/matmul.cpp:24:17) and 'loop_input_A2'(MatMul/src/matmul.cpp:26:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_B1'(MatMul/src/matmul.cpp:35:17) and 'loop_input_B2'(MatMul/src/matmul.cpp:37:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1'(MatMul/src/matmul.cpp:47:9) and 'loop2'(MatMul/src/matmul.cpp:48:10) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_output_C1'(MatMul/src/matmul.cpp:59:18) and 'loop_output_C2'(MatMul/src/matmul.cpp:60:19) in function 'matmul_1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatMul/src/matmul.cpp:24:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatMul/src/matmul.cpp:35:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatMul/src/matmul.cpp:47:9) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatMul/src/matmul.cpp:59:18) in function 'matmul_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 272.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_A1_loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 277.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 278.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_B1_loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 279.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 279.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'loop1_loop2'
WARNING: [HLS 200-871] Estimated clock period (7.626 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'matmul_1_Pipeline_loop1_loop2' consists of the following:
	'store' operation 0 bit ('row_write_ln14', MatMul/src/matmul.cpp:14) of constant 0 on local variable 'row', MatMul/src/matmul.cpp:14 [29]  (0.460 ns)
	'load' operation 2 bit ('row_load', MatMul/src/matmul.cpp:47) on local variable 'row', MatMul/src/matmul.cpp:14 [43]  (0.000 ns)
	'add' operation 2 bit ('add_ln47_1', MatMul/src/matmul.cpp:47) [48]  (0.621 ns)
	'select' operation 2 bit ('select_ln47', MatMul/src/matmul.cpp:47) [49]  (0.345 ns)
	'select' operation 32 bit ('select_ln52', MatMul/src/matmul.cpp:52) [51]  (0.286 ns)
	'fmul' operation 32 bit ('mul', MatMul/src/matmul.cpp:52) [56]  (5.914 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 280.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 280.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_output_C1_loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 281.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 281.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 281.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 281.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 283.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_B1_loop_input_B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 285.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop1_loop2' pipeline 'loop1_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop1_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.284 seconds; current allocated memory: 288.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' pipeline 'loop_output_C1_loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_output_C1_loop_output_C2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 290.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 292.098 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 295.840 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 301.551 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 28.198 seconds; current allocated memory: 91.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.662 seconds; current allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 212.207 MB.
INFO: [HLS 200-10] Analyzing design file 'MatMul/src/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.52 seconds; current allocated memory: 214.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 826 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 201 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_A2> at MatMul/src/matmul.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_B2> at MatMul/src/matmul.cpp:38:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop2> at MatMul/src/matmul.cpp:50:10 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_output_C2> at MatMul/src/matmul.cpp:62:19 
INFO: [HLS 214-291] Loop 'loop3' is marked as complete unroll implied by the pipeline pragma (MatMul/src/matmul.cpp:53:11)
INFO: [HLS 214-186] Unrolling loop 'loop3' (MatMul/src/matmul.cpp:53:11) in function 'matmul_1' completely with a factor of 2 (MatMul/src/matmul.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.26 seconds; current allocated memory: 216.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 216.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 221.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 223.246 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_C' (MatMul/src/matmul.cpp:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_C' (MatMul/src/matmul.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatMul/src/matmul.cpp:10) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatMul/src/matmul.cpp:11) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output_C' (MatMul/src/matmul.cpp:12) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:26:18) in function 'matmul_1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:38:18) in function 'matmul_1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:50:10) in function 'matmul_1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MatMul/src/matmul.cpp:14:11) to (MatMul/src/matmul.cpp:62:19) in function 'matmul_1'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 245.492 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_A1'(MatMul/src/matmul.cpp:24:17) and 'loop_input_A2'(MatMul/src/matmul.cpp:26:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_B1'(MatMul/src/matmul.cpp:36:17) and 'loop_input_B2'(MatMul/src/matmul.cpp:38:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1'(MatMul/src/matmul.cpp:49:9) and 'loop2'(MatMul/src/matmul.cpp:50:10) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_output_C1'(MatMul/src/matmul.cpp:61:18) and 'loop_output_C2'(MatMul/src/matmul.cpp:62:19) in function 'matmul_1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatMul/src/matmul.cpp:24:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatMul/src/matmul.cpp:36:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatMul/src/matmul.cpp:49:9) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatMul/src/matmul.cpp:61:18) in function 'matmul_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 274.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_A1_loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 279.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 280.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_B1_loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 281.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 281.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'loop1_loop2'
WARNING: [HLS 200-871] Estimated clock period (7.626 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'matmul_1_Pipeline_loop1_loop2' consists of the following:
	'store' operation 0 bit ('row_write_ln14', MatMul/src/matmul.cpp:14) of constant 0 on local variable 'row', MatMul/src/matmul.cpp:14 [29]  (0.460 ns)
	'load' operation 2 bit ('row_load', MatMul/src/matmul.cpp:49) on local variable 'row', MatMul/src/matmul.cpp:14 [43]  (0.000 ns)
	'add' operation 2 bit ('add_ln49_1', MatMul/src/matmul.cpp:49) [48]  (0.621 ns)
	'select' operation 2 bit ('select_ln49', MatMul/src/matmul.cpp:49) [49]  (0.345 ns)
	'select' operation 32 bit ('select_ln54', MatMul/src/matmul.cpp:54) [51]  (0.286 ns)
	'fmul' operation 32 bit ('mul', MatMul/src/matmul.cpp:54) [56]  (5.914 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 282.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 282.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_output_C1_loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 282.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 283.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 283.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 283.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_B1_loop_input_B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 287.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop1_loop2' pipeline 'loop1_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop1_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 290.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' pipeline 'loop_output_C1_loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_output_C1_loop_output_C2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 292.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 294.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 298.270 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 303.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.973 seconds; current allocated memory: 92.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.974 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 216.938 MB.
INFO: [HLS 200-10] Analyzing design file 'MatMul/src/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.524 seconds; current allocated memory: 218.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 826 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 207 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 174 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_A2> at MatMul/src/matmul.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_B2> at MatMul/src/matmul.cpp:38:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop2> at MatMul/src/matmul.cpp:50:10 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_output_C2> at MatMul/src/matmul.cpp:62:19 
INFO: [HLS 214-291] Loop 'loop3' is marked as complete unroll implied by the pipeline pragma (MatMul/src/matmul.cpp:53:11)
INFO: [HLS 214-186] Unrolling loop 'loop3' (MatMul/src/matmul.cpp:53:11) in function 'matmul_1' completely with a factor of 3 (MatMul/src/matmul.cpp:5:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_A' due to pipeline pragma (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_B' due to pipeline pragma (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A': Complete partitioning on dimension 2. (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-248] Applying array_partition to 'input_B': Complete partitioning on dimension 1. (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.354 seconds; current allocated memory: 221.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 221.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 226.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 228.219 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A.1' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A.2' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B.1' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B.2' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_A.1' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_A.2' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.1' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.2' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 250.176 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_A1'(MatMul/src/matmul.cpp:24:17) and 'loop_input_A2'(MatMul/src/matmul.cpp:26:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_B1'(MatMul/src/matmul.cpp:36:17) and 'loop_input_B2'(MatMul/src/matmul.cpp:38:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1'(MatMul/src/matmul.cpp:49:9) and 'loop2'(MatMul/src/matmul.cpp:50:10) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_output_C1'(MatMul/src/matmul.cpp:61:18) and 'loop_output_C2'(MatMul/src/matmul.cpp:62:19) in function 'matmul_1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatMul/src/matmul.cpp:24:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatMul/src/matmul.cpp:36:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatMul/src/matmul.cpp:49:9) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatMul/src/matmul.cpp:61:18) in function 'matmul_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 280.828 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_A1_loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 285.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 287.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_B1_loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 287.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 287.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'loop1_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 288.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 288.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_output_C1_loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 289.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 289.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 289.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 290.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 291.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_B1_loop_input_B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 294.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop1_loop2' pipeline 'loop1_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop1_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 297.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' pipeline 'loop_output_C1_loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_output_C1_loop_output_C2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 299.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-278] Implementing memory 'matmul_1_output_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 301.105 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 305.387 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 311.121 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.264 seconds; current allocated memory: 94.656 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.24 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.006 seconds; current allocated memory: 0.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.32 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.087 seconds; current allocated memory: 0.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.284 seconds; current allocated memory: 0.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.211 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 216.320 MB.
INFO: [HLS 200-10] Analyzing design file 'MatMul/src/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.909 seconds; current allocated memory: 218.398 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 826 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 207 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 174 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_A2> at MatMul/src/matmul.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_B2> at MatMul/src/matmul.cpp:38:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop2> at MatMul/src/matmul.cpp:50:10 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_output_C2> at MatMul/src/matmul.cpp:62:19 
INFO: [HLS 214-291] Loop 'loop3' is marked as complete unroll implied by the pipeline pragma (MatMul/src/matmul.cpp:53:11)
INFO: [HLS 214-186] Unrolling loop 'loop3' (MatMul/src/matmul.cpp:53:11) in function 'matmul_1' completely with a factor of 3 (MatMul/src/matmul.cpp:5:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_A' due to pipeline pragma (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_B' due to pipeline pragma (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A': Complete partitioning on dimension 2. (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-248] Applying array_partition to 'input_B': Complete partitioning on dimension 1. (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.316 seconds; current allocated memory: 220.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 220.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 225.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 227.449 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A.1' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A.2' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B.1' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B.2' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_A.1' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_A.2' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.1' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.2' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 249.520 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_A1'(MatMul/src/matmul.cpp:24:17) and 'loop_input_A2'(MatMul/src/matmul.cpp:26:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_B1'(MatMul/src/matmul.cpp:36:17) and 'loop_input_B2'(MatMul/src/matmul.cpp:38:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1'(MatMul/src/matmul.cpp:49:9) and 'loop2'(MatMul/src/matmul.cpp:50:10) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_output_C1'(MatMul/src/matmul.cpp:61:18) and 'loop_output_C2'(MatMul/src/matmul.cpp:62:19) in function 'matmul_1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatMul/src/matmul.cpp:24:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatMul/src/matmul.cpp:36:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatMul/src/matmul.cpp:49:9) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatMul/src/matmul.cpp:61:18) in function 'matmul_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 279.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_A1_loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 284.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 285.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_B1_loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 286.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 286.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'loop1_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 287.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 287.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_output_C1_loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 288.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 288.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 288.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 288.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 290.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_B1_loop_input_B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 293.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop1_loop2' pipeline 'loop1_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop1_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 296.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' pipeline 'loop_output_C1_loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_output_C1_loop_output_C2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 297.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-278] Implementing memory 'matmul_1_output_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 299.676 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 304.090 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 309.812 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.576 seconds; current allocated memory: 93.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.991 seconds; current allocated memory: 0.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.048 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 210.312 MB.
INFO: [HLS 200-10] Analyzing design file 'MatMul/src/matmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.225 seconds; current allocated memory: 212.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 826 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 207 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 174 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/OneDrive/Desktop/MatMul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_A2> at MatMul/src/matmul.cpp:26:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_input_B2> at MatMul/src/matmul.cpp:38:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop2> at MatMul/src/matmul.cpp:50:10 
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_output_C2> at MatMul/src/matmul.cpp:62:19 
INFO: [HLS 214-291] Loop 'loop3' is marked as complete unroll implied by the pipeline pragma (MatMul/src/matmul.cpp:53:11)
INFO: [HLS 214-186] Unrolling loop 'loop3' (MatMul/src/matmul.cpp:53:11) in function 'matmul_1' completely with a factor of 3 (MatMul/src/matmul.cpp:5:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'input_A' due to pipeline pragma (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_B' due to pipeline pragma (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 214-248] Applying array_partition to 'input_A': Complete partitioning on dimension 2. (MatMul/src/matmul.cpp:10:12)
INFO: [HLS 214-248] Applying array_partition to 'input_B': Complete partitioning on dimension 1. (MatMul/src/matmul.cpp:11:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.352 seconds; current allocated memory: 214.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 214.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 220.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 221.699 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A.1' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_A.2' (MatMul/src/matmul.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B.1' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_B.2' (MatMul/src/matmul.cpp:11) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_A' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_A.1' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_A.2' (MatMul/src/matmul.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.1' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_B.2' (MatMul/src/matmul.cpp:11) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 244.348 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_A1'(MatMul/src/matmul.cpp:24:17) and 'loop_input_A2'(MatMul/src/matmul.cpp:26:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_input_B1'(MatMul/src/matmul.cpp:36:17) and 'loop_input_B2'(MatMul/src/matmul.cpp:38:18) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop1'(MatMul/src/matmul.cpp:49:9) and 'loop2'(MatMul/src/matmul.cpp:50:10) in function 'matmul_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_output_C1'(MatMul/src/matmul.cpp:61:18) and 'loop_output_C2'(MatMul/src/matmul.cpp:62:19) in function 'matmul_1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_A1' (MatMul/src/matmul.cpp:24:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_B1' (MatMul/src/matmul.cpp:36:17) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop1' (MatMul/src/matmul.cpp:49:9) in function 'matmul_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_C1' (MatMul/src/matmul.cpp:61:18) in function 'matmul_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 274.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_A1_loop_input_A2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_A1_loop_input_A2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 279.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 280.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_B1_loop_input_B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'loop_input_B1_loop_input_B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 281.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 281.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop1_loop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'loop1_loop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 281.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 282.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_output_C1_loop_output_C2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loop_output_C1_loop_output_C2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 282.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 282.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 283.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 283.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_A1_loop_input_A2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_A1_loop_input_A2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 285.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_input_B1_loop_input_B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_input_B1_loop_input_B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 287.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop1_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop1_loop2' pipeline 'loop1_loop2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop1_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 290.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Pipeline_loop_output_C1_loop_output_C2' pipeline 'loop_output_C1_loop_output_C2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Pipeline_loop_output_C1_loop_output_C2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 292.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/in_A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_1/out_C_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_1' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-278] Implementing memory 'matmul_1_output_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 294.371 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 298.445 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 304.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_1.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.861 seconds; current allocated memory: 94.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format sysgen -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format sysgen 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file MatMul/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.573 seconds; current allocated memory: 7.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -rtl verilog 
INFO: [HLS 200-1510] Running: source ./MatMul/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matmul_1 matmul_1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file MatMul/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.897 seconds; current allocated memory: 7.156 MB.
