# Verification-of-16-bit-multiplier-using-verilog
In this project i am doing verification of 16 bit multiplier using systemVerilog. The project is very basic and at this moment i am learning System verilog so this project is my first project in System verilog. 
