Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 47bd0cd1e11a4fbaa6100e2860826d8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_pq_top_behav xil_defaultlib.sr_pq_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/sr_pq/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/summerReasearch2022/hw_pq/sr_pq/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.sr_pq_stage(STAGE=1)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=2)
Compiling module xil_defaultlib.sr_pq_stage(STAGE=3)
Compiling module xil_defaultlib.sr_pq_default
Compiling module xil_defaultlib.sr_pq_tb
Compiling module xil_defaultlib.sr_pq_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_pq_top_behav
