# File with my matarials for VHDL project

## Coworkers:
- [**Matěj Podaný**](https://github.com/Matej-Podany/Digital-electronics-1)
- [**Jan Pelka**](https://github.com/jan-pelka/Digital-electronics)
- [**Pavol Rohal'**](https://github.com/221066/Digital-electronics-1)
