Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Apr  2 21:33:10 2019
| Host         : tensaZangetsu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file process_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx shift_rows_timing_summary_routed.rpx
| Design       : process_wrapper
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_counter_reg[2]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 136 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.549        0.000                      0                 9548        0.105        0.000                      0                 9548        1.370        0.000                       0                  3267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.549        0.000                      0                 9542        0.105        0.000                      0                 9542        1.370        0.000                       0                  3267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      2.138        0.000                      0                    6        0.761        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 start_shiftRows_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i1/b_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.379ns (8.936%)  route 3.862ns (91.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 9.146 - 5.000 ) 
    Source Clock Delay      (SCD):    4.491ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=3266, routed)        1.396     4.491    clk_IBUF_BUFG
    SLICE_X43Y122        FDCE                                         r  start_shiftRows_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDCE (Prop_fdce_C_Q)         0.379     4.870 r  start_shiftRows_reg_reg/Q
                         net (fo=131, routed)         3.862     8.732    i1/start_shiftRows_reg_reg
    SLICE_X66Y107        FDRE                                         r  i1/b_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    Y22                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=3266, routed)        1.292     9.146    i1/clk_IBUF_BUFG
    SLICE_X66Y107        FDRE                                         r  i1/b_reg2_reg[6]/C
                         clock pessimism              0.307     9.453    
                         clock uncertainty           -0.035     9.417    
    SLICE_X66Y107        FDRE (Setup_fdre_C_CE)      -0.136     9.281    i1/b_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.281    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  0.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i2/i2/i1/i1/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i2/i2/i1/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=3266, routed)        0.573     1.652    i2/i2/i1/i1/clk_IBUF_BUFG
    SLICE_X75Y111        FDRE                                         r  i2/i2/i1/i1/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y111        FDRE (Prop_fdre_C_Q)         0.141     1.793 r  i2/i2/i1/i1/result_reg[0]/Q
                         net (fo=1, routed)           0.053     1.847    i2/i2/i1/i2/result_reg[7]_1[0]
    SLICE_X74Y111        LUT4 (Prop_lut4_I2_O)        0.045     1.892 r  i2/i2/i1/i2/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    i2/i2/i1/i2_n_10
    SLICE_X74Y111        FDRE                                         r  i2/i2/i1/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=3266, routed)        0.843     2.182    i2/i2/i1/clk_IBUF_BUFG
    SLICE_X74Y111        FDRE                                         r  i2/i2/i1/result_reg[0]/C
                         clock pessimism             -0.516     1.665    
    SLICE_X74Y111        FDRE (Hold_fdre_C_D)         0.121     1.786    i2/i2/i1/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.500       1.370      SLICE_X70Y116  i0/genblk1[0].i/mem_i/mem_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         2.500       1.370      SLICE_X48Y113  i0/genblk1[11].i/mem_i/mem_reg_0_255_7_7/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 fsm_counter_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fsm_counter_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.603ns (25.914%)  route 1.724ns (74.086%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.144ns = ( 9.144 - 5.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=3266, routed)        1.397     4.492    clk_IBUF_BUFG
    SLICE_X43Y121        FDCE                                         r  fsm_counter_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDCE (Prop_fdce_C_Q)         0.379     4.871 r  fsm_counter_reg[2]_C/Q
                         net (fo=1, routed)           0.312     5.182    fsm_counter_reg[2]_C_n_0
    SLICE_X43Y120        LUT3 (Prop_lut3_I2_O)        0.105     5.287 r  fsm_counter_inferred__0_i_1/O
                         net (fo=9, routed)           0.904     6.191    fsm_counter[2]
    SLICE_X43Y121        LUT2 (Prop_lut2_I1_O)        0.119     6.310 f  fsm_counter_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.508     6.818    fsm_counter_reg[2]_LDC_i_2_n_0
    SLICE_X43Y121        FDCE                                         f  fsm_counter_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    Y22                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     5.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     7.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=3266, routed)        1.290     9.144    clk_IBUF_BUFG
    SLICE_X43Y121        FDCE                                         r  fsm_counter_reg[2]_C/C
                         clock pessimism              0.348     9.492    
                         clock uncertainty           -0.035     9.456    
    SLICE_X43Y121        FDCE (Recov_fdce_C_CLR)     -0.500     8.956    fsm_counter_reg[2]_C
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  2.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 fsm_counter_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fsm_counter_reg[1]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.902%)  route 0.493ns (68.098%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=3266, routed)        0.578     1.657    clk_IBUF_BUFG
    SLICE_X43Y119        FDCE                                         r  fsm_counter_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDCE (Prop_fdce_C_Q)         0.141     1.798 f  fsm_counter_reg[1]_C/Q
                         net (fo=1, routed)           0.149     1.947    fsm_counter_reg[1]_C_n_0
    SLICE_X44Y120        LUT3 (Prop_lut3_I2_O)        0.045     1.992 f  fsm_counter_inferred__0_i_2/O
                         net (fo=10, routed)          0.134     2.126    fsm_counter[1]
    SLICE_X44Y120        LUT2 (Prop_lut2_I0_O)        0.045     2.171 f  fsm_counter_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.210     2.381    fsm_counter_reg[1]_LDC_i_1_n_0
    SLICE_X44Y120        FDPE                                         f  fsm_counter_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=3266, routed)        0.846     2.185    clk_IBUF_BUFG
    SLICE_X44Y120        FDPE                                         r  fsm_counter_reg[1]_P/C
                         clock pessimism             -0.493     1.691    
    SLICE_X44Y120        FDPE (Remov_fdpe_C_PRE)     -0.071     1.620    fsm_counter_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.761    





