<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn181127104447"></A><B><U><big>pn181127104447</big></U></B>
#Start recording tcl command: 11/27/2018 08:55:19
#Project Location: C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_PID/project; Project name: blank
prj_project open "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_PID/project/trb3_periph_blank.ldf"
prj_run Export -impl trb3_periph_blank -task Bitgen
prj_run Export -impl trb3_periph_blank -task Bitgen
#Stop recording: 11/27/2018 10:44:47



<A name="pn181129034553"></A><B><U><big>pn181129034553</big></U></B>
#Start recording tcl command: 11/27/2018 10:59:24
#Project Location: C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_PID/project; Project name: blank
prj_project open "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_PID/project/trb3_periph_blank.ldf"
prj_run Export -impl trb3_periph_blank -task Bitgen
#Stop recording: 11/29/2018 03:45:53



<A name="pn181202045637"></A><B><U><big>pn181202045637</big></U></B>
#Start recording tcl command: 12/2/2018 04:16:22
#Project Location: C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/project; Project name: blank
prj_project open "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/project/trb3_periph_blank.ldf"
prj_src remove "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/workdir/Cpll.ipx" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/workdir/Cpll0.ipx" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/workdir/Cpll1.ipx" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/workdir/Cpll2.ipx" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/workdir/Cpll3.ipx" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/workdir/Cpll4.ipx" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/workdir/LA_FIFO.ipx" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/workdir/readoutfifo.ipx" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Ch48.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/ClockGen.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/comnet.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/ComTrans.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/DeBounce_v.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/FineTimeBit.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/hit_cntr.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Input_Reg.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/InputBit.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Lanalyzer.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Lanalyzer0.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/leds.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Ltch8.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Ltch32.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Ltch33.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Ltch42.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Ltch40.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Mux3x32.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Mux16x32.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Register.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/SFineTimeBit.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/SFineTimeBit0.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/SFineTimeBit1.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/SFineTimeBit2.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/SFineTimeBit3.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/SFineTimeBit4.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/SFineTimeBit5.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Shift40.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Shift42.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Shiftout32.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/StrSt.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/sync_cntr.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/timestatics.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/TriggerTDC.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/TriggerTDCTop.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/wcomp.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Teststate.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Shift33.v"
prj_src add "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/pll_in200_out100.ipx" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Or18.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Or8.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/LeadDelay.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/Input_Reg.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/DelayBit.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/BackOr5.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/BackOr.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/basic_type_declaration.vhd" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/PulseStretch.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/retrigger.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/ScatterTrig.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/SR_Latch.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/SR_Reg.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/T_ff_clr.v" "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/T_ff_pset.v"
prj_src remove "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/pll_in200_out100.ipx"
prj_src add "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE_LUT_rev1/Source/leds.v"
prj_run Export -impl trb3_periph_blank -task Bitgen
prj_run Export -impl trb3_periph_blank -task Bitgen
#Stop recording: 12/2/2018 04:56:38



<A name="pn181202063506"></A><B><U><big>pn181202063506</big></U></B>
#Start recording tcl command: 12/2/2018 04:57:46
#Project Location: C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE__Cosmic_rev1/project; Project name: blank
prj_project open "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE__Cosmic_rev1/project/trb3_periph_blank.ldf"
prj_src add "C:/Users/muse/Desktop/MUSE_Triggers_FPGA/trig_MUSE__Cosmic_rev1/Source/Or6.v"
prj_run Export -impl trb3_periph_blank -task Bitgen
#Stop recording: 12/2/2018 06:35:06



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
