$date
	Sun Oct 19 02:45:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SR_ff_tb $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$scope module inst $end
$var wire 1 " R $end
$var wire 1 # S $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1"
1$
#10
0"
1#
0$
#15
x!
1"
1$
#20
0"
0$
#25
0!
1"
0#
1$
#30
0$
