\hypertarget{_a_r_m_c_m3_8h_source}{}\doxysection{ARMCM3.\+h}
\label{_a_r_m_c_m3_8h_source}\index{Labs -\/ TivaWare -\/ Keil/Demo/ARMCM3.h@{Labs -\/ TivaWare -\/ Keil/Demo/ARMCM3.h}}
\mbox{\hyperlink{_a_r_m_c_m3_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{26 \textcolor{preprocessor}{\#ifndef \_\_ARMCM3\_H\_\_}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#define \_\_ARMCM3\_H\_\_}}
\DoxyCodeLine{28 }
\DoxyCodeLine{29 \textcolor{comment}{/*}}
\DoxyCodeLine{30 \textcolor{comment}{ * ==========================================================================}}
\DoxyCodeLine{31 \textcolor{comment}{ * -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ Interrupt Number Definition -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{32 \textcolor{comment}{ * ==========================================================================}}
\DoxyCodeLine{33 \textcolor{comment}{ */}}
\DoxyCodeLine{34 }
\DoxyCodeLine{35 \textcolor{keyword}{typedef} \textcolor{keyword}{enum} \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083}{IRQn}}}
\DoxyCodeLine{36 \{}
\DoxyCodeLine{37 \textcolor{comment}{/******  Cortex-\/M3 Processor Exceptions Numbers ***************************************************/}}
\DoxyCodeLine{38   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}         = -\/14,    }
\DoxyCodeLine{39   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}              = -\/13,    }
\DoxyCodeLine{40   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}       = -\/12,    }
\DoxyCodeLine{41   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}               = -\/11,    }
\DoxyCodeLine{42   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}             = -\/10,    }
\DoxyCodeLine{43   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                 = -\/5,     }
\DoxyCodeLine{44   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}           = -\/4,     }
\DoxyCodeLine{45   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                 = -\/2,     }
\DoxyCodeLine{46   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                = -\/1,     }
\DoxyCodeLine{48 \textcolor{comment}{/******  ARMCM3 specific Interrupt Numbers ********************************************************/}}
\DoxyCodeLine{49   \mbox{\hyperlink{_a_r_m_c_m3_8h_a666eb0caeb12ec0e281415592ae89083a7996f9db7faed08f5e3bdb5eab0f674f}{GPIO\_IRQn}}                   = 0       }
\DoxyCodeLine{50 \} \mbox{\hyperlink{_a_r_m_c_m3_8h_a4a0206df9604302e0741c1aa4ca1ded3}{IRQn\_Type}};}
\DoxyCodeLine{51 }
\DoxyCodeLine{52 }
\DoxyCodeLine{53 \textcolor{comment}{/*}}
\DoxyCodeLine{54 \textcolor{comment}{ * ==========================================================================}}
\DoxyCodeLine{55 \textcolor{comment}{ * -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ Processor and Core Peripheral Section -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{56 \textcolor{comment}{ * ==========================================================================}}
\DoxyCodeLine{57 \textcolor{comment}{ */}}
\DoxyCodeLine{58 }
\DoxyCodeLine{59 \textcolor{comment}{/* Configuration of the Cortex-\/M3 Processor and Core Peripherals */}}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             1         }}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          2         }}
\DoxyCodeLine{62 \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0         }}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm3_8h}{core\_cm3.h}}"{}}                       \textcolor{comment}{/* Cortex-\/M3 processor and core peripherals           */}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{system___a_r_m_c_m3_8h}{system\_ARMCM3.h}}"{}}                  \textcolor{comment}{/* System Header                                      */}}
\DoxyCodeLine{67 }
\DoxyCodeLine{68 }
\DoxyCodeLine{69 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{70 \textcolor{comment}{/*                Device Specific Peripheral registers structures             */}}
\DoxyCodeLine{71 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{72 }
\DoxyCodeLine{73 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ General Purpose Input and Ouptut -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{74 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{75 \{}
\DoxyCodeLine{76   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{union_g_p_i_o___data___type_def_accf2182243d2281d570e3abbf6825187}{WORD}};  }
\DoxyCodeLine{77   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  BYTE[4];}
\DoxyCodeLine{78 \} \mbox{\hyperlink{union_g_p_i_o___data___type_def}{GPIO\_Data\_TypeDef}};}
\DoxyCodeLine{79 }
\DoxyCodeLine{80 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{81 \{}
\DoxyCodeLine{82   \mbox{\hyperlink{union_g_p_i_o___data___type_def}{GPIO\_Data\_TypeDef}} DATA [256];}
\DoxyCodeLine{83   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint32\_t  \mbox{\hyperlink{struct_g_p_i_o___type_def_aac190896b710208792ecdda026c48b09}{DIR}};}
\DoxyCodeLine{84   uint32\_t      RESERVED[3];}
\DoxyCodeLine{85   \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint32\_t  \mbox{\hyperlink{struct_g_p_i_o___type_def_a63d23ce6979f3fbbe8d4b0183aa7bfbe}{IE}};}
\DoxyCodeLine{86 \} \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{87 }
\DoxyCodeLine{88 }
\DoxyCodeLine{89 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{90 \textcolor{comment}{/*                         Peripheral memory map                              */}}
\DoxyCodeLine{91 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{92 \textcolor{comment}{/* Peripheral and SRAM base address */}}
\DoxyCodeLine{93 \textcolor{preprocessor}{\#define SRAM\_BASE             ((     uint32\_t)0x20000000UL)}}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#define PERIPH\_BASE           ((     uint32\_t)0x40000000UL)}}
\DoxyCodeLine{95 }
\DoxyCodeLine{96 \textcolor{comment}{/* Peripheral memory map */}}
\DoxyCodeLine{97 \textcolor{preprocessor}{\#define GPIO\_BASE             PERIPH\_BASE}}
\DoxyCodeLine{98 }
\DoxyCodeLine{99 \textcolor{preprocessor}{\#define GPIO0\_BASE            (GPIO\_BASE)}}
\DoxyCodeLine{100 \textcolor{preprocessor}{\#define GPIO1\_BASE            (GPIO\_BASE       + 0x0800UL)}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define GPIO2\_BASE            (GPIO\_BASE       + 0x1000UL)}}
\DoxyCodeLine{102 }
\DoxyCodeLine{103 }
\DoxyCodeLine{104 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{105 \textcolor{comment}{/*                         Peripheral declaration                             */}}
\DoxyCodeLine{106 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#define GPIO0                 ((GPIO\_TypeDef *) GPIO0\_BASE)}}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#define GPIO1                 ((GPIO\_TypeDef *) GPIO1\_BASE)}}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#define GPIO2                 ((GPIO\_TypeDef *) GPIO2\_BASE)}}
\DoxyCodeLine{110 }
\DoxyCodeLine{111 }
\DoxyCodeLine{112 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* \_\_ARMCM3\_H\_\_ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
