|ADC_AD9481
EXT_RST_N => EXT_RST_N.IN3
EXT_CLK => EXT_CLK.IN2
KEY => KEY.IN1
RX => RX.IN1
TX <= UART:U_UART.TX
ADC_DCO_P => ADC_DCO_P.IN1
ADC_DCO_N => ADC_DCO_N.IN1
ADC_DIN_A[0] => ADC_DIN_A[0].IN1
ADC_DIN_A[1] => ADC_DIN_A[1].IN1
ADC_DIN_A[2] => ADC_DIN_A[2].IN1
ADC_DIN_A[3] => ADC_DIN_A[3].IN1
ADC_DIN_A[4] => ADC_DIN_A[4].IN1
ADC_DIN_A[5] => ADC_DIN_A[5].IN1
ADC_DIN_A[6] => ADC_DIN_A[6].IN1
ADC_DIN_A[7] => ADC_DIN_A[7].IN1
ADC_DIN_B[0] => ADC_DIN_B[0].IN1
ADC_DIN_B[1] => ADC_DIN_B[1].IN1
ADC_DIN_B[2] => ADC_DIN_B[2].IN1
ADC_DIN_B[3] => ADC_DIN_B[3].IN1
ADC_DIN_B[4] => ADC_DIN_B[4].IN1
ADC_DIN_B[5] => ADC_DIN_B[5].IN1
ADC_DIN_B[6] => ADC_DIN_B[6].IN1
ADC_DIN_B[7] => ADC_DIN_B[7].IN1
ADC_CLK <= HS_AD9481_IN:HS_AD9481_IN_u1.adc_clk
ADC_PDWN <= HS_AD9481_IN:HS_AD9481_IN_u1.pdwn
KEY1 => KEY1.IN1
KEY2 => KEY2.IN1
dac_clk1 <= pll_m:pll_m_inst.c2
dac_clk2 <= pll_m:pll_m_inst.c3
dac_data1[0] <= data_buf1[0].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[1] <= data_buf1[1].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[2] <= data_buf1[2].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[3] <= data_buf1[3].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[4] <= data_buf1[4].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[5] <= data_buf1[5].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[6] <= data_buf1[6].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[7] <= data_buf1[7].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[8] <= data_buf1[8].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[9] <= data_buf1[9].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[10] <= data_buf1[10].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[11] <= data_buf1[11].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[12] <= data_buf1[12].DB_MAX_OUTPUT_PORT_TYPE
dac_data1[13] <= data_buf1[13].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[0] <= data_buf2[0].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[1] <= data_buf2[1].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[2] <= data_buf2[2].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[3] <= data_buf2[3].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[4] <= data_buf2[4].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[5] <= data_buf2[5].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[6] <= data_buf2[6].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[7] <= data_buf2[7].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[8] <= data_buf2[8].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[9] <= data_buf2[9].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[10] <= data_buf2[10].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[11] <= data_buf2[11].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[12] <= data_buf2[12].DB_MAX_OUTPUT_PORT_TYPE
dac_data2[13] <= data_buf2[13].DB_MAX_OUTPUT_PORT_TYPE
spi_sdi => spi_sdi.IN1
spi_cs_data => spi_cs_data.IN1
spi_cs_cmd => spi_cs_cmd.IN1
spi_scl => spi_scl.IN1
spi_sdo <= spi:u_spi.spi_sdo


|ADC_AD9481|pll_m:pll_m_inst
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ADC_AD9481|pll_m:pll_m_inst|altpll:altpll_component
inclk[0] => pll_m_altpll:auto_generated.inclk[0]
inclk[1] => pll_m_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_m_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_m_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ADC_AD9481|pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1
adc_clk_in => adc_clk.DATAIN
sys_clk => sys_clk.IN1
sys_rst_n => rdreq_sig.OUTPUTSELECT
sys_rst_n => pdwn.DATAIN
sys_rst_n => _.IN1
dco_p => din_b_r[0].CLK
dco_p => din_b_r[1].CLK
dco_p => din_b_r[2].CLK
dco_p => din_b_r[3].CLK
dco_p => din_b_r[4].CLK
dco_p => din_b_r[5].CLK
dco_p => din_b_r[6].CLK
dco_p => din_b_r[7].CLK
dco_n => dco_n.IN1
din_a[0] => din_a_r[0].DATAIN
din_a[1] => din_a_r[1].DATAIN
din_a[2] => din_a_r[2].DATAIN
din_a[3] => din_a_r[3].DATAIN
din_a[4] => din_a_r[4].DATAIN
din_a[5] => din_a_r[5].DATAIN
din_a[6] => din_a_r[6].DATAIN
din_a[7] => din_a_r[7].DATAIN
din_b[0] => din_b_r[0].DATAIN
din_b[1] => din_b_r[1].DATAIN
din_b[2] => din_b_r[2].DATAIN
din_b[3] => din_b_r[3].DATAIN
din_b[4] => din_b_r[4].DATAIN
din_b[5] => din_b_r[5].DATAIN
din_b[6] => din_b_r[6].DATAIN
din_b[7] => din_b_r[7].DATAIN
adc_clk <= adc_clk_in.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= fifo_16to8:fifo_16to8_inst.q
dout[1] <= fifo_16to8:fifo_16to8_inst.q
dout[2] <= fifo_16to8:fifo_16to8_inst.q
dout[3] <= fifo_16to8:fifo_16to8_inst.q
dout[4] <= fifo_16to8:fifo_16to8_inst.q
dout[5] <= fifo_16to8:fifo_16to8_inst.q
dout[6] <= fifo_16to8:fifo_16to8_inst.q
dout[7] <= fifo_16to8:fifo_16to8_inst.q
dout[8] <= fifo_16to8:fifo_16to8_inst.q
dout[9] <= fifo_16to8:fifo_16to8_inst.q
dout[10] <= fifo_16to8:fifo_16to8_inst.q
dout[11] <= fifo_16to8:fifo_16to8_inst.q
dout[12] <= fifo_16to8:fifo_16to8_inst.q
dout[13] <= fifo_16to8:fifo_16to8_inst.q
dout[14] <= fifo_16to8:fifo_16to8_inst.q
dout[15] <= fifo_16to8:fifo_16to8_inst.q
pdwn <= sys_rst_n.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component
data[0] => dcfifo_1gj1:auto_generated.data[0]
data[1] => dcfifo_1gj1:auto_generated.data[1]
data[2] => dcfifo_1gj1:auto_generated.data[2]
data[3] => dcfifo_1gj1:auto_generated.data[3]
data[4] => dcfifo_1gj1:auto_generated.data[4]
data[5] => dcfifo_1gj1:auto_generated.data[5]
data[6] => dcfifo_1gj1:auto_generated.data[6]
data[7] => dcfifo_1gj1:auto_generated.data[7]
data[8] => dcfifo_1gj1:auto_generated.data[8]
data[9] => dcfifo_1gj1:auto_generated.data[9]
data[10] => dcfifo_1gj1:auto_generated.data[10]
data[11] => dcfifo_1gj1:auto_generated.data[11]
data[12] => dcfifo_1gj1:auto_generated.data[12]
data[13] => dcfifo_1gj1:auto_generated.data[13]
data[14] => dcfifo_1gj1:auto_generated.data[14]
data[15] => dcfifo_1gj1:auto_generated.data[15]
q[0] <= dcfifo_1gj1:auto_generated.q[0]
q[1] <= dcfifo_1gj1:auto_generated.q[1]
q[2] <= dcfifo_1gj1:auto_generated.q[2]
q[3] <= dcfifo_1gj1:auto_generated.q[3]
q[4] <= dcfifo_1gj1:auto_generated.q[4]
q[5] <= dcfifo_1gj1:auto_generated.q[5]
q[6] <= dcfifo_1gj1:auto_generated.q[6]
q[7] <= dcfifo_1gj1:auto_generated.q[7]
q[8] <= dcfifo_1gj1:auto_generated.q[8]
q[9] <= dcfifo_1gj1:auto_generated.q[9]
q[10] <= dcfifo_1gj1:auto_generated.q[10]
q[11] <= dcfifo_1gj1:auto_generated.q[11]
q[12] <= dcfifo_1gj1:auto_generated.q[12]
q[13] <= dcfifo_1gj1:auto_generated.q[13]
q[14] <= dcfifo_1gj1:auto_generated.q[14]
q[15] <= dcfifo_1gj1:auto_generated.q[15]
rdclk => dcfifo_1gj1:auto_generated.rdclk
rdreq => dcfifo_1gj1:auto_generated.rdreq
wrclk => dcfifo_1gj1:auto_generated.wrclk
wrreq => dcfifo_1gj1:auto_generated.wrreq
aclr => dcfifo_1gj1:auto_generated.aclr
rdempty <= dcfifo_1gj1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => altsyncram_mj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdptr_g[5].IN0
aclr => wrptr_g[5].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mj31:fifo_ram.data_a[0]
data[1] => altsyncram_mj31:fifo_ram.data_a[1]
data[2] => altsyncram_mj31:fifo_ram.data_a[2]
data[3] => altsyncram_mj31:fifo_ram.data_a[3]
data[4] => altsyncram_mj31:fifo_ram.data_a[4]
data[5] => altsyncram_mj31:fifo_ram.data_a[5]
data[6] => altsyncram_mj31:fifo_ram.data_a[6]
data[7] => altsyncram_mj31:fifo_ram.data_a[7]
data[8] => altsyncram_mj31:fifo_ram.data_a[8]
data[9] => altsyncram_mj31:fifo_ram.data_a[9]
data[10] => altsyncram_mj31:fifo_ram.data_a[10]
data[11] => altsyncram_mj31:fifo_ram.data_a[11]
data[12] => altsyncram_mj31:fifo_ram.data_a[12]
data[13] => altsyncram_mj31:fifo_ram.data_a[13]
data[14] => altsyncram_mj31:fifo_ram.data_a[14]
data[15] => altsyncram_mj31:fifo_ram.data_a[15]
q[0] <= altsyncram_mj31:fifo_ram.q_b[0]
q[1] <= altsyncram_mj31:fifo_ram.q_b[1]
q[2] <= altsyncram_mj31:fifo_ram.q_b[2]
q[3] <= altsyncram_mj31:fifo_ram.q_b[3]
q[4] <= altsyncram_mj31:fifo_ram.q_b[4]
q[5] <= altsyncram_mj31:fifo_ram.q_b[5]
q[6] <= altsyncram_mj31:fifo_ram.q_b[6]
q[7] <= altsyncram_mj31:fifo_ram.q_b[7]
q[8] <= altsyncram_mj31:fifo_ram.q_b[8]
q[9] <= altsyncram_mj31:fifo_ram.q_b[9]
q[10] <= altsyncram_mj31:fifo_ram.q_b[10]
q[11] <= altsyncram_mj31:fifo_ram.q_b[11]
q[12] <= altsyncram_mj31:fifo_ram.q_b[12]
q[13] <= altsyncram_mj31:fifo_ram.q_b[13]
q[14] <= altsyncram_mj31:fifo_ram.q_b[14]
q[15] <= altsyncram_mj31:fifo_ram.q_b[15]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_mj31:fifo_ram.clock1
rdclk => alt_synch_pipe_fkd:rs_dgwp.clock
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => altsyncram_mj31:fifo_ram.clock0
wrclk => alt_synch_pipe_gkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
clock => dffpipe_ed9:dffpipe12.clock
clrn => dffpipe_ed9:dffpipe12.clrn
d[0] => dffpipe_ed9:dffpipe12.d[0]
d[1] => dffpipe_ed9:dffpipe12.d[1]
d[2] => dffpipe_ed9:dffpipe12.d[2]
d[3] => dffpipe_ed9:dffpipe12.d[3]
d[4] => dffpipe_ed9:dffpipe12.d[4]
d[5] => dffpipe_ed9:dffpipe12.d[5]
q[0] <= dffpipe_ed9:dffpipe12.q[0]
q[1] <= dffpipe_ed9:dffpipe12.q[1]
q[2] <= dffpipe_ed9:dffpipe12.q[2]
q[3] <= dffpipe_ed9:dffpipe12.q[3]
q[4] <= dffpipe_ed9:dffpipe12.q[4]
q[5] <= dffpipe_ed9:dffpipe12.q[5]


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
clock => dffpipe_fd9:dffpipe15.clock
clrn => dffpipe_fd9:dffpipe15.clrn
d[0] => dffpipe_fd9:dffpipe15.d[0]
d[1] => dffpipe_fd9:dffpipe15.d[1]
d[2] => dffpipe_fd9:dffpipe15.d[2]
d[3] => dffpipe_fd9:dffpipe15.d[3]
d[4] => dffpipe_fd9:dffpipe15.d[4]
d[5] => dffpipe_fd9:dffpipe15.d[5]
q[0] <= dffpipe_fd9:dffpipe15.q[0]
q[1] <= dffpipe_fd9:dffpipe15.q[1]
q[2] <= dffpipe_fd9:dffpipe15.q[2]
q[3] <= dffpipe_fd9:dffpipe15.q[3]
q[4] <= dffpipe_fd9:dffpipe15.q[4]
q[5] <= dffpipe_fd9:dffpipe15.q[5]


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|cmpr_c66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|cmpr_c66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ADC_AD9481|Data_Processing:U_Data_Processing
clk => FIFO_IN_REG[0].CLK
clk => FIFO_IN_REG[1].CLK
clk => FIFO_IN_REG[2].CLK
clk => FIFO_IN_REG[3].CLK
clk => FIFO_IN_REG[4].CLK
clk => FIFO_IN_REG[5].CLK
clk => FIFO_IN_REG[6].CLK
clk => FIFO_IN_REG[7].CLK
clk => FIFO_IN_REG[8].CLK
clk => FIFO_IN_REG[9].CLK
clk => FIFO_IN_REG[10].CLK
clk => FIFO_IN_REG[11].CLK
clk => FIFO_IN_REG[12].CLK
clk => FIFO_IN_REG[13].CLK
clk => FIFO_IN_REG[14].CLK
clk => FIFO_IN_REG[15].CLK
clk => FIFO_WR_EN_REG.CLK
clk => cnt_cnt[0].CLK
clk => cnt_cnt[1].CLK
clk => cnt_cnt[2].CLK
clk => cnt_cnt[3].CLK
clk => cnt_cnt[4].CLK
clk => cnt_cnt[5].CLK
clk => cnt_cnt[6].CLK
clk => cnt_cnt[7].CLK
clk => cnt_cnt[8].CLK
clk => cnt_cnt[9].CLK
clk => cnt_cnt[10].CLK
clk => cnt_cnt[11].CLK
clk => cnt_cnt[12].CLK
clk => cnt_cnt[13].CLK
clk => cnt_cnt[14].CLK
clk => cnt_cnt[15].CLK
clk => cnt_cnt[16].CLK
clk => cnt_cnt[17].CLK
clk => cnt_cnt[18].CLK
clk => cnt_cnt[19].CLK
clk => cnt_cnt[20].CLK
clk => cnt_cnt[21].CLK
clk => cnt_cnt[22].CLK
clk => cnt_cnt[23].CLK
clk => cnt_cnt[24].CLK
clk => cnt_cnt[25].CLK
clk => cnt_cnt[26].CLK
clk => cnt_cnt[27].CLK
clk => cnt_cnt[28].CLK
clk => cnt_cnt[29].CLK
clk => cnt_cnt[30].CLK
clk => cnt_cnt[31].CLK
clk => FIFO_WR_EN.CLK
clk => cnt_reg[0].CLK
clk => cnt_reg[1].CLK
clk => cnt_reg[2].CLK
clk => cnt_reg[3].CLK
clk => cnt_reg[4].CLK
clk => cnt_reg[5].CLK
clk => cnt_reg[6].CLK
clk => cnt_reg[7].CLK
clk => cnt_reg[8].CLK
clk => cnt_reg[9].CLK
clk => cnt_reg[10].CLK
clk => cnt_reg[11].CLK
clk => cnt_reg[12].CLK
clk => cnt_reg[13].CLK
clk => cnt_reg[14].CLK
clk => cnt_reg[15].CLK
clk => cnt_reg[16].CLK
clk => cnt_reg[17].CLK
clk => cnt_reg[18].CLK
clk => cnt_reg[19].CLK
clk => cnt_reg[20].CLK
clk => cnt_reg[21].CLK
clk => cnt_reg[22].CLK
clk => cnt_reg[23].CLK
clk => cnt_reg[24].CLK
clk => cnt_reg[25].CLK
clk => cnt_reg[26].CLK
clk => cnt_reg[27].CLK
clk => cnt_reg[28].CLK
clk => cnt_reg[29].CLK
clk => cnt_reg[30].CLK
clk => cnt_reg[31].CLK
clk => trigger_reg.CLK
clk => trigger.CLK
clk => adc_in_reg[0].CLK
clk => adc_in_reg[1].CLK
clk => adc_in_reg[2].CLK
clk => adc_in_reg[3].CLK
clk => adc_in_reg[4].CLK
clk => adc_in_reg[5].CLK
clk => adc_in_reg[6].CLK
clk => adc_in_reg[7].CLK
clk => adc_in_reg[8].CLK
clk => adc_in_reg[9].CLK
clk => adc_in_reg[10].CLK
clk => adc_in_reg[11].CLK
clk => adc_in_reg[12].CLK
clk => adc_in_reg[13].CLK
clk => adc_in_reg[14].CLK
clk => adc_in_reg[15].CLK
rst_n => cnt_cnt[0].ACLR
rst_n => cnt_cnt[1].ACLR
rst_n => cnt_cnt[2].ACLR
rst_n => cnt_cnt[3].ACLR
rst_n => cnt_cnt[4].ACLR
rst_n => cnt_cnt[5].ACLR
rst_n => cnt_cnt[6].ACLR
rst_n => cnt_cnt[7].ACLR
rst_n => cnt_cnt[8].ACLR
rst_n => cnt_cnt[9].ACLR
rst_n => cnt_cnt[10].ACLR
rst_n => cnt_cnt[11].ACLR
rst_n => cnt_cnt[12].ACLR
rst_n => cnt_cnt[13].ACLR
rst_n => cnt_cnt[14].ACLR
rst_n => cnt_cnt[15].ACLR
rst_n => cnt_cnt[16].ACLR
rst_n => cnt_cnt[17].ACLR
rst_n => cnt_cnt[18].ACLR
rst_n => cnt_cnt[19].ACLR
rst_n => cnt_cnt[20].ACLR
rst_n => cnt_cnt[21].ACLR
rst_n => cnt_cnt[22].ACLR
rst_n => cnt_cnt[23].ACLR
rst_n => cnt_cnt[24].ACLR
rst_n => cnt_cnt[25].ACLR
rst_n => cnt_cnt[26].ACLR
rst_n => cnt_cnt[27].ACLR
rst_n => cnt_cnt[28].ACLR
rst_n => cnt_cnt[29].ACLR
rst_n => cnt_cnt[30].ACLR
rst_n => cnt_cnt[31].ACLR
rst_n => FIFO_WR_EN.ACLR
rst_n => trigger.ACLR
adc_in[0] => LessThan1.IN16
adc_in[0] => LessThan3.IN16
adc_in[0] => adc_in_reg[0].DATAIN
adc_in[1] => LessThan1.IN15
adc_in[1] => LessThan3.IN15
adc_in[1] => adc_in_reg[1].DATAIN
adc_in[2] => LessThan1.IN14
adc_in[2] => LessThan3.IN14
adc_in[2] => adc_in_reg[2].DATAIN
adc_in[3] => LessThan1.IN13
adc_in[3] => LessThan3.IN13
adc_in[3] => adc_in_reg[3].DATAIN
adc_in[4] => LessThan1.IN12
adc_in[4] => LessThan3.IN12
adc_in[4] => adc_in_reg[4].DATAIN
adc_in[5] => LessThan1.IN11
adc_in[5] => LessThan3.IN11
adc_in[5] => adc_in_reg[5].DATAIN
adc_in[6] => LessThan1.IN10
adc_in[6] => LessThan3.IN10
adc_in[6] => adc_in_reg[6].DATAIN
adc_in[7] => LessThan1.IN9
adc_in[7] => LessThan3.IN9
adc_in[7] => adc_in_reg[7].DATAIN
adc_in[8] => LessThan0.IN16
adc_in[8] => LessThan2.IN16
adc_in[8] => adc_in_reg[8].DATAIN
adc_in[9] => LessThan0.IN15
adc_in[9] => LessThan2.IN15
adc_in[9] => adc_in_reg[9].DATAIN
adc_in[10] => LessThan0.IN14
adc_in[10] => LessThan2.IN14
adc_in[10] => adc_in_reg[10].DATAIN
adc_in[11] => LessThan0.IN13
adc_in[11] => LessThan2.IN13
adc_in[11] => adc_in_reg[11].DATAIN
adc_in[12] => LessThan0.IN12
adc_in[12] => LessThan2.IN12
adc_in[12] => adc_in_reg[12].DATAIN
adc_in[13] => LessThan0.IN11
adc_in[13] => LessThan2.IN11
adc_in[13] => adc_in_reg[13].DATAIN
adc_in[14] => LessThan0.IN10
adc_in[14] => LessThan2.IN10
adc_in[14] => adc_in_reg[14].DATAIN
adc_in[15] => LessThan0.IN9
adc_in[15] => LessThan2.IN9
adc_in[15] => adc_in_reg[15].DATAIN
WRUSEDW[0] => LessThan5.IN26
WRUSEDW[1] => LessThan5.IN25
WRUSEDW[2] => LessThan5.IN24
WRUSEDW[3] => LessThan5.IN23
WRUSEDW[4] => LessThan5.IN22
WRUSEDW[5] => LessThan5.IN21
WRUSEDW[6] => LessThan5.IN20
WRUSEDW[7] => LessThan5.IN19
WRUSEDW[8] => LessThan5.IN18
WRUSEDW[9] => LessThan5.IN17
WRUSEDW[10] => LessThan5.IN16
WRUSEDW[11] => LessThan5.IN15
WRUSEDW[12] => LessThan5.IN14
WREMPTY => always5.IN1
FIFO_WR <= FIFO_WR_EN_REG.DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[0] <= FIFO_IN_REG[0].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[1] <= FIFO_IN_REG[1].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[2] <= FIFO_IN_REG[2].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[3] <= FIFO_IN_REG[3].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[4] <= FIFO_IN_REG[4].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[5] <= FIFO_IN_REG[5].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[6] <= FIFO_IN_REG[6].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[7] <= FIFO_IN_REG[7].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[8] <= FIFO_IN_REG[8].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[9] <= FIFO_IN_REG[9].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[10] <= FIFO_IN_REG[10].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[11] <= FIFO_IN_REG[11].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[12] <= FIFO_IN_REG[12].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[13] <= FIFO_IN_REG[13].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[14] <= FIFO_IN_REG[14].DB_MAX_OUTPUT_PORT_TYPE
FIFO_IN[15] <= FIFO_IN_REG[15].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrempty <= dcfifo:dcfifo_component.wrempty
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw
wrusedw[12] <= dcfifo:dcfifo_component.wrusedw


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component
data[0] => dcfifo_9rf1:auto_generated.data[0]
data[1] => dcfifo_9rf1:auto_generated.data[1]
data[2] => dcfifo_9rf1:auto_generated.data[2]
data[3] => dcfifo_9rf1:auto_generated.data[3]
data[4] => dcfifo_9rf1:auto_generated.data[4]
data[5] => dcfifo_9rf1:auto_generated.data[5]
data[6] => dcfifo_9rf1:auto_generated.data[6]
data[7] => dcfifo_9rf1:auto_generated.data[7]
data[8] => dcfifo_9rf1:auto_generated.data[8]
data[9] => dcfifo_9rf1:auto_generated.data[9]
data[10] => dcfifo_9rf1:auto_generated.data[10]
data[11] => dcfifo_9rf1:auto_generated.data[11]
data[12] => dcfifo_9rf1:auto_generated.data[12]
data[13] => dcfifo_9rf1:auto_generated.data[13]
data[14] => dcfifo_9rf1:auto_generated.data[14]
data[15] => dcfifo_9rf1:auto_generated.data[15]
q[0] <= dcfifo_9rf1:auto_generated.q[0]
q[1] <= dcfifo_9rf1:auto_generated.q[1]
q[2] <= dcfifo_9rf1:auto_generated.q[2]
q[3] <= dcfifo_9rf1:auto_generated.q[3]
q[4] <= dcfifo_9rf1:auto_generated.q[4]
q[5] <= dcfifo_9rf1:auto_generated.q[5]
q[6] <= dcfifo_9rf1:auto_generated.q[6]
q[7] <= dcfifo_9rf1:auto_generated.q[7]
q[8] <= dcfifo_9rf1:auto_generated.q[8]
q[9] <= dcfifo_9rf1:auto_generated.q[9]
q[10] <= dcfifo_9rf1:auto_generated.q[10]
q[11] <= dcfifo_9rf1:auto_generated.q[11]
q[12] <= dcfifo_9rf1:auto_generated.q[12]
q[13] <= dcfifo_9rf1:auto_generated.q[13]
q[14] <= dcfifo_9rf1:auto_generated.q[14]
q[15] <= dcfifo_9rf1:auto_generated.q[15]
rdclk => dcfifo_9rf1:auto_generated.rdclk
rdreq => dcfifo_9rf1:auto_generated.rdreq
wrclk => dcfifo_9rf1:auto_generated.wrclk
wrreq => dcfifo_9rf1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= dcfifo_9rf1:auto_generated.wrempty
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
rdusedw[12] <= <UNC>
wrusedw[0] <= dcfifo_9rf1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_9rf1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_9rf1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_9rf1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_9rf1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_9rf1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_9rf1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_9rf1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_9rf1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_9rf1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_9rf1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_9rf1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_9rf1:auto_generated.wrusedw[12]


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated
data[0] => altsyncram_nru:fifo_ram.data_a[0]
data[1] => altsyncram_nru:fifo_ram.data_a[1]
data[2] => altsyncram_nru:fifo_ram.data_a[2]
data[3] => altsyncram_nru:fifo_ram.data_a[3]
data[4] => altsyncram_nru:fifo_ram.data_a[4]
data[5] => altsyncram_nru:fifo_ram.data_a[5]
data[6] => altsyncram_nru:fifo_ram.data_a[6]
data[7] => altsyncram_nru:fifo_ram.data_a[7]
data[8] => altsyncram_nru:fifo_ram.data_a[8]
data[9] => altsyncram_nru:fifo_ram.data_a[9]
data[10] => altsyncram_nru:fifo_ram.data_a[10]
data[11] => altsyncram_nru:fifo_ram.data_a[11]
data[12] => altsyncram_nru:fifo_ram.data_a[12]
data[13] => altsyncram_nru:fifo_ram.data_a[13]
data[14] => altsyncram_nru:fifo_ram.data_a[14]
data[15] => altsyncram_nru:fifo_ram.data_a[15]
q[0] <= altsyncram_nru:fifo_ram.q_b[0]
q[1] <= altsyncram_nru:fifo_ram.q_b[1]
q[2] <= altsyncram_nru:fifo_ram.q_b[2]
q[3] <= altsyncram_nru:fifo_ram.q_b[3]
q[4] <= altsyncram_nru:fifo_ram.q_b[4]
q[5] <= altsyncram_nru:fifo_ram.q_b[5]
q[6] <= altsyncram_nru:fifo_ram.q_b[6]
q[7] <= altsyncram_nru:fifo_ram.q_b[7]
q[8] <= altsyncram_nru:fifo_ram.q_b[8]
q[9] <= altsyncram_nru:fifo_ram.q_b[9]
q[10] <= altsyncram_nru:fifo_ram.q_b[10]
q[11] <= altsyncram_nru:fifo_ram.q_b[11]
q[12] <= altsyncram_nru:fifo_ram.q_b[12]
q[13] <= altsyncram_nru:fifo_ram.q_b[13]
q[14] <= altsyncram_nru:fifo_ram.q_b[14]
q[15] <= altsyncram_nru:fifo_ram.q_b[15]
rdclk => a_graycounter_7p6:rdptr_g1p.clock
rdclk => altsyncram_nru:fifo_ram.clock1
rdclk => alt_synch_pipe_f7d:rs_dgwp.clock
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_37c:wrptr_g1p.clock
wrclk => altsyncram_nru:fifo_ram.clock0
wrclk => dffpipe_d09:ws_brp.clock
wrclk => dffpipe_d09:ws_bwp.clock
wrclk => alt_synch_pipe_g7d:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrempty <= cmpr_r76:wrempty_eq_comp.aeb
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_gray2bin_aib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_gray2bin_aib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_7p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_37c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_a[12] => ram_block11a0.PORTAADDR12
address_a[12] => ram_block11a1.PORTAADDR12
address_a[12] => ram_block11a2.PORTAADDR12
address_a[12] => ram_block11a3.PORTAADDR12
address_a[12] => ram_block11a4.PORTAADDR12
address_a[12] => ram_block11a5.PORTAADDR12
address_a[12] => ram_block11a6.PORTAADDR12
address_a[12] => ram_block11a7.PORTAADDR12
address_a[12] => ram_block11a8.PORTAADDR12
address_a[12] => ram_block11a9.PORTAADDR12
address_a[12] => ram_block11a10.PORTAADDR12
address_a[12] => ram_block11a11.PORTAADDR12
address_a[12] => ram_block11a12.PORTAADDR12
address_a[12] => ram_block11a13.PORTAADDR12
address_a[12] => ram_block11a14.PORTAADDR12
address_a[12] => ram_block11a15.PORTAADDR12
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
address_b[12] => ram_block11a0.PORTBADDR12
address_b[12] => ram_block11a1.PORTBADDR12
address_b[12] => ram_block11a2.PORTBADDR12
address_b[12] => ram_block11a3.PORTBADDR12
address_b[12] => ram_block11a4.PORTBADDR12
address_b[12] => ram_block11a5.PORTBADDR12
address_b[12] => ram_block11a6.PORTBADDR12
address_b[12] => ram_block11a7.PORTBADDR12
address_b[12] => ram_block11a8.PORTBADDR12
address_b[12] => ram_block11a9.PORTBADDR12
address_b[12] => ram_block11a10.PORTBADDR12
address_b[12] => ram_block11a11.PORTBADDR12
address_b[12] => ram_block11a12.PORTBADDR12
address_b[12] => ram_block11a13.PORTBADDR12
address_b[12] => ram_block11a14.PORTBADDR12
address_b[12] => ram_block11a15.PORTBADDR12
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp
clock => dffpipe_e09:dffpipe12.clock
d[0] => dffpipe_e09:dffpipe12.d[0]
d[1] => dffpipe_e09:dffpipe12.d[1]
d[2] => dffpipe_e09:dffpipe12.d[2]
d[3] => dffpipe_e09:dffpipe12.d[3]
d[4] => dffpipe_e09:dffpipe12.d[4]
d[5] => dffpipe_e09:dffpipe12.d[5]
d[6] => dffpipe_e09:dffpipe12.d[6]
d[7] => dffpipe_e09:dffpipe12.d[7]
d[8] => dffpipe_e09:dffpipe12.d[8]
d[9] => dffpipe_e09:dffpipe12.d[9]
d[10] => dffpipe_e09:dffpipe12.d[10]
d[11] => dffpipe_e09:dffpipe12.d[11]
d[12] => dffpipe_e09:dffpipe12.d[12]
d[13] => dffpipe_e09:dffpipe12.d[13]
q[0] <= dffpipe_e09:dffpipe12.q[0]
q[1] <= dffpipe_e09:dffpipe12.q[1]
q[2] <= dffpipe_e09:dffpipe12.q[2]
q[3] <= dffpipe_e09:dffpipe12.q[3]
q[4] <= dffpipe_e09:dffpipe12.q[4]
q[5] <= dffpipe_e09:dffpipe12.q[5]
q[6] <= dffpipe_e09:dffpipe12.q[6]
q[7] <= dffpipe_e09:dffpipe12.q[7]
q[8] <= dffpipe_e09:dffpipe12.q[8]
q[9] <= dffpipe_e09:dffpipe12.q[9]
q[10] <= dffpipe_e09:dffpipe12.q[10]
q[11] <= dffpipe_e09:dffpipe12.q[11]
q[12] <= dffpipe_e09:dffpipe12.q[12]
q[13] <= dffpipe_e09:dffpipe12.q[13]


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp|dffpipe_e09:dffpipe12
clock => dffe13a[13].CLK
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[13].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
d[13] => dffe13a[13].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe14a[13].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_brp
clock => dffe15a[13].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
d[12] => dffe15a[12].IN0
d[13] => dffe15a[13].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe15a[13].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_bwp
clock => dffe15a[13].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
d[12] => dffe15a[12].IN0
d[13] => dffe15a[13].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe15a[13].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp
clock => dffpipe_f09:dffpipe16.clock
d[0] => dffpipe_f09:dffpipe16.d[0]
d[1] => dffpipe_f09:dffpipe16.d[1]
d[2] => dffpipe_f09:dffpipe16.d[2]
d[3] => dffpipe_f09:dffpipe16.d[3]
d[4] => dffpipe_f09:dffpipe16.d[4]
d[5] => dffpipe_f09:dffpipe16.d[5]
d[6] => dffpipe_f09:dffpipe16.d[6]
d[7] => dffpipe_f09:dffpipe16.d[7]
d[8] => dffpipe_f09:dffpipe16.d[8]
d[9] => dffpipe_f09:dffpipe16.d[9]
d[10] => dffpipe_f09:dffpipe16.d[10]
d[11] => dffpipe_f09:dffpipe16.d[11]
d[12] => dffpipe_f09:dffpipe16.d[12]
d[13] => dffpipe_f09:dffpipe16.d[13]
q[0] <= dffpipe_f09:dffpipe16.q[0]
q[1] <= dffpipe_f09:dffpipe16.q[1]
q[2] <= dffpipe_f09:dffpipe16.q[2]
q[3] <= dffpipe_f09:dffpipe16.q[3]
q[4] <= dffpipe_f09:dffpipe16.q[4]
q[5] <= dffpipe_f09:dffpipe16.q[5]
q[6] <= dffpipe_f09:dffpipe16.q[6]
q[7] <= dffpipe_f09:dffpipe16.q[7]
q[8] <= dffpipe_f09:dffpipe16.q[8]
q[9] <= dffpipe_f09:dffpipe16.q[9]
q[10] <= dffpipe_f09:dffpipe16.q[10]
q[11] <= dffpipe_f09:dffpipe16.q[11]
q[12] <= dffpipe_f09:dffpipe16.q[12]
q[13] <= dffpipe_f09:dffpipe16.q[13]


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp|dffpipe_f09:dffpipe16
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[13].CLK
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
d[13] => dffe17a[13].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe18a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe18a[13].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|cmpr_r76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|cmpr_r76:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|cmpr_r76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1


|ADC_AD9481|UART:U_UART
clk => WR_EN.CLK
clk => arry[2][0].CLK
clk => arry[2][1].CLK
clk => arry[2][2].CLK
clk => arry[2][3].CLK
clk => arry[2][4].CLK
clk => arry[2][5].CLK
clk => arry[2][6].CLK
clk => arry[2][7].CLK
clk => arry[3][0].CLK
clk => arry[3][1].CLK
clk => arry[3][2].CLK
clk => arry[3][3].CLK
clk => arry[3][4].CLK
clk => arry[3][5].CLK
clk => arry[3][6].CLK
clk => arry[3][7].CLK
clk => arry[4][0].CLK
clk => arry[4][1].CLK
clk => arry[4][2].CLK
clk => arry[4][3].CLK
clk => arry[4][4].CLK
clk => arry[4][5].CLK
clk => arry[4][6].CLK
clk => arry[4][7].CLK
clk => arry[5][0].CLK
clk => arry[5][1].CLK
clk => arry[5][2].CLK
clk => arry[5][3].CLK
clk => arry[5][4].CLK
clk => arry[5][5].CLK
clk => arry[5][6].CLK
clk => arry[5][7].CLK
clk => arry[10][0].CLK
clk => arry[10][1].CLK
clk => arry[10][2].CLK
clk => arry[10][3].CLK
clk => arry[10][4].CLK
clk => arry[10][5].CLK
clk => arry[10][6].CLK
clk => arry[10][7].CLK
clk => arry[11][0].CLK
clk => arry[11][1].CLK
clk => arry[11][2].CLK
clk => arry[11][3].CLK
clk => arry[11][4].CLK
clk => arry[11][5].CLK
clk => arry[11][6].CLK
clk => arry[11][7].CLK
clk => arry[12][0].CLK
clk => arry[12][1].CLK
clk => arry[12][2].CLK
clk => arry[12][3].CLK
clk => arry[12][4].CLK
clk => arry[12][5].CLK
clk => arry[12][6].CLK
clk => arry[12][7].CLK
clk => arry[13][0].CLK
clk => arry[13][1].CLK
clk => arry[13][2].CLK
clk => arry[13][3].CLK
clk => arry[13][4].CLK
clk => arry[13][5].CLK
clk => arry[13][6].CLK
clk => arry[13][7].CLK
clk => FIFO_RD_CLK~reg0.CLK
clk_50m => clk_50m.IN1
rst_n => i[0].ACLR
rst_n => i[1].ACLR
rst_n => i[2].ACLR
rst_n => i[3].ACLR
rst_n => WR_EN.ACLR
key => WR_EN.OUTPUTSELECT
WREMPTY => WR_EN.OUTPUTSELECT
FIFO_OUT[0] => Div3.IN17
FIFO_OUT[0] => Div4.IN14
FIFO_OUT[0] => Div5.IN11
FIFO_OUT[0] => Mod7.IN11
FIFO_OUT[1] => Div3.IN16
FIFO_OUT[1] => Div4.IN13
FIFO_OUT[1] => Div5.IN10
FIFO_OUT[1] => Mod7.IN10
FIFO_OUT[2] => Div3.IN15
FIFO_OUT[2] => Div4.IN12
FIFO_OUT[2] => Div5.IN9
FIFO_OUT[2] => Mod7.IN9
FIFO_OUT[3] => Div3.IN14
FIFO_OUT[3] => Div4.IN11
FIFO_OUT[3] => Div5.IN8
FIFO_OUT[3] => Mod7.IN8
FIFO_OUT[4] => Div3.IN13
FIFO_OUT[4] => Div4.IN10
FIFO_OUT[4] => Div5.IN7
FIFO_OUT[4] => Mod7.IN7
FIFO_OUT[5] => Div3.IN12
FIFO_OUT[5] => Div4.IN9
FIFO_OUT[5] => Div5.IN6
FIFO_OUT[5] => Mod7.IN6
FIFO_OUT[6] => Div3.IN11
FIFO_OUT[6] => Div4.IN8
FIFO_OUT[6] => Div5.IN5
FIFO_OUT[6] => Mod7.IN5
FIFO_OUT[7] => Div3.IN10
FIFO_OUT[7] => Div4.IN7
FIFO_OUT[7] => Div5.IN4
FIFO_OUT[7] => Mod7.IN4
FIFO_OUT[8] => Div0.IN17
FIFO_OUT[8] => Div1.IN14
FIFO_OUT[8] => Div2.IN11
FIFO_OUT[8] => Mod3.IN11
FIFO_OUT[9] => Div0.IN16
FIFO_OUT[9] => Div1.IN13
FIFO_OUT[9] => Div2.IN10
FIFO_OUT[9] => Mod3.IN10
FIFO_OUT[10] => Div0.IN15
FIFO_OUT[10] => Div1.IN12
FIFO_OUT[10] => Div2.IN9
FIFO_OUT[10] => Mod3.IN9
FIFO_OUT[11] => Div0.IN14
FIFO_OUT[11] => Div1.IN11
FIFO_OUT[11] => Div2.IN8
FIFO_OUT[11] => Mod3.IN8
FIFO_OUT[12] => Div0.IN13
FIFO_OUT[12] => Div1.IN10
FIFO_OUT[12] => Div2.IN7
FIFO_OUT[12] => Mod3.IN7
FIFO_OUT[13] => Div0.IN12
FIFO_OUT[13] => Div1.IN9
FIFO_OUT[13] => Div2.IN6
FIFO_OUT[13] => Mod3.IN6
FIFO_OUT[14] => Div0.IN11
FIFO_OUT[14] => Div1.IN8
FIFO_OUT[14] => Div2.IN5
FIFO_OUT[14] => Mod3.IN5
FIFO_OUT[15] => Div0.IN10
FIFO_OUT[15] => Div1.IN7
FIFO_OUT[15] => Div2.IN4
FIFO_OUT[15] => Mod3.IN4
RX => RX.IN1
TX <= UART_DATA:UART_DATA_TEXT.tx
FIFO_RD_CLK <= FIFO_RD_CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT
din[0] => din_r.DATAB
din[1] => din_r.DATAB
din[2] => din_r.DATAB
din[3] => din_r.DATAB
din[4] => din_r.DATAB
din[5] => din_r.DATAB
din[6] => din_r.DATAB
din[7] => din_r.DATAB
wr_en => din_r.OUTPUTSELECT
wr_en => din_r.OUTPUTSELECT
wr_en => din_r.OUTPUTSELECT
wr_en => din_r.OUTPUTSELECT
wr_en => din_r.OUTPUTSELECT
wr_en => din_r.OUTPUTSELECT
wr_en => din_r.OUTPUTSELECT
wr_en => din_r.OUTPUTSELECT
wr_en => wr_en_r.DATAIN
clk_50m => clk_50m.IN3
tx <= UART_TX:UART_TX_DATA.tx
tx_busy <= UART_TX:UART_TX_DATA.tx_busy
rx => rx.IN1
rdy <= UART_RX:UART_RX_DATA.rdy
rdy_clr => ~NO_FANOUT~
dout[0] <= UART_RX:UART_RX_DATA.data
dout[1] <= UART_RX:UART_RX_DATA.data
dout[2] <= UART_RX:UART_RX_DATA.data
dout[3] <= UART_RX:UART_RX_DATA.data
dout[4] <= UART_RX:UART_RX_DATA.data
dout[5] <= UART_RX:UART_RX_DATA.data
dout[6] <= UART_RX:UART_RX_DATA.data
dout[7] <= UART_RX:UART_RX_DATA.data


|ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|Baud_Rate:UART_Baud_Rate
clk_50m => tx_acc[0].CLK
clk_50m => tx_acc[1].CLK
clk_50m => tx_acc[2].CLK
clk_50m => tx_acc[3].CLK
clk_50m => tx_acc[4].CLK
clk_50m => tx_acc[5].CLK
clk_50m => tx_acc[6].CLK
clk_50m => tx_acc[7].CLK
clk_50m => tx_acc[8].CLK
clk_50m => rx_acc[0].CLK
clk_50m => rx_acc[1].CLK
clk_50m => rx_acc[2].CLK
clk_50m => rx_acc[3].CLK
clk_50m => rx_acc[4].CLK
rxclk_en <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
txclk_en <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA
din[0] => data.DATAB
din[1] => data.DATAB
din[2] => data.DATAB
din[3] => data.DATAB
din[4] => data.DATAB
din[5] => data.DATAB
din[6] => data.DATAB
din[7] => data.DATAB
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => bitpos.OUTPUTSELECT
wr_en => bitpos.OUTPUTSELECT
wr_en => bitpos.OUTPUTSELECT
clk_50m => tx~reg0.CLK
clk_50m => bitpos[0].CLK
clk_50m => bitpos[1].CLK
clk_50m => bitpos[2].CLK
clk_50m => data[0].CLK
clk_50m => data[1].CLK
clk_50m => data[2].CLK
clk_50m => data[3].CLK
clk_50m => data[4].CLK
clk_50m => data[5].CLK
clk_50m => data[6].CLK
clk_50m => data[7].CLK
clk_50m => state~4.DATAIN
clken => tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => bitpos.OUTPUTSELECT
clken => bitpos.OUTPUTSELECT
clken => bitpos.OUTPUTSELECT
clken => tx.OUTPUTSELECT
clken => tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_busy <= tx_busy.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => always0.IN1
rx => always0.IN1
rdy <= rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_clr => rdy.OUTPUTSELECT
clk_50m => data[0]~reg0.CLK
clk_50m => data[1]~reg0.CLK
clk_50m => data[2]~reg0.CLK
clk_50m => data[3]~reg0.CLK
clk_50m => data[4]~reg0.CLK
clk_50m => data[5]~reg0.CLK
clk_50m => data[6]~reg0.CLK
clk_50m => data[7]~reg0.CLK
clk_50m => scratch[0].CLK
clk_50m => scratch[1].CLK
clk_50m => scratch[2].CLK
clk_50m => scratch[3].CLK
clk_50m => scratch[4].CLK
clk_50m => scratch[5].CLK
clk_50m => scratch[6].CLK
clk_50m => scratch[7].CLK
clk_50m => bitpos[0].CLK
clk_50m => bitpos[1].CLK
clk_50m => bitpos[2].CLK
clk_50m => bitpos[3].CLK
clk_50m => sample[0].CLK
clk_50m => sample[1].CLK
clk_50m => sample[2].CLK
clk_50m => sample[3].CLK
clk_50m => rdy~reg0.CLK
clk_50m => state~4.DATAIN
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => rdy.OUTPUTSELECT
clken => data[2]~reg0.ENA
clken => data[1]~reg0.ENA
clken => data[0]~reg0.ENA
clken => data[3]~reg0.ENA
clken => data[4]~reg0.ENA
clken => data[5]~reg0.ENA
clken => data[6]~reg0.ENA
clken => data[7]~reg0.ENA
clken => scratch[0].ENA
clken => scratch[1].ENA
clken => scratch[2].ENA
clken => scratch[3].ENA
clken => scratch[4].ENA
clken => scratch[5].ENA
clken => scratch[6].ENA
clken => scratch[7].ENA
clken => bitpos[0].ENA
clken => bitpos[1].ENA
clken => bitpos[2].ENA
clken => bitpos[3].ENA
clken => sample[0].ENA
clken => sample[1].ENA
clken => sample[2].ENA
clken => sample[3].ENA
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|key_con:u_key_con
clk => clk.IN2
rst_n => ~NO_FANOUT~
key1_in => key1_in.IN1
key2_in => key2_in.IN1
SPI_fre[0] => fre_start.DATAB
SPI_fre[1] => fre_start.DATAB
SPI_fre[2] => fre_start.DATAB
SPI_fre[3] => fre_start.DATAB
SPI_fre[4] => fre_start.DATAB
SPI_fre[5] => fre_start.DATAB
SPI_fre[6] => fre_start.DATAB
SPI_fre[7] => fre_start.DATAB
SPI_fre[8] => fre_start.DATAB
SPI_fre[9] => fre_start.DATAB
SPI_fre[10] => fre_start.DATAB
SPI_fre[11] => fre_start.DATAB
SPI_fre[12] => fre_start.DATAB
SPI_fre[13] => fre_start.DATAB
SPI_fre[14] => fre_start.DATAB
SPI_fre[15] => fre_start.DATAB
SPI_fre[16] => fre_start.DATAB
SPI_fre[17] => fre_start.DATAB
SPI_fre[18] => fre_start.DATAB
SPI_fre[19] => fre_start.DATAB
SPI_fre[20] => fre_start.DATAB
SPI_fre[21] => fre_start.DATAB
SPI_fre[22] => fre_start.DATAB
SPI_fre[23] => fre_start.DATAB
SPI_fre[24] => fre_start.DATAB
SPI_fre[25] => fre_start.DATAB
SPI_fre[26] => fre_start.DATAB
SPI_fre[27] => fre_start.DATAB
SPI_fre[28] => fre_start.DATAB
SPI_fre[29] => fre_start.DATAB
SPI_fre[30] => fre_start.DATAB
SPI_fre[31] => fre_start.DATAB
SPI_sel_wave[0] => wave_sel.DATAB
SPI_sel_wave[1] => wave_sel.DATAB
SPI_sel_wave[2] => wave_sel.DATAB
SPI_sel_wave[3] => wave_sel.DATAB
SPI_sel_wave[4] => wave_sel.DATAB
SPI_sel_wave[5] => wave_sel.DATAB
SPI_sel_wave[6] => wave_sel.DATAB
SPI_sel_wave[7] => wave_sel.DATAB
SPI_sel_wave[8] => wave_sel.DATAB
SPI_sel_wave[9] => wave_sel.DATAB
SPI_sel_wave[10] => wave_sel.DATAB
SPI_sel_wave[11] => wave_sel.DATAB
SPI_sel_wave[12] => wave_sel.DATAB
SPI_sel_wave[13] => wave_sel.DATAB
SPI_sel_wave[14] => wave_sel.DATAB
SPI_sel_wave[15] => wave_sel.DATAB
SPI_sel_wave[16] => wave_sel.DATAB
SPI_sel_wave[17] => wave_sel.DATAB
SPI_sel_wave[18] => wave_sel.DATAB
SPI_sel_wave[19] => wave_sel.DATAB
SPI_sel_wave[20] => wave_sel.DATAB
SPI_sel_wave[21] => wave_sel.DATAB
SPI_sel_wave[22] => wave_sel.DATAB
SPI_sel_wave[23] => wave_sel.DATAB
SPI_sel_wave[24] => wave_sel.DATAB
SPI_sel_wave[25] => wave_sel.DATAB
SPI_sel_wave[26] => wave_sel.DATAB
SPI_sel_wave[27] => wave_sel.DATAB
SPI_sel_wave[28] => wave_sel.DATAB
SPI_sel_wave[29] => wave_sel.DATAB
SPI_sel_wave[30] => wave_sel.DATAB
SPI_sel_wave[31] => wave_sel.DATAB
sel_wave[0] <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
sel_wave[1] <= sel[1].DB_MAX_OUTPUT_PORT_TYPE
sel_wave[2] <= sel[2].DB_MAX_OUTPUT_PORT_TYPE
fre_k[0] <= fre_start[0].DB_MAX_OUTPUT_PORT_TYPE
fre_k[1] <= fre_start[1].DB_MAX_OUTPUT_PORT_TYPE
fre_k[2] <= fre_start[2].DB_MAX_OUTPUT_PORT_TYPE
fre_k[3] <= fre_start[3].DB_MAX_OUTPUT_PORT_TYPE
fre_k[4] <= fre_start[4].DB_MAX_OUTPUT_PORT_TYPE
fre_k[5] <= fre_start[5].DB_MAX_OUTPUT_PORT_TYPE
fre_k[6] <= fre_start[6].DB_MAX_OUTPUT_PORT_TYPE
fre_k[7] <= fre_start[7].DB_MAX_OUTPUT_PORT_TYPE
fre_k[8] <= fre_start[8].DB_MAX_OUTPUT_PORT_TYPE
fre_k[9] <= fre_start[9].DB_MAX_OUTPUT_PORT_TYPE
fre_k[10] <= fre_start[10].DB_MAX_OUTPUT_PORT_TYPE
fre_k[11] <= fre_start[11].DB_MAX_OUTPUT_PORT_TYPE
fre_k[12] <= fre_start[12].DB_MAX_OUTPUT_PORT_TYPE
fre_k[13] <= fre_start[13].DB_MAX_OUTPUT_PORT_TYPE
fre_k[14] <= fre_start[14].DB_MAX_OUTPUT_PORT_TYPE
fre_k[15] <= fre_start[15].DB_MAX_OUTPUT_PORT_TYPE
fre_k[16] <= fre_start[16].DB_MAX_OUTPUT_PORT_TYPE
fre_k[17] <= fre_start[17].DB_MAX_OUTPUT_PORT_TYPE
fre_k[18] <= fre_start[18].DB_MAX_OUTPUT_PORT_TYPE
fre_k[19] <= fre_start[19].DB_MAX_OUTPUT_PORT_TYPE
fre_k[20] <= fre_start[20].DB_MAX_OUTPUT_PORT_TYPE
fre_k[21] <= fre_start[21].DB_MAX_OUTPUT_PORT_TYPE
fre_k[22] <= fre_start[22].DB_MAX_OUTPUT_PORT_TYPE
fre_k[23] <= fre_start[23].DB_MAX_OUTPUT_PORT_TYPE
fre_k[24] <= fre_start[24].DB_MAX_OUTPUT_PORT_TYPE
fre_k[25] <= fre_start[25].DB_MAX_OUTPUT_PORT_TYPE
fre_k[26] <= fre_start[26].DB_MAX_OUTPUT_PORT_TYPE
fre_k[27] <= fre_start[27].DB_MAX_OUTPUT_PORT_TYPE
fre_k[28] <= fre_start[28].DB_MAX_OUTPUT_PORT_TYPE
fre_k[29] <= fre_start[29].DB_MAX_OUTPUT_PORT_TYPE
fre_k[30] <= fre_start[30].DB_MAX_OUTPUT_PORT_TYPE
fre_k[31] <= fre_start[31].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|key_con:u_key_con|key_delay:u_key1_delay
clk => kout~reg0.CLK
clk => kh[0].CLK
clk => kh[1].CLK
clk => kh[2].CLK
clk => kh[3].CLK
clk => kh[4].CLK
clk => kh[5].CLK
clk => kh[6].CLK
clk => kh[7].CLK
clk => kh[8].CLK
clk => kh[9].CLK
clk => kh[10].CLK
clk => kh[11].CLK
clk => kh[12].CLK
clk => kh[13].CLK
clk => kh[14].CLK
clk => kh[15].CLK
clk => kh[16].CLK
clk => kh[17].CLK
clk => kh[18].CLK
clk => kh[19].CLK
clk => kh[20].CLK
clk => kh[21].CLK
clk => kh[22].CLK
clk => kh[23].CLK
clk => kh[24].CLK
clk => kh[25].CLK
clk => kh[26].CLK
clk => kh[27].CLK
clk => kh[28].CLK
clk => kh[29].CLK
clk => kh[30].CLK
clk => kh[31].CLK
clk => kl[0].CLK
clk => kl[1].CLK
clk => kl[2].CLK
clk => kl[3].CLK
clk => kl[4].CLK
clk => kl[5].CLK
clk => kl[6].CLK
clk => kl[7].CLK
clk => kl[8].CLK
clk => kl[9].CLK
clk => kl[10].CLK
clk => kl[11].CLK
clk => kl[12].CLK
clk => kl[13].CLK
clk => kl[14].CLK
clk => kl[15].CLK
clk => kl[16].CLK
clk => kl[17].CLK
clk => kl[18].CLK
clk => kl[19].CLK
clk => kl[20].CLK
clk => kl[21].CLK
clk => kl[22].CLK
clk => kl[23].CLK
clk => kl[24].CLK
clk => kl[25].CLK
clk => kl[26].CLK
clk => kl[27].CLK
clk => kl[28].CLK
clk => kl[29].CLK
clk => kl[30].CLK
clk => kl[31].CLK
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kout <= kout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|key_con:u_key_con|key_delay:u_key2_delay
clk => kout~reg0.CLK
clk => kh[0].CLK
clk => kh[1].CLK
clk => kh[2].CLK
clk => kh[3].CLK
clk => kh[4].CLK
clk => kh[5].CLK
clk => kh[6].CLK
clk => kh[7].CLK
clk => kh[8].CLK
clk => kh[9].CLK
clk => kh[10].CLK
clk => kh[11].CLK
clk => kh[12].CLK
clk => kh[13].CLK
clk => kh[14].CLK
clk => kh[15].CLK
clk => kh[16].CLK
clk => kh[17].CLK
clk => kh[18].CLK
clk => kh[19].CLK
clk => kh[20].CLK
clk => kh[21].CLK
clk => kh[22].CLK
clk => kh[23].CLK
clk => kh[24].CLK
clk => kh[25].CLK
clk => kh[26].CLK
clk => kh[27].CLK
clk => kh[28].CLK
clk => kh[29].CLK
clk => kh[30].CLK
clk => kh[31].CLK
clk => kl[0].CLK
clk => kl[1].CLK
clk => kl[2].CLK
clk => kl[3].CLK
clk => kl[4].CLK
clk => kl[5].CLK
clk => kl[6].CLK
clk => kl[7].CLK
clk => kl[8].CLK
clk => kl[9].CLK
clk => kl[10].CLK
clk => kl[11].CLK
clk => kl[12].CLK
clk => kl[13].CLK
clk => kl[14].CLK
clk => kl[15].CLK
clk => kl[16].CLK
clk => kl[17].CLK
clk => kl[18].CLK
clk => kl[19].CLK
clk => kl[20].CLK
clk => kl[21].CLK
clk => kl[22].CLK
clk => kl[23].CLK
clk => kl[24].CLK
clk => kl[25].CLK
clk => kl[26].CLK
clk => kl[27].CLK
clk => kl[28].CLK
clk => kl[29].CLK
clk => kl[30].CLK
clk => kl[31].CLK
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kh.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kin => kl.OUTPUTSELECT
kout <= kout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|spi:u_spi
clk => clk.IN2
rst_n => rst_n.IN2
spi_sdi => spi_sdi.IN1
spi_cs_data => spi_cs_data.IN1
spi_cs_cmd => spi_cs_cmd.IN1
spi_scl => spi_scl.IN1
spi_sdo <= spi_cmd_data:u_spi_cmd_data.spi_sdo
write_reg_0[0] => write_reg_0[0].IN1
write_reg_0[1] => write_reg_0[1].IN1
write_reg_0[2] => write_reg_0[2].IN1
write_reg_0[3] => write_reg_0[3].IN1
write_reg_0[4] => write_reg_0[4].IN1
write_reg_0[5] => write_reg_0[5].IN1
write_reg_0[6] => write_reg_0[6].IN1
write_reg_0[7] => write_reg_0[7].IN1
write_reg_0[8] => write_reg_0[8].IN1
write_reg_0[9] => write_reg_0[9].IN1
write_reg_0[10] => write_reg_0[10].IN1
write_reg_0[11] => write_reg_0[11].IN1
write_reg_0[12] => write_reg_0[12].IN1
write_reg_0[13] => write_reg_0[13].IN1
write_reg_0[14] => write_reg_0[14].IN1
write_reg_0[15] => write_reg_0[15].IN1
write_reg_0[16] => write_reg_0[16].IN1
write_reg_0[17] => write_reg_0[17].IN1
write_reg_0[18] => write_reg_0[18].IN1
write_reg_0[19] => write_reg_0[19].IN1
write_reg_0[20] => write_reg_0[20].IN1
write_reg_0[21] => write_reg_0[21].IN1
write_reg_0[22] => write_reg_0[22].IN1
write_reg_0[23] => write_reg_0[23].IN1
write_reg_0[24] => write_reg_0[24].IN1
write_reg_0[25] => write_reg_0[25].IN1
write_reg_0[26] => write_reg_0[26].IN1
write_reg_0[27] => write_reg_0[27].IN1
write_reg_0[28] => write_reg_0[28].IN1
write_reg_0[29] => write_reg_0[29].IN1
write_reg_0[30] => write_reg_0[30].IN1
write_reg_0[31] => write_reg_0[31].IN1
write_reg_1[0] => write_reg_1[0].IN1
write_reg_1[1] => write_reg_1[1].IN1
write_reg_1[2] => write_reg_1[2].IN1
write_reg_1[3] => write_reg_1[3].IN1
write_reg_1[4] => write_reg_1[4].IN1
write_reg_1[5] => write_reg_1[5].IN1
write_reg_1[6] => write_reg_1[6].IN1
write_reg_1[7] => write_reg_1[7].IN1
write_reg_1[8] => write_reg_1[8].IN1
write_reg_1[9] => write_reg_1[9].IN1
write_reg_1[10] => write_reg_1[10].IN1
write_reg_1[11] => write_reg_1[11].IN1
write_reg_1[12] => write_reg_1[12].IN1
write_reg_1[13] => write_reg_1[13].IN1
write_reg_1[14] => write_reg_1[14].IN1
write_reg_1[15] => write_reg_1[15].IN1
write_reg_1[16] => write_reg_1[16].IN1
write_reg_1[17] => write_reg_1[17].IN1
write_reg_1[18] => write_reg_1[18].IN1
write_reg_1[19] => write_reg_1[19].IN1
write_reg_1[20] => write_reg_1[20].IN1
write_reg_1[21] => write_reg_1[21].IN1
write_reg_1[22] => write_reg_1[22].IN1
write_reg_1[23] => write_reg_1[23].IN1
write_reg_1[24] => write_reg_1[24].IN1
write_reg_1[25] => write_reg_1[25].IN1
write_reg_1[26] => write_reg_1[26].IN1
write_reg_1[27] => write_reg_1[27].IN1
write_reg_1[28] => write_reg_1[28].IN1
write_reg_1[29] => write_reg_1[29].IN1
write_reg_1[30] => write_reg_1[30].IN1
write_reg_1[31] => write_reg_1[31].IN1
write_reg_2[0] => write_reg_2[0].IN1
write_reg_2[1] => write_reg_2[1].IN1
write_reg_2[2] => write_reg_2[2].IN1
write_reg_2[3] => write_reg_2[3].IN1
write_reg_2[4] => write_reg_2[4].IN1
write_reg_2[5] => write_reg_2[5].IN1
write_reg_2[6] => write_reg_2[6].IN1
write_reg_2[7] => write_reg_2[7].IN1
write_reg_2[8] => write_reg_2[8].IN1
write_reg_2[9] => write_reg_2[9].IN1
write_reg_2[10] => write_reg_2[10].IN1
write_reg_2[11] => write_reg_2[11].IN1
write_reg_2[12] => write_reg_2[12].IN1
write_reg_2[13] => write_reg_2[13].IN1
write_reg_2[14] => write_reg_2[14].IN1
write_reg_2[15] => write_reg_2[15].IN1
write_reg_2[16] => write_reg_2[16].IN1
write_reg_2[17] => write_reg_2[17].IN1
write_reg_2[18] => write_reg_2[18].IN1
write_reg_2[19] => write_reg_2[19].IN1
write_reg_2[20] => write_reg_2[20].IN1
write_reg_2[21] => write_reg_2[21].IN1
write_reg_2[22] => write_reg_2[22].IN1
write_reg_2[23] => write_reg_2[23].IN1
write_reg_2[24] => write_reg_2[24].IN1
write_reg_2[25] => write_reg_2[25].IN1
write_reg_2[26] => write_reg_2[26].IN1
write_reg_2[27] => write_reg_2[27].IN1
write_reg_2[28] => write_reg_2[28].IN1
write_reg_2[29] => write_reg_2[29].IN1
write_reg_2[30] => write_reg_2[30].IN1
write_reg_2[31] => write_reg_2[31].IN1
write_reg_3[0] => write_reg_3[0].IN1
write_reg_3[1] => write_reg_3[1].IN1
write_reg_3[2] => write_reg_3[2].IN1
write_reg_3[3] => write_reg_3[3].IN1
write_reg_3[4] => write_reg_3[4].IN1
write_reg_3[5] => write_reg_3[5].IN1
write_reg_3[6] => write_reg_3[6].IN1
write_reg_3[7] => write_reg_3[7].IN1
write_reg_3[8] => write_reg_3[8].IN1
write_reg_3[9] => write_reg_3[9].IN1
write_reg_3[10] => write_reg_3[10].IN1
write_reg_3[11] => write_reg_3[11].IN1
write_reg_3[12] => write_reg_3[12].IN1
write_reg_3[13] => write_reg_3[13].IN1
write_reg_3[14] => write_reg_3[14].IN1
write_reg_3[15] => write_reg_3[15].IN1
write_reg_3[16] => write_reg_3[16].IN1
write_reg_3[17] => write_reg_3[17].IN1
write_reg_3[18] => write_reg_3[18].IN1
write_reg_3[19] => write_reg_3[19].IN1
write_reg_3[20] => write_reg_3[20].IN1
write_reg_3[21] => write_reg_3[21].IN1
write_reg_3[22] => write_reg_3[22].IN1
write_reg_3[23] => write_reg_3[23].IN1
write_reg_3[24] => write_reg_3[24].IN1
write_reg_3[25] => write_reg_3[25].IN1
write_reg_3[26] => write_reg_3[26].IN1
write_reg_3[27] => write_reg_3[27].IN1
write_reg_3[28] => write_reg_3[28].IN1
write_reg_3[29] => write_reg_3[29].IN1
write_reg_3[30] => write_reg_3[30].IN1
write_reg_3[31] => write_reg_3[31].IN1
write_reg_4[0] => write_reg_4[0].IN1
write_reg_4[1] => write_reg_4[1].IN1
write_reg_4[2] => write_reg_4[2].IN1
write_reg_4[3] => write_reg_4[3].IN1
write_reg_4[4] => write_reg_4[4].IN1
write_reg_4[5] => write_reg_4[5].IN1
write_reg_4[6] => write_reg_4[6].IN1
write_reg_4[7] => write_reg_4[7].IN1
write_reg_4[8] => write_reg_4[8].IN1
write_reg_4[9] => write_reg_4[9].IN1
write_reg_4[10] => write_reg_4[10].IN1
write_reg_4[11] => write_reg_4[11].IN1
write_reg_4[12] => write_reg_4[12].IN1
write_reg_4[13] => write_reg_4[13].IN1
write_reg_4[14] => write_reg_4[14].IN1
write_reg_4[15] => write_reg_4[15].IN1
write_reg_4[16] => write_reg_4[16].IN1
write_reg_4[17] => write_reg_4[17].IN1
write_reg_4[18] => write_reg_4[18].IN1
write_reg_4[19] => write_reg_4[19].IN1
write_reg_4[20] => write_reg_4[20].IN1
write_reg_4[21] => write_reg_4[21].IN1
write_reg_4[22] => write_reg_4[22].IN1
write_reg_4[23] => write_reg_4[23].IN1
write_reg_4[24] => write_reg_4[24].IN1
write_reg_4[25] => write_reg_4[25].IN1
write_reg_4[26] => write_reg_4[26].IN1
write_reg_4[27] => write_reg_4[27].IN1
write_reg_4[28] => write_reg_4[28].IN1
write_reg_4[29] => write_reg_4[29].IN1
write_reg_4[30] => write_reg_4[30].IN1
write_reg_4[31] => write_reg_4[31].IN1
write_reg_5[0] => write_reg_5[0].IN1
write_reg_5[1] => write_reg_5[1].IN1
write_reg_5[2] => write_reg_5[2].IN1
write_reg_5[3] => write_reg_5[3].IN1
write_reg_5[4] => write_reg_5[4].IN1
write_reg_5[5] => write_reg_5[5].IN1
write_reg_5[6] => write_reg_5[6].IN1
write_reg_5[7] => write_reg_5[7].IN1
write_reg_5[8] => write_reg_5[8].IN1
write_reg_5[9] => write_reg_5[9].IN1
write_reg_5[10] => write_reg_5[10].IN1
write_reg_5[11] => write_reg_5[11].IN1
write_reg_5[12] => write_reg_5[12].IN1
write_reg_5[13] => write_reg_5[13].IN1
write_reg_5[14] => write_reg_5[14].IN1
write_reg_5[15] => write_reg_5[15].IN1
write_reg_5[16] => write_reg_5[16].IN1
write_reg_5[17] => write_reg_5[17].IN1
write_reg_5[18] => write_reg_5[18].IN1
write_reg_5[19] => write_reg_5[19].IN1
write_reg_5[20] => write_reg_5[20].IN1
write_reg_5[21] => write_reg_5[21].IN1
write_reg_5[22] => write_reg_5[22].IN1
write_reg_5[23] => write_reg_5[23].IN1
write_reg_5[24] => write_reg_5[24].IN1
write_reg_5[25] => write_reg_5[25].IN1
write_reg_5[26] => write_reg_5[26].IN1
write_reg_5[27] => write_reg_5[27].IN1
write_reg_5[28] => write_reg_5[28].IN1
write_reg_5[29] => write_reg_5[29].IN1
write_reg_5[30] => write_reg_5[30].IN1
write_reg_5[31] => write_reg_5[31].IN1
write_reg_6[0] => write_reg_6[0].IN1
write_reg_6[1] => write_reg_6[1].IN1
write_reg_6[2] => write_reg_6[2].IN1
write_reg_6[3] => write_reg_6[3].IN1
write_reg_6[4] => write_reg_6[4].IN1
write_reg_6[5] => write_reg_6[5].IN1
write_reg_6[6] => write_reg_6[6].IN1
write_reg_6[7] => write_reg_6[7].IN1
write_reg_6[8] => write_reg_6[8].IN1
write_reg_6[9] => write_reg_6[9].IN1
write_reg_6[10] => write_reg_6[10].IN1
write_reg_6[11] => write_reg_6[11].IN1
write_reg_6[12] => write_reg_6[12].IN1
write_reg_6[13] => write_reg_6[13].IN1
write_reg_6[14] => write_reg_6[14].IN1
write_reg_6[15] => write_reg_6[15].IN1
write_reg_6[16] => write_reg_6[16].IN1
write_reg_6[17] => write_reg_6[17].IN1
write_reg_6[18] => write_reg_6[18].IN1
write_reg_6[19] => write_reg_6[19].IN1
write_reg_6[20] => write_reg_6[20].IN1
write_reg_6[21] => write_reg_6[21].IN1
write_reg_6[22] => write_reg_6[22].IN1
write_reg_6[23] => write_reg_6[23].IN1
write_reg_6[24] => write_reg_6[24].IN1
write_reg_6[25] => write_reg_6[25].IN1
write_reg_6[26] => write_reg_6[26].IN1
write_reg_6[27] => write_reg_6[27].IN1
write_reg_6[28] => write_reg_6[28].IN1
write_reg_6[29] => write_reg_6[29].IN1
write_reg_6[30] => write_reg_6[30].IN1
write_reg_6[31] => write_reg_6[31].IN1
write_reg_7[0] => write_reg_7[0].IN1
write_reg_7[1] => write_reg_7[1].IN1
write_reg_7[2] => write_reg_7[2].IN1
write_reg_7[3] => write_reg_7[3].IN1
write_reg_7[4] => write_reg_7[4].IN1
write_reg_7[5] => write_reg_7[5].IN1
write_reg_7[6] => write_reg_7[6].IN1
write_reg_7[7] => write_reg_7[7].IN1
write_reg_7[8] => write_reg_7[8].IN1
write_reg_7[9] => write_reg_7[9].IN1
write_reg_7[10] => write_reg_7[10].IN1
write_reg_7[11] => write_reg_7[11].IN1
write_reg_7[12] => write_reg_7[12].IN1
write_reg_7[13] => write_reg_7[13].IN1
write_reg_7[14] => write_reg_7[14].IN1
write_reg_7[15] => write_reg_7[15].IN1
write_reg_7[16] => write_reg_7[16].IN1
write_reg_7[17] => write_reg_7[17].IN1
write_reg_7[18] => write_reg_7[18].IN1
write_reg_7[19] => write_reg_7[19].IN1
write_reg_7[20] => write_reg_7[20].IN1
write_reg_7[21] => write_reg_7[21].IN1
write_reg_7[22] => write_reg_7[22].IN1
write_reg_7[23] => write_reg_7[23].IN1
write_reg_7[24] => write_reg_7[24].IN1
write_reg_7[25] => write_reg_7[25].IN1
write_reg_7[26] => write_reg_7[26].IN1
write_reg_7[27] => write_reg_7[27].IN1
write_reg_7[28] => write_reg_7[28].IN1
write_reg_7[29] => write_reg_7[29].IN1
write_reg_7[30] => write_reg_7[30].IN1
write_reg_7[31] => write_reg_7[31].IN1
write_reg_8[0] => write_reg_8[0].IN1
write_reg_8[1] => write_reg_8[1].IN1
write_reg_8[2] => write_reg_8[2].IN1
write_reg_8[3] => write_reg_8[3].IN1
write_reg_8[4] => write_reg_8[4].IN1
write_reg_8[5] => write_reg_8[5].IN1
write_reg_8[6] => write_reg_8[6].IN1
write_reg_8[7] => write_reg_8[7].IN1
write_reg_8[8] => write_reg_8[8].IN1
write_reg_8[9] => write_reg_8[9].IN1
write_reg_8[10] => write_reg_8[10].IN1
write_reg_8[11] => write_reg_8[11].IN1
write_reg_8[12] => write_reg_8[12].IN1
write_reg_8[13] => write_reg_8[13].IN1
write_reg_8[14] => write_reg_8[14].IN1
write_reg_8[15] => write_reg_8[15].IN1
write_reg_8[16] => write_reg_8[16].IN1
write_reg_8[17] => write_reg_8[17].IN1
write_reg_8[18] => write_reg_8[18].IN1
write_reg_8[19] => write_reg_8[19].IN1
write_reg_8[20] => write_reg_8[20].IN1
write_reg_8[21] => write_reg_8[21].IN1
write_reg_8[22] => write_reg_8[22].IN1
write_reg_8[23] => write_reg_8[23].IN1
write_reg_8[24] => write_reg_8[24].IN1
write_reg_8[25] => write_reg_8[25].IN1
write_reg_8[26] => write_reg_8[26].IN1
write_reg_8[27] => write_reg_8[27].IN1
write_reg_8[28] => write_reg_8[28].IN1
write_reg_8[29] => write_reg_8[29].IN1
write_reg_8[30] => write_reg_8[30].IN1
write_reg_8[31] => write_reg_8[31].IN1
write_reg_9[0] => write_reg_9[0].IN1
write_reg_9[1] => write_reg_9[1].IN1
write_reg_9[2] => write_reg_9[2].IN1
write_reg_9[3] => write_reg_9[3].IN1
write_reg_9[4] => write_reg_9[4].IN1
write_reg_9[5] => write_reg_9[5].IN1
write_reg_9[6] => write_reg_9[6].IN1
write_reg_9[7] => write_reg_9[7].IN1
write_reg_9[8] => write_reg_9[8].IN1
write_reg_9[9] => write_reg_9[9].IN1
write_reg_9[10] => write_reg_9[10].IN1
write_reg_9[11] => write_reg_9[11].IN1
write_reg_9[12] => write_reg_9[12].IN1
write_reg_9[13] => write_reg_9[13].IN1
write_reg_9[14] => write_reg_9[14].IN1
write_reg_9[15] => write_reg_9[15].IN1
write_reg_9[16] => write_reg_9[16].IN1
write_reg_9[17] => write_reg_9[17].IN1
write_reg_9[18] => write_reg_9[18].IN1
write_reg_9[19] => write_reg_9[19].IN1
write_reg_9[20] => write_reg_9[20].IN1
write_reg_9[21] => write_reg_9[21].IN1
write_reg_9[22] => write_reg_9[22].IN1
write_reg_9[23] => write_reg_9[23].IN1
write_reg_9[24] => write_reg_9[24].IN1
write_reg_9[25] => write_reg_9[25].IN1
write_reg_9[26] => write_reg_9[26].IN1
write_reg_9[27] => write_reg_9[27].IN1
write_reg_9[28] => write_reg_9[28].IN1
write_reg_9[29] => write_reg_9[29].IN1
write_reg_9[30] => write_reg_9[30].IN1
write_reg_9[31] => write_reg_9[31].IN1
write_reg_10[0] => write_reg_10[0].IN1
write_reg_10[1] => write_reg_10[1].IN1
write_reg_10[2] => write_reg_10[2].IN1
write_reg_10[3] => write_reg_10[3].IN1
write_reg_10[4] => write_reg_10[4].IN1
write_reg_10[5] => write_reg_10[5].IN1
write_reg_10[6] => write_reg_10[6].IN1
write_reg_10[7] => write_reg_10[7].IN1
write_reg_10[8] => write_reg_10[8].IN1
write_reg_10[9] => write_reg_10[9].IN1
write_reg_10[10] => write_reg_10[10].IN1
write_reg_10[11] => write_reg_10[11].IN1
write_reg_10[12] => write_reg_10[12].IN1
write_reg_10[13] => write_reg_10[13].IN1
write_reg_10[14] => write_reg_10[14].IN1
write_reg_10[15] => write_reg_10[15].IN1
write_reg_10[16] => write_reg_10[16].IN1
write_reg_10[17] => write_reg_10[17].IN1
write_reg_10[18] => write_reg_10[18].IN1
write_reg_10[19] => write_reg_10[19].IN1
write_reg_10[20] => write_reg_10[20].IN1
write_reg_10[21] => write_reg_10[21].IN1
write_reg_10[22] => write_reg_10[22].IN1
write_reg_10[23] => write_reg_10[23].IN1
write_reg_10[24] => write_reg_10[24].IN1
write_reg_10[25] => write_reg_10[25].IN1
write_reg_10[26] => write_reg_10[26].IN1
write_reg_10[27] => write_reg_10[27].IN1
write_reg_10[28] => write_reg_10[28].IN1
write_reg_10[29] => write_reg_10[29].IN1
write_reg_10[30] => write_reg_10[30].IN1
write_reg_10[31] => write_reg_10[31].IN1
write_reg_11[0] => write_reg_11[0].IN1
write_reg_11[1] => write_reg_11[1].IN1
write_reg_11[2] => write_reg_11[2].IN1
write_reg_11[3] => write_reg_11[3].IN1
write_reg_11[4] => write_reg_11[4].IN1
write_reg_11[5] => write_reg_11[5].IN1
write_reg_11[6] => write_reg_11[6].IN1
write_reg_11[7] => write_reg_11[7].IN1
write_reg_11[8] => write_reg_11[8].IN1
write_reg_11[9] => write_reg_11[9].IN1
write_reg_11[10] => write_reg_11[10].IN1
write_reg_11[11] => write_reg_11[11].IN1
write_reg_11[12] => write_reg_11[12].IN1
write_reg_11[13] => write_reg_11[13].IN1
write_reg_11[14] => write_reg_11[14].IN1
write_reg_11[15] => write_reg_11[15].IN1
write_reg_11[16] => write_reg_11[16].IN1
write_reg_11[17] => write_reg_11[17].IN1
write_reg_11[18] => write_reg_11[18].IN1
write_reg_11[19] => write_reg_11[19].IN1
write_reg_11[20] => write_reg_11[20].IN1
write_reg_11[21] => write_reg_11[21].IN1
write_reg_11[22] => write_reg_11[22].IN1
write_reg_11[23] => write_reg_11[23].IN1
write_reg_11[24] => write_reg_11[24].IN1
write_reg_11[25] => write_reg_11[25].IN1
write_reg_11[26] => write_reg_11[26].IN1
write_reg_11[27] => write_reg_11[27].IN1
write_reg_11[28] => write_reg_11[28].IN1
write_reg_11[29] => write_reg_11[29].IN1
write_reg_11[30] => write_reg_11[30].IN1
write_reg_11[31] => write_reg_11[31].IN1
write_reg_12[0] => write_reg_12[0].IN1
write_reg_12[1] => write_reg_12[1].IN1
write_reg_12[2] => write_reg_12[2].IN1
write_reg_12[3] => write_reg_12[3].IN1
write_reg_12[4] => write_reg_12[4].IN1
write_reg_12[5] => write_reg_12[5].IN1
write_reg_12[6] => write_reg_12[6].IN1
write_reg_12[7] => write_reg_12[7].IN1
write_reg_12[8] => write_reg_12[8].IN1
write_reg_12[9] => write_reg_12[9].IN1
write_reg_12[10] => write_reg_12[10].IN1
write_reg_12[11] => write_reg_12[11].IN1
write_reg_12[12] => write_reg_12[12].IN1
write_reg_12[13] => write_reg_12[13].IN1
write_reg_12[14] => write_reg_12[14].IN1
write_reg_12[15] => write_reg_12[15].IN1
write_reg_12[16] => write_reg_12[16].IN1
write_reg_12[17] => write_reg_12[17].IN1
write_reg_12[18] => write_reg_12[18].IN1
write_reg_12[19] => write_reg_12[19].IN1
write_reg_12[20] => write_reg_12[20].IN1
write_reg_12[21] => write_reg_12[21].IN1
write_reg_12[22] => write_reg_12[22].IN1
write_reg_12[23] => write_reg_12[23].IN1
write_reg_12[24] => write_reg_12[24].IN1
write_reg_12[25] => write_reg_12[25].IN1
write_reg_12[26] => write_reg_12[26].IN1
write_reg_12[27] => write_reg_12[27].IN1
write_reg_12[28] => write_reg_12[28].IN1
write_reg_12[29] => write_reg_12[29].IN1
write_reg_12[30] => write_reg_12[30].IN1
write_reg_12[31] => write_reg_12[31].IN1
write_reg_13[0] => write_reg_13[0].IN1
write_reg_13[1] => write_reg_13[1].IN1
write_reg_13[2] => write_reg_13[2].IN1
write_reg_13[3] => write_reg_13[3].IN1
write_reg_13[4] => write_reg_13[4].IN1
write_reg_13[5] => write_reg_13[5].IN1
write_reg_13[6] => write_reg_13[6].IN1
write_reg_13[7] => write_reg_13[7].IN1
write_reg_13[8] => write_reg_13[8].IN1
write_reg_13[9] => write_reg_13[9].IN1
write_reg_13[10] => write_reg_13[10].IN1
write_reg_13[11] => write_reg_13[11].IN1
write_reg_13[12] => write_reg_13[12].IN1
write_reg_13[13] => write_reg_13[13].IN1
write_reg_13[14] => write_reg_13[14].IN1
write_reg_13[15] => write_reg_13[15].IN1
write_reg_13[16] => write_reg_13[16].IN1
write_reg_13[17] => write_reg_13[17].IN1
write_reg_13[18] => write_reg_13[18].IN1
write_reg_13[19] => write_reg_13[19].IN1
write_reg_13[20] => write_reg_13[20].IN1
write_reg_13[21] => write_reg_13[21].IN1
write_reg_13[22] => write_reg_13[22].IN1
write_reg_13[23] => write_reg_13[23].IN1
write_reg_13[24] => write_reg_13[24].IN1
write_reg_13[25] => write_reg_13[25].IN1
write_reg_13[26] => write_reg_13[26].IN1
write_reg_13[27] => write_reg_13[27].IN1
write_reg_13[28] => write_reg_13[28].IN1
write_reg_13[29] => write_reg_13[29].IN1
write_reg_13[30] => write_reg_13[30].IN1
write_reg_13[31] => write_reg_13[31].IN1
write_reg_14[0] => write_reg_14[0].IN1
write_reg_14[1] => write_reg_14[1].IN1
write_reg_14[2] => write_reg_14[2].IN1
write_reg_14[3] => write_reg_14[3].IN1
write_reg_14[4] => write_reg_14[4].IN1
write_reg_14[5] => write_reg_14[5].IN1
write_reg_14[6] => write_reg_14[6].IN1
write_reg_14[7] => write_reg_14[7].IN1
write_reg_14[8] => write_reg_14[8].IN1
write_reg_14[9] => write_reg_14[9].IN1
write_reg_14[10] => write_reg_14[10].IN1
write_reg_14[11] => write_reg_14[11].IN1
write_reg_14[12] => write_reg_14[12].IN1
write_reg_14[13] => write_reg_14[13].IN1
write_reg_14[14] => write_reg_14[14].IN1
write_reg_14[15] => write_reg_14[15].IN1
write_reg_14[16] => write_reg_14[16].IN1
write_reg_14[17] => write_reg_14[17].IN1
write_reg_14[18] => write_reg_14[18].IN1
write_reg_14[19] => write_reg_14[19].IN1
write_reg_14[20] => write_reg_14[20].IN1
write_reg_14[21] => write_reg_14[21].IN1
write_reg_14[22] => write_reg_14[22].IN1
write_reg_14[23] => write_reg_14[23].IN1
write_reg_14[24] => write_reg_14[24].IN1
write_reg_14[25] => write_reg_14[25].IN1
write_reg_14[26] => write_reg_14[26].IN1
write_reg_14[27] => write_reg_14[27].IN1
write_reg_14[28] => write_reg_14[28].IN1
write_reg_14[29] => write_reg_14[29].IN1
write_reg_14[30] => write_reg_14[30].IN1
write_reg_14[31] => write_reg_14[31].IN1
write_reg_15[0] => write_reg_15[0].IN1
write_reg_15[1] => write_reg_15[1].IN1
write_reg_15[2] => write_reg_15[2].IN1
write_reg_15[3] => write_reg_15[3].IN1
write_reg_15[4] => write_reg_15[4].IN1
write_reg_15[5] => write_reg_15[5].IN1
write_reg_15[6] => write_reg_15[6].IN1
write_reg_15[7] => write_reg_15[7].IN1
write_reg_15[8] => write_reg_15[8].IN1
write_reg_15[9] => write_reg_15[9].IN1
write_reg_15[10] => write_reg_15[10].IN1
write_reg_15[11] => write_reg_15[11].IN1
write_reg_15[12] => write_reg_15[12].IN1
write_reg_15[13] => write_reg_15[13].IN1
write_reg_15[14] => write_reg_15[14].IN1
write_reg_15[15] => write_reg_15[15].IN1
write_reg_15[16] => write_reg_15[16].IN1
write_reg_15[17] => write_reg_15[17].IN1
write_reg_15[18] => write_reg_15[18].IN1
write_reg_15[19] => write_reg_15[19].IN1
write_reg_15[20] => write_reg_15[20].IN1
write_reg_15[21] => write_reg_15[21].IN1
write_reg_15[22] => write_reg_15[22].IN1
write_reg_15[23] => write_reg_15[23].IN1
write_reg_15[24] => write_reg_15[24].IN1
write_reg_15[25] => write_reg_15[25].IN1
write_reg_15[26] => write_reg_15[26].IN1
write_reg_15[27] => write_reg_15[27].IN1
write_reg_15[28] => write_reg_15[28].IN1
write_reg_15[29] => write_reg_15[29].IN1
write_reg_15[30] => write_reg_15[30].IN1
write_reg_15[31] => write_reg_15[31].IN1
read_reg_0[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_0[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_0
read_reg_1[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_1[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_1
read_reg_2[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_2[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_2
read_reg_3[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_3[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_3
read_reg_4[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_4[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_4
read_reg_5[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_5[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_5
read_reg_6[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_6[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_6
read_reg_7[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_7[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_7
read_reg_8[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_8[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_8
read_reg_9[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_9[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_9
read_reg_10[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_10[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_10
read_reg_11[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_11[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_11
read_reg_12[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_12[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_12
read_reg_13[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_13[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_13
read_reg_14[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_14[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_14
read_reg_15[0] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[1] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[2] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[3] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[4] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[5] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[6] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[7] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[8] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[9] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[10] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[11] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[12] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[13] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[14] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[15] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[16] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[17] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[18] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[19] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[20] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[21] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[22] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[23] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[24] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[25] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[26] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[27] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[28] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[29] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[30] <= spi_reg_buf:u_spi_reg_buf.read_reg_15
read_reg_15[31] <= spi_reg_buf:u_spi_reg_buf.read_reg_15


|ADC_AD9481|spi:u_spi|spi_cmd_data:u_spi_cmd_data
clk => clk.IN2
rst_n => rst_n.IN2
spi_sdi => spi_sdi.IN2
spi_sdo <= spi_core_log:u_spi_core_data.spi_sdo
spi_cs_cmd => spi_cs_cmd.IN1
spi_cs_data => spi_cs_data.IN1
spi_scl => spi_scl.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
cmd[0] <= spi_core_log:u_spi_core_cmd.dout
cmd[1] <= spi_core_log:u_spi_core_cmd.dout
cmd[2] <= spi_core_log:u_spi_core_cmd.dout
cmd[3] <= spi_core_log:u_spi_core_cmd.dout
cmd[4] <= spi_core_log:u_spi_core_cmd.dout
cmd[5] <= spi_core_log:u_spi_core_cmd.dout
cmd[6] <= spi_core_log:u_spi_core_cmd.dout
cmd[7] <= spi_core_log:u_spi_core_cmd.dout
cmd_valid <= spi_core_log:u_spi_core_cmd.data_valid
dout[0] <= spi_core_log:u_spi_core_data.dout
dout[1] <= spi_core_log:u_spi_core_data.dout
dout[2] <= spi_core_log:u_spi_core_data.dout
dout[3] <= spi_core_log:u_spi_core_data.dout
dout[4] <= spi_core_log:u_spi_core_data.dout
dout[5] <= spi_core_log:u_spi_core_data.dout
dout[6] <= spi_core_log:u_spi_core_data.dout
dout[7] <= spi_core_log:u_spi_core_data.dout
dout[8] <= spi_core_log:u_spi_core_data.dout
dout[9] <= spi_core_log:u_spi_core_data.dout
dout[10] <= spi_core_log:u_spi_core_data.dout
dout[11] <= spi_core_log:u_spi_core_data.dout
dout[12] <= spi_core_log:u_spi_core_data.dout
dout[13] <= spi_core_log:u_spi_core_data.dout
dout[14] <= spi_core_log:u_spi_core_data.dout
dout[15] <= spi_core_log:u_spi_core_data.dout
dout[16] <= spi_core_log:u_spi_core_data.dout
dout[17] <= spi_core_log:u_spi_core_data.dout
dout[18] <= spi_core_log:u_spi_core_data.dout
dout[19] <= spi_core_log:u_spi_core_data.dout
dout[20] <= spi_core_log:u_spi_core_data.dout
dout[21] <= spi_core_log:u_spi_core_data.dout
dout[22] <= spi_core_log:u_spi_core_data.dout
dout[23] <= spi_core_log:u_spi_core_data.dout
dout[24] <= spi_core_log:u_spi_core_data.dout
dout[25] <= spi_core_log:u_spi_core_data.dout
dout[26] <= spi_core_log:u_spi_core_data.dout
dout[27] <= spi_core_log:u_spi_core_data.dout
dout[28] <= spi_core_log:u_spi_core_data.dout
dout[29] <= spi_core_log:u_spi_core_data.dout
dout[30] <= spi_core_log:u_spi_core_data.dout
dout[31] <= spi_core_log:u_spi_core_data.dout
data_valid <= spi_core_log:u_spi_core_data.data_valid


|ADC_AD9481|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_cmd
clk => done_reg.CLK
clk => spi_cs_reg[0].CLK
clk => spi_cs_reg[1].CLK
clk => spi_cs_reg[2].CLK
rst_n => ~NO_FANOUT~
spi_sdi => Shift_Reg_Din[0].DATAIN
spi_sdo <= spi_sdo.DB_MAX_OUTPUT_PORT_TYPE
spi_cs => Shift_Reg_DOUT[0].ALOAD
spi_cs => Shift_Reg_DOUT[1].ALOAD
spi_cs => Shift_Reg_DOUT[2].ALOAD
spi_cs => Shift_Reg_DOUT[3].ALOAD
spi_cs => Shift_Reg_DOUT[4].ALOAD
spi_cs => Shift_Reg_DOUT[5].ALOAD
spi_cs => Shift_Reg_DOUT[6].ALOAD
spi_cs => Shift_Reg_DOUT[7].ALOAD
spi_cs => data_done_reg.CLK
spi_cs => dout_reg[0].CLK
spi_cs => dout_reg[1].CLK
spi_cs => dout_reg[2].CLK
spi_cs => dout_reg[3].CLK
spi_cs => dout_reg[4].CLK
spi_cs => dout_reg[5].CLK
spi_cs => dout_reg[6].CLK
spi_cs => dout_reg[7].CLK
spi_cs => spi_cs_reg[0].DATAIN
spi_cs => spi_sdo.OE
spi_cs => Shift_Reg_Din[0].ENA
spi_cs => Shift_Reg_Din[1].ENA
spi_cs => Shift_Reg_Din[2].ENA
spi_cs => Shift_Reg_Din[3].ENA
spi_cs => Shift_Reg_Din[4].ENA
spi_cs => Shift_Reg_Din[5].ENA
spi_cs => Shift_Reg_Din[6].ENA
spi_cs => Shift_Reg_Din[7].ENA
spi_scl => Shift_Reg_Din[0].CLK
spi_scl => Shift_Reg_Din[1].CLK
spi_scl => Shift_Reg_Din[2].CLK
spi_scl => Shift_Reg_Din[3].CLK
spi_scl => Shift_Reg_Din[4].CLK
spi_scl => Shift_Reg_Din[5].CLK
spi_scl => Shift_Reg_Din[6].CLK
spi_scl => Shift_Reg_Din[7].CLK
spi_scl => Shift_Reg_DOUT[0].CLK
spi_scl => Shift_Reg_DOUT[1].CLK
spi_scl => Shift_Reg_DOUT[2].CLK
spi_scl => Shift_Reg_DOUT[3].CLK
spi_scl => Shift_Reg_DOUT[4].CLK
spi_scl => Shift_Reg_DOUT[5].CLK
spi_scl => Shift_Reg_DOUT[6].CLK
spi_scl => Shift_Reg_DOUT[7].CLK
din[0] => Shift_Reg_DOUT[0].ADATA
din[1] => Shift_Reg_DOUT[1].ADATA
din[2] => Shift_Reg_DOUT[2].ADATA
din[3] => Shift_Reg_DOUT[3].ADATA
din[4] => Shift_Reg_DOUT[4].ADATA
din[5] => Shift_Reg_DOUT[5].ADATA
din[6] => Shift_Reg_DOUT[6].ADATA
din[7] => Shift_Reg_DOUT[7].ADATA
dout[0] <= dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_done_reg.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|spi:u_spi|spi_cmd_data:u_spi_cmd_data|spi_core_log:u_spi_core_data
clk => done_reg.CLK
clk => spi_cs_reg[0].CLK
clk => spi_cs_reg[1].CLK
clk => spi_cs_reg[2].CLK
rst_n => ~NO_FANOUT~
spi_sdi => Shift_Reg_Din[0].DATAIN
spi_sdo <= spi_sdo.DB_MAX_OUTPUT_PORT_TYPE
spi_cs => Shift_Reg_DOUT[0].ALOAD
spi_cs => Shift_Reg_DOUT[1].ALOAD
spi_cs => Shift_Reg_DOUT[2].ALOAD
spi_cs => Shift_Reg_DOUT[3].ALOAD
spi_cs => Shift_Reg_DOUT[4].ALOAD
spi_cs => Shift_Reg_DOUT[5].ALOAD
spi_cs => Shift_Reg_DOUT[6].ALOAD
spi_cs => Shift_Reg_DOUT[7].ALOAD
spi_cs => Shift_Reg_DOUT[8].ALOAD
spi_cs => Shift_Reg_DOUT[9].ALOAD
spi_cs => Shift_Reg_DOUT[10].ALOAD
spi_cs => Shift_Reg_DOUT[11].ALOAD
spi_cs => Shift_Reg_DOUT[12].ALOAD
spi_cs => Shift_Reg_DOUT[13].ALOAD
spi_cs => Shift_Reg_DOUT[14].ALOAD
spi_cs => Shift_Reg_DOUT[15].ALOAD
spi_cs => Shift_Reg_DOUT[16].ALOAD
spi_cs => Shift_Reg_DOUT[17].ALOAD
spi_cs => Shift_Reg_DOUT[18].ALOAD
spi_cs => Shift_Reg_DOUT[19].ALOAD
spi_cs => Shift_Reg_DOUT[20].ALOAD
spi_cs => Shift_Reg_DOUT[21].ALOAD
spi_cs => Shift_Reg_DOUT[22].ALOAD
spi_cs => Shift_Reg_DOUT[23].ALOAD
spi_cs => Shift_Reg_DOUT[24].ALOAD
spi_cs => Shift_Reg_DOUT[25].ALOAD
spi_cs => Shift_Reg_DOUT[26].ALOAD
spi_cs => Shift_Reg_DOUT[27].ALOAD
spi_cs => Shift_Reg_DOUT[28].ALOAD
spi_cs => Shift_Reg_DOUT[29].ALOAD
spi_cs => Shift_Reg_DOUT[30].ALOAD
spi_cs => Shift_Reg_DOUT[31].ALOAD
spi_cs => data_done_reg.CLK
spi_cs => dout_reg[0].CLK
spi_cs => dout_reg[1].CLK
spi_cs => dout_reg[2].CLK
spi_cs => dout_reg[3].CLK
spi_cs => dout_reg[4].CLK
spi_cs => dout_reg[5].CLK
spi_cs => dout_reg[6].CLK
spi_cs => dout_reg[7].CLK
spi_cs => dout_reg[8].CLK
spi_cs => dout_reg[9].CLK
spi_cs => dout_reg[10].CLK
spi_cs => dout_reg[11].CLK
spi_cs => dout_reg[12].CLK
spi_cs => dout_reg[13].CLK
spi_cs => dout_reg[14].CLK
spi_cs => dout_reg[15].CLK
spi_cs => dout_reg[16].CLK
spi_cs => dout_reg[17].CLK
spi_cs => dout_reg[18].CLK
spi_cs => dout_reg[19].CLK
spi_cs => dout_reg[20].CLK
spi_cs => dout_reg[21].CLK
spi_cs => dout_reg[22].CLK
spi_cs => dout_reg[23].CLK
spi_cs => dout_reg[24].CLK
spi_cs => dout_reg[25].CLK
spi_cs => dout_reg[26].CLK
spi_cs => dout_reg[27].CLK
spi_cs => dout_reg[28].CLK
spi_cs => dout_reg[29].CLK
spi_cs => dout_reg[30].CLK
spi_cs => dout_reg[31].CLK
spi_cs => spi_cs_reg[0].DATAIN
spi_cs => spi_sdo.OE
spi_cs => Shift_Reg_Din[0].ENA
spi_cs => Shift_Reg_Din[1].ENA
spi_cs => Shift_Reg_Din[2].ENA
spi_cs => Shift_Reg_Din[3].ENA
spi_cs => Shift_Reg_Din[4].ENA
spi_cs => Shift_Reg_Din[5].ENA
spi_cs => Shift_Reg_Din[6].ENA
spi_cs => Shift_Reg_Din[7].ENA
spi_cs => Shift_Reg_Din[8].ENA
spi_cs => Shift_Reg_Din[9].ENA
spi_cs => Shift_Reg_Din[10].ENA
spi_cs => Shift_Reg_Din[11].ENA
spi_cs => Shift_Reg_Din[12].ENA
spi_cs => Shift_Reg_Din[13].ENA
spi_cs => Shift_Reg_Din[14].ENA
spi_cs => Shift_Reg_Din[15].ENA
spi_cs => Shift_Reg_Din[16].ENA
spi_cs => Shift_Reg_Din[17].ENA
spi_cs => Shift_Reg_Din[18].ENA
spi_cs => Shift_Reg_Din[19].ENA
spi_cs => Shift_Reg_Din[20].ENA
spi_cs => Shift_Reg_Din[21].ENA
spi_cs => Shift_Reg_Din[22].ENA
spi_cs => Shift_Reg_Din[23].ENA
spi_cs => Shift_Reg_Din[24].ENA
spi_cs => Shift_Reg_Din[25].ENA
spi_cs => Shift_Reg_Din[26].ENA
spi_cs => Shift_Reg_Din[27].ENA
spi_cs => Shift_Reg_Din[28].ENA
spi_cs => Shift_Reg_Din[29].ENA
spi_cs => Shift_Reg_Din[30].ENA
spi_cs => Shift_Reg_Din[31].ENA
spi_scl => Shift_Reg_Din[0].CLK
spi_scl => Shift_Reg_Din[1].CLK
spi_scl => Shift_Reg_Din[2].CLK
spi_scl => Shift_Reg_Din[3].CLK
spi_scl => Shift_Reg_Din[4].CLK
spi_scl => Shift_Reg_Din[5].CLK
spi_scl => Shift_Reg_Din[6].CLK
spi_scl => Shift_Reg_Din[7].CLK
spi_scl => Shift_Reg_Din[8].CLK
spi_scl => Shift_Reg_Din[9].CLK
spi_scl => Shift_Reg_Din[10].CLK
spi_scl => Shift_Reg_Din[11].CLK
spi_scl => Shift_Reg_Din[12].CLK
spi_scl => Shift_Reg_Din[13].CLK
spi_scl => Shift_Reg_Din[14].CLK
spi_scl => Shift_Reg_Din[15].CLK
spi_scl => Shift_Reg_Din[16].CLK
spi_scl => Shift_Reg_Din[17].CLK
spi_scl => Shift_Reg_Din[18].CLK
spi_scl => Shift_Reg_Din[19].CLK
spi_scl => Shift_Reg_Din[20].CLK
spi_scl => Shift_Reg_Din[21].CLK
spi_scl => Shift_Reg_Din[22].CLK
spi_scl => Shift_Reg_Din[23].CLK
spi_scl => Shift_Reg_Din[24].CLK
spi_scl => Shift_Reg_Din[25].CLK
spi_scl => Shift_Reg_Din[26].CLK
spi_scl => Shift_Reg_Din[27].CLK
spi_scl => Shift_Reg_Din[28].CLK
spi_scl => Shift_Reg_Din[29].CLK
spi_scl => Shift_Reg_Din[30].CLK
spi_scl => Shift_Reg_Din[31].CLK
spi_scl => Shift_Reg_DOUT[0].CLK
spi_scl => Shift_Reg_DOUT[1].CLK
spi_scl => Shift_Reg_DOUT[2].CLK
spi_scl => Shift_Reg_DOUT[3].CLK
spi_scl => Shift_Reg_DOUT[4].CLK
spi_scl => Shift_Reg_DOUT[5].CLK
spi_scl => Shift_Reg_DOUT[6].CLK
spi_scl => Shift_Reg_DOUT[7].CLK
spi_scl => Shift_Reg_DOUT[8].CLK
spi_scl => Shift_Reg_DOUT[9].CLK
spi_scl => Shift_Reg_DOUT[10].CLK
spi_scl => Shift_Reg_DOUT[11].CLK
spi_scl => Shift_Reg_DOUT[12].CLK
spi_scl => Shift_Reg_DOUT[13].CLK
spi_scl => Shift_Reg_DOUT[14].CLK
spi_scl => Shift_Reg_DOUT[15].CLK
spi_scl => Shift_Reg_DOUT[16].CLK
spi_scl => Shift_Reg_DOUT[17].CLK
spi_scl => Shift_Reg_DOUT[18].CLK
spi_scl => Shift_Reg_DOUT[19].CLK
spi_scl => Shift_Reg_DOUT[20].CLK
spi_scl => Shift_Reg_DOUT[21].CLK
spi_scl => Shift_Reg_DOUT[22].CLK
spi_scl => Shift_Reg_DOUT[23].CLK
spi_scl => Shift_Reg_DOUT[24].CLK
spi_scl => Shift_Reg_DOUT[25].CLK
spi_scl => Shift_Reg_DOUT[26].CLK
spi_scl => Shift_Reg_DOUT[27].CLK
spi_scl => Shift_Reg_DOUT[28].CLK
spi_scl => Shift_Reg_DOUT[29].CLK
spi_scl => Shift_Reg_DOUT[30].CLK
spi_scl => Shift_Reg_DOUT[31].CLK
din[0] => Shift_Reg_DOUT[0].ADATA
din[1] => Shift_Reg_DOUT[1].ADATA
din[2] => Shift_Reg_DOUT[2].ADATA
din[3] => Shift_Reg_DOUT[3].ADATA
din[4] => Shift_Reg_DOUT[4].ADATA
din[5] => Shift_Reg_DOUT[5].ADATA
din[6] => Shift_Reg_DOUT[6].ADATA
din[7] => Shift_Reg_DOUT[7].ADATA
din[8] => Shift_Reg_DOUT[8].ADATA
din[9] => Shift_Reg_DOUT[9].ADATA
din[10] => Shift_Reg_DOUT[10].ADATA
din[11] => Shift_Reg_DOUT[11].ADATA
din[12] => Shift_Reg_DOUT[12].ADATA
din[13] => Shift_Reg_DOUT[13].ADATA
din[14] => Shift_Reg_DOUT[14].ADATA
din[15] => Shift_Reg_DOUT[15].ADATA
din[16] => Shift_Reg_DOUT[16].ADATA
din[17] => Shift_Reg_DOUT[17].ADATA
din[18] => Shift_Reg_DOUT[18].ADATA
din[19] => Shift_Reg_DOUT[19].ADATA
din[20] => Shift_Reg_DOUT[20].ADATA
din[21] => Shift_Reg_DOUT[21].ADATA
din[22] => Shift_Reg_DOUT[22].ADATA
din[23] => Shift_Reg_DOUT[23].ADATA
din[24] => Shift_Reg_DOUT[24].ADATA
din[25] => Shift_Reg_DOUT[25].ADATA
din[26] => Shift_Reg_DOUT[26].ADATA
din[27] => Shift_Reg_DOUT[27].ADATA
din[28] => Shift_Reg_DOUT[28].ADATA
din[29] => Shift_Reg_DOUT[29].ADATA
din[30] => Shift_Reg_DOUT[30].ADATA
din[31] => Shift_Reg_DOUT[31].ADATA
dout[0] <= dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_done_reg.DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|spi:u_spi|spi_reg_buf:u_spi_reg_buf
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
clk => dout[22]~reg0.CLK
clk => dout[23]~reg0.CLK
clk => dout[24]~reg0.CLK
clk => dout[25]~reg0.CLK
clk => dout[26]~reg0.CLK
clk => dout[27]~reg0.CLK
clk => dout[28]~reg0.CLK
clk => dout[29]~reg0.CLK
clk => dout[30]~reg0.CLK
clk => dout[31]~reg0.CLK
clk => spi_reg_in[0][0].CLK
clk => spi_reg_in[0][1].CLK
clk => spi_reg_in[0][2].CLK
clk => spi_reg_in[0][3].CLK
clk => spi_reg_in[0][4].CLK
clk => spi_reg_in[0][5].CLK
clk => spi_reg_in[0][6].CLK
clk => spi_reg_in[0][7].CLK
clk => spi_reg_in[0][8].CLK
clk => spi_reg_in[0][9].CLK
clk => spi_reg_in[0][10].CLK
clk => spi_reg_in[0][11].CLK
clk => spi_reg_in[0][12].CLK
clk => spi_reg_in[0][13].CLK
clk => spi_reg_in[0][14].CLK
clk => spi_reg_in[0][15].CLK
clk => spi_reg_in[0][16].CLK
clk => spi_reg_in[0][17].CLK
clk => spi_reg_in[0][18].CLK
clk => spi_reg_in[0][19].CLK
clk => spi_reg_in[0][20].CLK
clk => spi_reg_in[0][21].CLK
clk => spi_reg_in[0][22].CLK
clk => spi_reg_in[0][23].CLK
clk => spi_reg_in[0][24].CLK
clk => spi_reg_in[0][25].CLK
clk => spi_reg_in[0][26].CLK
clk => spi_reg_in[0][27].CLK
clk => spi_reg_in[0][28].CLK
clk => spi_reg_in[0][29].CLK
clk => spi_reg_in[0][30].CLK
clk => spi_reg_in[0][31].CLK
clk => spi_reg_in[1][0].CLK
clk => spi_reg_in[1][1].CLK
clk => spi_reg_in[1][2].CLK
clk => spi_reg_in[1][3].CLK
clk => spi_reg_in[1][4].CLK
clk => spi_reg_in[1][5].CLK
clk => spi_reg_in[1][6].CLK
clk => spi_reg_in[1][7].CLK
clk => spi_reg_in[1][8].CLK
clk => spi_reg_in[1][9].CLK
clk => spi_reg_in[1][10].CLK
clk => spi_reg_in[1][11].CLK
clk => spi_reg_in[1][12].CLK
clk => spi_reg_in[1][13].CLK
clk => spi_reg_in[1][14].CLK
clk => spi_reg_in[1][15].CLK
clk => spi_reg_in[1][16].CLK
clk => spi_reg_in[1][17].CLK
clk => spi_reg_in[1][18].CLK
clk => spi_reg_in[1][19].CLK
clk => spi_reg_in[1][20].CLK
clk => spi_reg_in[1][21].CLK
clk => spi_reg_in[1][22].CLK
clk => spi_reg_in[1][23].CLK
clk => spi_reg_in[1][24].CLK
clk => spi_reg_in[1][25].CLK
clk => spi_reg_in[1][26].CLK
clk => spi_reg_in[1][27].CLK
clk => spi_reg_in[1][28].CLK
clk => spi_reg_in[1][29].CLK
clk => spi_reg_in[1][30].CLK
clk => spi_reg_in[1][31].CLK
clk => spi_reg_in[2][0].CLK
clk => spi_reg_in[2][1].CLK
clk => spi_reg_in[2][2].CLK
clk => spi_reg_in[2][3].CLK
clk => spi_reg_in[2][4].CLK
clk => spi_reg_in[2][5].CLK
clk => spi_reg_in[2][6].CLK
clk => spi_reg_in[2][7].CLK
clk => spi_reg_in[2][8].CLK
clk => spi_reg_in[2][9].CLK
clk => spi_reg_in[2][10].CLK
clk => spi_reg_in[2][11].CLK
clk => spi_reg_in[2][12].CLK
clk => spi_reg_in[2][13].CLK
clk => spi_reg_in[2][14].CLK
clk => spi_reg_in[2][15].CLK
clk => spi_reg_in[2][16].CLK
clk => spi_reg_in[2][17].CLK
clk => spi_reg_in[2][18].CLK
clk => spi_reg_in[2][19].CLK
clk => spi_reg_in[2][20].CLK
clk => spi_reg_in[2][21].CLK
clk => spi_reg_in[2][22].CLK
clk => spi_reg_in[2][23].CLK
clk => spi_reg_in[2][24].CLK
clk => spi_reg_in[2][25].CLK
clk => spi_reg_in[2][26].CLK
clk => spi_reg_in[2][27].CLK
clk => spi_reg_in[2][28].CLK
clk => spi_reg_in[2][29].CLK
clk => spi_reg_in[2][30].CLK
clk => spi_reg_in[2][31].CLK
clk => spi_reg_in[3][0].CLK
clk => spi_reg_in[3][1].CLK
clk => spi_reg_in[3][2].CLK
clk => spi_reg_in[3][3].CLK
clk => spi_reg_in[3][4].CLK
clk => spi_reg_in[3][5].CLK
clk => spi_reg_in[3][6].CLK
clk => spi_reg_in[3][7].CLK
clk => spi_reg_in[3][8].CLK
clk => spi_reg_in[3][9].CLK
clk => spi_reg_in[3][10].CLK
clk => spi_reg_in[3][11].CLK
clk => spi_reg_in[3][12].CLK
clk => spi_reg_in[3][13].CLK
clk => spi_reg_in[3][14].CLK
clk => spi_reg_in[3][15].CLK
clk => spi_reg_in[3][16].CLK
clk => spi_reg_in[3][17].CLK
clk => spi_reg_in[3][18].CLK
clk => spi_reg_in[3][19].CLK
clk => spi_reg_in[3][20].CLK
clk => spi_reg_in[3][21].CLK
clk => spi_reg_in[3][22].CLK
clk => spi_reg_in[3][23].CLK
clk => spi_reg_in[3][24].CLK
clk => spi_reg_in[3][25].CLK
clk => spi_reg_in[3][26].CLK
clk => spi_reg_in[3][27].CLK
clk => spi_reg_in[3][28].CLK
clk => spi_reg_in[3][29].CLK
clk => spi_reg_in[3][30].CLK
clk => spi_reg_in[3][31].CLK
clk => spi_reg_in[4][0].CLK
clk => spi_reg_in[4][1].CLK
clk => spi_reg_in[4][2].CLK
clk => spi_reg_in[4][3].CLK
clk => spi_reg_in[4][4].CLK
clk => spi_reg_in[4][5].CLK
clk => spi_reg_in[4][6].CLK
clk => spi_reg_in[4][7].CLK
clk => spi_reg_in[4][8].CLK
clk => spi_reg_in[4][9].CLK
clk => spi_reg_in[4][10].CLK
clk => spi_reg_in[4][11].CLK
clk => spi_reg_in[4][12].CLK
clk => spi_reg_in[4][13].CLK
clk => spi_reg_in[4][14].CLK
clk => spi_reg_in[4][15].CLK
clk => spi_reg_in[4][16].CLK
clk => spi_reg_in[4][17].CLK
clk => spi_reg_in[4][18].CLK
clk => spi_reg_in[4][19].CLK
clk => spi_reg_in[4][20].CLK
clk => spi_reg_in[4][21].CLK
clk => spi_reg_in[4][22].CLK
clk => spi_reg_in[4][23].CLK
clk => spi_reg_in[4][24].CLK
clk => spi_reg_in[4][25].CLK
clk => spi_reg_in[4][26].CLK
clk => spi_reg_in[4][27].CLK
clk => spi_reg_in[4][28].CLK
clk => spi_reg_in[4][29].CLK
clk => spi_reg_in[4][30].CLK
clk => spi_reg_in[4][31].CLK
clk => spi_reg_in[5][0].CLK
clk => spi_reg_in[5][1].CLK
clk => spi_reg_in[5][2].CLK
clk => spi_reg_in[5][3].CLK
clk => spi_reg_in[5][4].CLK
clk => spi_reg_in[5][5].CLK
clk => spi_reg_in[5][6].CLK
clk => spi_reg_in[5][7].CLK
clk => spi_reg_in[5][8].CLK
clk => spi_reg_in[5][9].CLK
clk => spi_reg_in[5][10].CLK
clk => spi_reg_in[5][11].CLK
clk => spi_reg_in[5][12].CLK
clk => spi_reg_in[5][13].CLK
clk => spi_reg_in[5][14].CLK
clk => spi_reg_in[5][15].CLK
clk => spi_reg_in[5][16].CLK
clk => spi_reg_in[5][17].CLK
clk => spi_reg_in[5][18].CLK
clk => spi_reg_in[5][19].CLK
clk => spi_reg_in[5][20].CLK
clk => spi_reg_in[5][21].CLK
clk => spi_reg_in[5][22].CLK
clk => spi_reg_in[5][23].CLK
clk => spi_reg_in[5][24].CLK
clk => spi_reg_in[5][25].CLK
clk => spi_reg_in[5][26].CLK
clk => spi_reg_in[5][27].CLK
clk => spi_reg_in[5][28].CLK
clk => spi_reg_in[5][29].CLK
clk => spi_reg_in[5][30].CLK
clk => spi_reg_in[5][31].CLK
clk => spi_reg_in[6][0].CLK
clk => spi_reg_in[6][1].CLK
clk => spi_reg_in[6][2].CLK
clk => spi_reg_in[6][3].CLK
clk => spi_reg_in[6][4].CLK
clk => spi_reg_in[6][5].CLK
clk => spi_reg_in[6][6].CLK
clk => spi_reg_in[6][7].CLK
clk => spi_reg_in[6][8].CLK
clk => spi_reg_in[6][9].CLK
clk => spi_reg_in[6][10].CLK
clk => spi_reg_in[6][11].CLK
clk => spi_reg_in[6][12].CLK
clk => spi_reg_in[6][13].CLK
clk => spi_reg_in[6][14].CLK
clk => spi_reg_in[6][15].CLK
clk => spi_reg_in[6][16].CLK
clk => spi_reg_in[6][17].CLK
clk => spi_reg_in[6][18].CLK
clk => spi_reg_in[6][19].CLK
clk => spi_reg_in[6][20].CLK
clk => spi_reg_in[6][21].CLK
clk => spi_reg_in[6][22].CLK
clk => spi_reg_in[6][23].CLK
clk => spi_reg_in[6][24].CLK
clk => spi_reg_in[6][25].CLK
clk => spi_reg_in[6][26].CLK
clk => spi_reg_in[6][27].CLK
clk => spi_reg_in[6][28].CLK
clk => spi_reg_in[6][29].CLK
clk => spi_reg_in[6][30].CLK
clk => spi_reg_in[6][31].CLK
clk => spi_reg_in[7][0].CLK
clk => spi_reg_in[7][1].CLK
clk => spi_reg_in[7][2].CLK
clk => spi_reg_in[7][3].CLK
clk => spi_reg_in[7][4].CLK
clk => spi_reg_in[7][5].CLK
clk => spi_reg_in[7][6].CLK
clk => spi_reg_in[7][7].CLK
clk => spi_reg_in[7][8].CLK
clk => spi_reg_in[7][9].CLK
clk => spi_reg_in[7][10].CLK
clk => spi_reg_in[7][11].CLK
clk => spi_reg_in[7][12].CLK
clk => spi_reg_in[7][13].CLK
clk => spi_reg_in[7][14].CLK
clk => spi_reg_in[7][15].CLK
clk => spi_reg_in[7][16].CLK
clk => spi_reg_in[7][17].CLK
clk => spi_reg_in[7][18].CLK
clk => spi_reg_in[7][19].CLK
clk => spi_reg_in[7][20].CLK
clk => spi_reg_in[7][21].CLK
clk => spi_reg_in[7][22].CLK
clk => spi_reg_in[7][23].CLK
clk => spi_reg_in[7][24].CLK
clk => spi_reg_in[7][25].CLK
clk => spi_reg_in[7][26].CLK
clk => spi_reg_in[7][27].CLK
clk => spi_reg_in[7][28].CLK
clk => spi_reg_in[7][29].CLK
clk => spi_reg_in[7][30].CLK
clk => spi_reg_in[7][31].CLK
clk => spi_reg_in[8][0].CLK
clk => spi_reg_in[8][1].CLK
clk => spi_reg_in[8][2].CLK
clk => spi_reg_in[8][3].CLK
clk => spi_reg_in[8][4].CLK
clk => spi_reg_in[8][5].CLK
clk => spi_reg_in[8][6].CLK
clk => spi_reg_in[8][7].CLK
clk => spi_reg_in[8][8].CLK
clk => spi_reg_in[8][9].CLK
clk => spi_reg_in[8][10].CLK
clk => spi_reg_in[8][11].CLK
clk => spi_reg_in[8][12].CLK
clk => spi_reg_in[8][13].CLK
clk => spi_reg_in[8][14].CLK
clk => spi_reg_in[8][15].CLK
clk => spi_reg_in[8][16].CLK
clk => spi_reg_in[8][17].CLK
clk => spi_reg_in[8][18].CLK
clk => spi_reg_in[8][19].CLK
clk => spi_reg_in[8][20].CLK
clk => spi_reg_in[8][21].CLK
clk => spi_reg_in[8][22].CLK
clk => spi_reg_in[8][23].CLK
clk => spi_reg_in[8][24].CLK
clk => spi_reg_in[8][25].CLK
clk => spi_reg_in[8][26].CLK
clk => spi_reg_in[8][27].CLK
clk => spi_reg_in[8][28].CLK
clk => spi_reg_in[8][29].CLK
clk => spi_reg_in[8][30].CLK
clk => spi_reg_in[8][31].CLK
clk => spi_reg_in[9][0].CLK
clk => spi_reg_in[9][1].CLK
clk => spi_reg_in[9][2].CLK
clk => spi_reg_in[9][3].CLK
clk => spi_reg_in[9][4].CLK
clk => spi_reg_in[9][5].CLK
clk => spi_reg_in[9][6].CLK
clk => spi_reg_in[9][7].CLK
clk => spi_reg_in[9][8].CLK
clk => spi_reg_in[9][9].CLK
clk => spi_reg_in[9][10].CLK
clk => spi_reg_in[9][11].CLK
clk => spi_reg_in[9][12].CLK
clk => spi_reg_in[9][13].CLK
clk => spi_reg_in[9][14].CLK
clk => spi_reg_in[9][15].CLK
clk => spi_reg_in[9][16].CLK
clk => spi_reg_in[9][17].CLK
clk => spi_reg_in[9][18].CLK
clk => spi_reg_in[9][19].CLK
clk => spi_reg_in[9][20].CLK
clk => spi_reg_in[9][21].CLK
clk => spi_reg_in[9][22].CLK
clk => spi_reg_in[9][23].CLK
clk => spi_reg_in[9][24].CLK
clk => spi_reg_in[9][25].CLK
clk => spi_reg_in[9][26].CLK
clk => spi_reg_in[9][27].CLK
clk => spi_reg_in[9][28].CLK
clk => spi_reg_in[9][29].CLK
clk => spi_reg_in[9][30].CLK
clk => spi_reg_in[9][31].CLK
clk => spi_reg_in[10][0].CLK
clk => spi_reg_in[10][1].CLK
clk => spi_reg_in[10][2].CLK
clk => spi_reg_in[10][3].CLK
clk => spi_reg_in[10][4].CLK
clk => spi_reg_in[10][5].CLK
clk => spi_reg_in[10][6].CLK
clk => spi_reg_in[10][7].CLK
clk => spi_reg_in[10][8].CLK
clk => spi_reg_in[10][9].CLK
clk => spi_reg_in[10][10].CLK
clk => spi_reg_in[10][11].CLK
clk => spi_reg_in[10][12].CLK
clk => spi_reg_in[10][13].CLK
clk => spi_reg_in[10][14].CLK
clk => spi_reg_in[10][15].CLK
clk => spi_reg_in[10][16].CLK
clk => spi_reg_in[10][17].CLK
clk => spi_reg_in[10][18].CLK
clk => spi_reg_in[10][19].CLK
clk => spi_reg_in[10][20].CLK
clk => spi_reg_in[10][21].CLK
clk => spi_reg_in[10][22].CLK
clk => spi_reg_in[10][23].CLK
clk => spi_reg_in[10][24].CLK
clk => spi_reg_in[10][25].CLK
clk => spi_reg_in[10][26].CLK
clk => spi_reg_in[10][27].CLK
clk => spi_reg_in[10][28].CLK
clk => spi_reg_in[10][29].CLK
clk => spi_reg_in[10][30].CLK
clk => spi_reg_in[10][31].CLK
clk => spi_reg_in[11][0].CLK
clk => spi_reg_in[11][1].CLK
clk => spi_reg_in[11][2].CLK
clk => spi_reg_in[11][3].CLK
clk => spi_reg_in[11][4].CLK
clk => spi_reg_in[11][5].CLK
clk => spi_reg_in[11][6].CLK
clk => spi_reg_in[11][7].CLK
clk => spi_reg_in[11][8].CLK
clk => spi_reg_in[11][9].CLK
clk => spi_reg_in[11][10].CLK
clk => spi_reg_in[11][11].CLK
clk => spi_reg_in[11][12].CLK
clk => spi_reg_in[11][13].CLK
clk => spi_reg_in[11][14].CLK
clk => spi_reg_in[11][15].CLK
clk => spi_reg_in[11][16].CLK
clk => spi_reg_in[11][17].CLK
clk => spi_reg_in[11][18].CLK
clk => spi_reg_in[11][19].CLK
clk => spi_reg_in[11][20].CLK
clk => spi_reg_in[11][21].CLK
clk => spi_reg_in[11][22].CLK
clk => spi_reg_in[11][23].CLK
clk => spi_reg_in[11][24].CLK
clk => spi_reg_in[11][25].CLK
clk => spi_reg_in[11][26].CLK
clk => spi_reg_in[11][27].CLK
clk => spi_reg_in[11][28].CLK
clk => spi_reg_in[11][29].CLK
clk => spi_reg_in[11][30].CLK
clk => spi_reg_in[11][31].CLK
clk => spi_reg_in[12][0].CLK
clk => spi_reg_in[12][1].CLK
clk => spi_reg_in[12][2].CLK
clk => spi_reg_in[12][3].CLK
clk => spi_reg_in[12][4].CLK
clk => spi_reg_in[12][5].CLK
clk => spi_reg_in[12][6].CLK
clk => spi_reg_in[12][7].CLK
clk => spi_reg_in[12][8].CLK
clk => spi_reg_in[12][9].CLK
clk => spi_reg_in[12][10].CLK
clk => spi_reg_in[12][11].CLK
clk => spi_reg_in[12][12].CLK
clk => spi_reg_in[12][13].CLK
clk => spi_reg_in[12][14].CLK
clk => spi_reg_in[12][15].CLK
clk => spi_reg_in[12][16].CLK
clk => spi_reg_in[12][17].CLK
clk => spi_reg_in[12][18].CLK
clk => spi_reg_in[12][19].CLK
clk => spi_reg_in[12][20].CLK
clk => spi_reg_in[12][21].CLK
clk => spi_reg_in[12][22].CLK
clk => spi_reg_in[12][23].CLK
clk => spi_reg_in[12][24].CLK
clk => spi_reg_in[12][25].CLK
clk => spi_reg_in[12][26].CLK
clk => spi_reg_in[12][27].CLK
clk => spi_reg_in[12][28].CLK
clk => spi_reg_in[12][29].CLK
clk => spi_reg_in[12][30].CLK
clk => spi_reg_in[12][31].CLK
clk => spi_reg_in[13][0].CLK
clk => spi_reg_in[13][1].CLK
clk => spi_reg_in[13][2].CLK
clk => spi_reg_in[13][3].CLK
clk => spi_reg_in[13][4].CLK
clk => spi_reg_in[13][5].CLK
clk => spi_reg_in[13][6].CLK
clk => spi_reg_in[13][7].CLK
clk => spi_reg_in[13][8].CLK
clk => spi_reg_in[13][9].CLK
clk => spi_reg_in[13][10].CLK
clk => spi_reg_in[13][11].CLK
clk => spi_reg_in[13][12].CLK
clk => spi_reg_in[13][13].CLK
clk => spi_reg_in[13][14].CLK
clk => spi_reg_in[13][15].CLK
clk => spi_reg_in[13][16].CLK
clk => spi_reg_in[13][17].CLK
clk => spi_reg_in[13][18].CLK
clk => spi_reg_in[13][19].CLK
clk => spi_reg_in[13][20].CLK
clk => spi_reg_in[13][21].CLK
clk => spi_reg_in[13][22].CLK
clk => spi_reg_in[13][23].CLK
clk => spi_reg_in[13][24].CLK
clk => spi_reg_in[13][25].CLK
clk => spi_reg_in[13][26].CLK
clk => spi_reg_in[13][27].CLK
clk => spi_reg_in[13][28].CLK
clk => spi_reg_in[13][29].CLK
clk => spi_reg_in[13][30].CLK
clk => spi_reg_in[13][31].CLK
clk => spi_reg_in[14][0].CLK
clk => spi_reg_in[14][1].CLK
clk => spi_reg_in[14][2].CLK
clk => spi_reg_in[14][3].CLK
clk => spi_reg_in[14][4].CLK
clk => spi_reg_in[14][5].CLK
clk => spi_reg_in[14][6].CLK
clk => spi_reg_in[14][7].CLK
clk => spi_reg_in[14][8].CLK
clk => spi_reg_in[14][9].CLK
clk => spi_reg_in[14][10].CLK
clk => spi_reg_in[14][11].CLK
clk => spi_reg_in[14][12].CLK
clk => spi_reg_in[14][13].CLK
clk => spi_reg_in[14][14].CLK
clk => spi_reg_in[14][15].CLK
clk => spi_reg_in[14][16].CLK
clk => spi_reg_in[14][17].CLK
clk => spi_reg_in[14][18].CLK
clk => spi_reg_in[14][19].CLK
clk => spi_reg_in[14][20].CLK
clk => spi_reg_in[14][21].CLK
clk => spi_reg_in[14][22].CLK
clk => spi_reg_in[14][23].CLK
clk => spi_reg_in[14][24].CLK
clk => spi_reg_in[14][25].CLK
clk => spi_reg_in[14][26].CLK
clk => spi_reg_in[14][27].CLK
clk => spi_reg_in[14][28].CLK
clk => spi_reg_in[14][29].CLK
clk => spi_reg_in[14][30].CLK
clk => spi_reg_in[14][31].CLK
clk => spi_reg_in[15][0].CLK
clk => spi_reg_in[15][1].CLK
clk => spi_reg_in[15][2].CLK
clk => spi_reg_in[15][3].CLK
clk => spi_reg_in[15][4].CLK
clk => spi_reg_in[15][5].CLK
clk => spi_reg_in[15][6].CLK
clk => spi_reg_in[15][7].CLK
clk => spi_reg_in[15][8].CLK
clk => spi_reg_in[15][9].CLK
clk => spi_reg_in[15][10].CLK
clk => spi_reg_in[15][11].CLK
clk => spi_reg_in[15][12].CLK
clk => spi_reg_in[15][13].CLK
clk => spi_reg_in[15][14].CLK
clk => spi_reg_in[15][15].CLK
clk => spi_reg_in[15][16].CLK
clk => spi_reg_in[15][17].CLK
clk => spi_reg_in[15][18].CLK
clk => spi_reg_in[15][19].CLK
clk => spi_reg_in[15][20].CLK
clk => spi_reg_in[15][21].CLK
clk => spi_reg_in[15][22].CLK
clk => spi_reg_in[15][23].CLK
clk => spi_reg_in[15][24].CLK
clk => spi_reg_in[15][25].CLK
clk => spi_reg_in[15][26].CLK
clk => spi_reg_in[15][27].CLK
clk => spi_reg_in[15][28].CLK
clk => spi_reg_in[15][29].CLK
clk => spi_reg_in[15][30].CLK
clk => spi_reg_in[15][31].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
rst_n => ~NO_FANOUT~
data_flag => spi_reg_in[0][0].ENA
data_flag => spi_reg_in[0][1].ENA
data_flag => spi_reg_in[0][2].ENA
data_flag => spi_reg_in[0][3].ENA
data_flag => spi_reg_in[0][4].ENA
data_flag => spi_reg_in[0][5].ENA
data_flag => spi_reg_in[0][6].ENA
data_flag => spi_reg_in[0][7].ENA
data_flag => spi_reg_in[0][8].ENA
data_flag => spi_reg_in[0][9].ENA
data_flag => spi_reg_in[0][10].ENA
data_flag => spi_reg_in[0][11].ENA
data_flag => spi_reg_in[0][12].ENA
data_flag => spi_reg_in[0][13].ENA
data_flag => spi_reg_in[0][14].ENA
data_flag => spi_reg_in[0][15].ENA
data_flag => spi_reg_in[0][16].ENA
data_flag => spi_reg_in[0][17].ENA
data_flag => spi_reg_in[0][18].ENA
data_flag => spi_reg_in[0][19].ENA
data_flag => spi_reg_in[0][20].ENA
data_flag => spi_reg_in[0][21].ENA
data_flag => spi_reg_in[0][22].ENA
data_flag => spi_reg_in[0][23].ENA
data_flag => spi_reg_in[0][24].ENA
data_flag => spi_reg_in[0][25].ENA
data_flag => spi_reg_in[0][26].ENA
data_flag => spi_reg_in[0][27].ENA
data_flag => spi_reg_in[0][28].ENA
data_flag => spi_reg_in[0][29].ENA
data_flag => spi_reg_in[0][30].ENA
data_flag => spi_reg_in[0][31].ENA
data_flag => spi_reg_in[1][0].ENA
data_flag => spi_reg_in[1][1].ENA
data_flag => spi_reg_in[1][2].ENA
data_flag => spi_reg_in[1][3].ENA
data_flag => spi_reg_in[1][4].ENA
data_flag => spi_reg_in[1][5].ENA
data_flag => spi_reg_in[1][6].ENA
data_flag => spi_reg_in[1][7].ENA
data_flag => spi_reg_in[1][8].ENA
data_flag => spi_reg_in[1][9].ENA
data_flag => spi_reg_in[1][10].ENA
data_flag => spi_reg_in[1][11].ENA
data_flag => spi_reg_in[1][12].ENA
data_flag => spi_reg_in[1][13].ENA
data_flag => spi_reg_in[1][14].ENA
data_flag => spi_reg_in[1][15].ENA
data_flag => spi_reg_in[1][16].ENA
data_flag => spi_reg_in[1][17].ENA
data_flag => spi_reg_in[1][18].ENA
data_flag => spi_reg_in[1][19].ENA
data_flag => spi_reg_in[1][20].ENA
data_flag => spi_reg_in[1][21].ENA
data_flag => spi_reg_in[1][22].ENA
data_flag => spi_reg_in[1][23].ENA
data_flag => spi_reg_in[1][24].ENA
data_flag => spi_reg_in[1][25].ENA
data_flag => spi_reg_in[1][26].ENA
data_flag => spi_reg_in[1][27].ENA
data_flag => spi_reg_in[1][28].ENA
data_flag => spi_reg_in[1][29].ENA
data_flag => spi_reg_in[1][30].ENA
data_flag => spi_reg_in[1][31].ENA
data_flag => spi_reg_in[2][0].ENA
data_flag => spi_reg_in[2][1].ENA
data_flag => spi_reg_in[2][2].ENA
data_flag => spi_reg_in[2][3].ENA
data_flag => spi_reg_in[2][4].ENA
data_flag => spi_reg_in[2][5].ENA
data_flag => spi_reg_in[2][6].ENA
data_flag => spi_reg_in[2][7].ENA
data_flag => spi_reg_in[2][8].ENA
data_flag => spi_reg_in[2][9].ENA
data_flag => spi_reg_in[2][10].ENA
data_flag => spi_reg_in[2][11].ENA
data_flag => spi_reg_in[2][12].ENA
data_flag => spi_reg_in[2][13].ENA
data_flag => spi_reg_in[2][14].ENA
data_flag => spi_reg_in[2][15].ENA
data_flag => spi_reg_in[2][16].ENA
data_flag => spi_reg_in[2][17].ENA
data_flag => spi_reg_in[2][18].ENA
data_flag => spi_reg_in[2][19].ENA
data_flag => spi_reg_in[2][20].ENA
data_flag => spi_reg_in[2][21].ENA
data_flag => spi_reg_in[2][22].ENA
data_flag => spi_reg_in[2][23].ENA
data_flag => spi_reg_in[2][24].ENA
data_flag => spi_reg_in[2][25].ENA
data_flag => spi_reg_in[2][26].ENA
data_flag => spi_reg_in[2][27].ENA
data_flag => spi_reg_in[2][28].ENA
data_flag => spi_reg_in[2][29].ENA
data_flag => spi_reg_in[2][30].ENA
data_flag => spi_reg_in[2][31].ENA
data_flag => spi_reg_in[3][0].ENA
data_flag => spi_reg_in[3][1].ENA
data_flag => spi_reg_in[3][2].ENA
data_flag => spi_reg_in[3][3].ENA
data_flag => spi_reg_in[3][4].ENA
data_flag => spi_reg_in[3][5].ENA
data_flag => spi_reg_in[3][6].ENA
data_flag => spi_reg_in[3][7].ENA
data_flag => spi_reg_in[3][8].ENA
data_flag => spi_reg_in[3][9].ENA
data_flag => spi_reg_in[3][10].ENA
data_flag => spi_reg_in[3][11].ENA
data_flag => spi_reg_in[3][12].ENA
data_flag => spi_reg_in[3][13].ENA
data_flag => spi_reg_in[3][14].ENA
data_flag => spi_reg_in[3][15].ENA
data_flag => spi_reg_in[3][16].ENA
data_flag => spi_reg_in[3][17].ENA
data_flag => spi_reg_in[3][18].ENA
data_flag => spi_reg_in[3][19].ENA
data_flag => spi_reg_in[3][20].ENA
data_flag => spi_reg_in[3][21].ENA
data_flag => spi_reg_in[3][22].ENA
data_flag => spi_reg_in[3][23].ENA
data_flag => spi_reg_in[3][24].ENA
data_flag => spi_reg_in[3][25].ENA
data_flag => spi_reg_in[3][26].ENA
data_flag => spi_reg_in[3][27].ENA
data_flag => spi_reg_in[3][28].ENA
data_flag => spi_reg_in[3][29].ENA
data_flag => spi_reg_in[3][30].ENA
data_flag => spi_reg_in[3][31].ENA
data_flag => spi_reg_in[4][0].ENA
data_flag => spi_reg_in[4][1].ENA
data_flag => spi_reg_in[4][2].ENA
data_flag => spi_reg_in[4][3].ENA
data_flag => spi_reg_in[4][4].ENA
data_flag => spi_reg_in[4][5].ENA
data_flag => spi_reg_in[4][6].ENA
data_flag => spi_reg_in[4][7].ENA
data_flag => spi_reg_in[4][8].ENA
data_flag => spi_reg_in[4][9].ENA
data_flag => spi_reg_in[4][10].ENA
data_flag => spi_reg_in[4][11].ENA
data_flag => spi_reg_in[4][12].ENA
data_flag => spi_reg_in[4][13].ENA
data_flag => spi_reg_in[4][14].ENA
data_flag => spi_reg_in[4][15].ENA
data_flag => spi_reg_in[4][16].ENA
data_flag => spi_reg_in[4][17].ENA
data_flag => spi_reg_in[4][18].ENA
data_flag => spi_reg_in[4][19].ENA
data_flag => spi_reg_in[4][20].ENA
data_flag => spi_reg_in[4][21].ENA
data_flag => spi_reg_in[4][22].ENA
data_flag => spi_reg_in[4][23].ENA
data_flag => spi_reg_in[4][24].ENA
data_flag => spi_reg_in[4][25].ENA
data_flag => spi_reg_in[4][26].ENA
data_flag => spi_reg_in[4][27].ENA
data_flag => spi_reg_in[4][28].ENA
data_flag => spi_reg_in[4][29].ENA
data_flag => spi_reg_in[4][30].ENA
data_flag => spi_reg_in[4][31].ENA
data_flag => spi_reg_in[5][0].ENA
data_flag => spi_reg_in[5][1].ENA
data_flag => spi_reg_in[5][2].ENA
data_flag => spi_reg_in[5][3].ENA
data_flag => spi_reg_in[5][4].ENA
data_flag => spi_reg_in[5][5].ENA
data_flag => spi_reg_in[5][6].ENA
data_flag => spi_reg_in[5][7].ENA
data_flag => spi_reg_in[5][8].ENA
data_flag => spi_reg_in[5][9].ENA
data_flag => spi_reg_in[5][10].ENA
data_flag => spi_reg_in[5][11].ENA
data_flag => spi_reg_in[5][12].ENA
data_flag => spi_reg_in[5][13].ENA
data_flag => spi_reg_in[5][14].ENA
data_flag => spi_reg_in[5][15].ENA
data_flag => spi_reg_in[5][16].ENA
data_flag => spi_reg_in[5][17].ENA
data_flag => spi_reg_in[5][18].ENA
data_flag => spi_reg_in[5][19].ENA
data_flag => spi_reg_in[5][20].ENA
data_flag => spi_reg_in[5][21].ENA
data_flag => spi_reg_in[5][22].ENA
data_flag => spi_reg_in[5][23].ENA
data_flag => spi_reg_in[5][24].ENA
data_flag => spi_reg_in[5][25].ENA
data_flag => spi_reg_in[5][26].ENA
data_flag => spi_reg_in[5][27].ENA
data_flag => spi_reg_in[5][28].ENA
data_flag => spi_reg_in[5][29].ENA
data_flag => spi_reg_in[5][30].ENA
data_flag => spi_reg_in[5][31].ENA
data_flag => spi_reg_in[6][0].ENA
data_flag => spi_reg_in[6][1].ENA
data_flag => spi_reg_in[6][2].ENA
data_flag => spi_reg_in[6][3].ENA
data_flag => spi_reg_in[6][4].ENA
data_flag => spi_reg_in[6][5].ENA
data_flag => spi_reg_in[6][6].ENA
data_flag => spi_reg_in[6][7].ENA
data_flag => spi_reg_in[6][8].ENA
data_flag => spi_reg_in[6][9].ENA
data_flag => spi_reg_in[6][10].ENA
data_flag => spi_reg_in[6][11].ENA
data_flag => spi_reg_in[6][12].ENA
data_flag => spi_reg_in[6][13].ENA
data_flag => spi_reg_in[6][14].ENA
data_flag => spi_reg_in[6][15].ENA
data_flag => spi_reg_in[6][16].ENA
data_flag => spi_reg_in[6][17].ENA
data_flag => spi_reg_in[6][18].ENA
data_flag => spi_reg_in[6][19].ENA
data_flag => spi_reg_in[6][20].ENA
data_flag => spi_reg_in[6][21].ENA
data_flag => spi_reg_in[6][22].ENA
data_flag => spi_reg_in[6][23].ENA
data_flag => spi_reg_in[6][24].ENA
data_flag => spi_reg_in[6][25].ENA
data_flag => spi_reg_in[6][26].ENA
data_flag => spi_reg_in[6][27].ENA
data_flag => spi_reg_in[6][28].ENA
data_flag => spi_reg_in[6][29].ENA
data_flag => spi_reg_in[6][30].ENA
data_flag => spi_reg_in[6][31].ENA
data_flag => spi_reg_in[7][0].ENA
data_flag => spi_reg_in[7][1].ENA
data_flag => spi_reg_in[7][2].ENA
data_flag => spi_reg_in[7][3].ENA
data_flag => spi_reg_in[7][4].ENA
data_flag => spi_reg_in[7][5].ENA
data_flag => spi_reg_in[7][6].ENA
data_flag => spi_reg_in[7][7].ENA
data_flag => spi_reg_in[7][8].ENA
data_flag => spi_reg_in[7][9].ENA
data_flag => spi_reg_in[7][10].ENA
data_flag => spi_reg_in[7][11].ENA
data_flag => spi_reg_in[7][12].ENA
data_flag => spi_reg_in[7][13].ENA
data_flag => spi_reg_in[7][14].ENA
data_flag => spi_reg_in[7][15].ENA
data_flag => spi_reg_in[7][16].ENA
data_flag => spi_reg_in[7][17].ENA
data_flag => spi_reg_in[7][18].ENA
data_flag => spi_reg_in[7][19].ENA
data_flag => spi_reg_in[7][20].ENA
data_flag => spi_reg_in[7][21].ENA
data_flag => spi_reg_in[7][22].ENA
data_flag => spi_reg_in[7][23].ENA
data_flag => spi_reg_in[7][24].ENA
data_flag => spi_reg_in[7][25].ENA
data_flag => spi_reg_in[7][26].ENA
data_flag => spi_reg_in[7][27].ENA
data_flag => spi_reg_in[7][28].ENA
data_flag => spi_reg_in[7][29].ENA
data_flag => spi_reg_in[7][30].ENA
data_flag => spi_reg_in[7][31].ENA
data_flag => spi_reg_in[8][0].ENA
data_flag => spi_reg_in[8][1].ENA
data_flag => spi_reg_in[8][2].ENA
data_flag => spi_reg_in[8][3].ENA
data_flag => spi_reg_in[8][4].ENA
data_flag => spi_reg_in[8][5].ENA
data_flag => spi_reg_in[8][6].ENA
data_flag => spi_reg_in[8][7].ENA
data_flag => spi_reg_in[8][8].ENA
data_flag => spi_reg_in[8][9].ENA
data_flag => spi_reg_in[8][10].ENA
data_flag => spi_reg_in[8][11].ENA
data_flag => spi_reg_in[8][12].ENA
data_flag => spi_reg_in[8][13].ENA
data_flag => spi_reg_in[8][14].ENA
data_flag => spi_reg_in[8][15].ENA
data_flag => spi_reg_in[8][16].ENA
data_flag => spi_reg_in[8][17].ENA
data_flag => spi_reg_in[8][18].ENA
data_flag => spi_reg_in[8][19].ENA
data_flag => spi_reg_in[8][20].ENA
data_flag => spi_reg_in[8][21].ENA
data_flag => spi_reg_in[8][22].ENA
data_flag => spi_reg_in[8][23].ENA
data_flag => spi_reg_in[8][24].ENA
data_flag => spi_reg_in[8][25].ENA
data_flag => spi_reg_in[8][26].ENA
data_flag => spi_reg_in[8][27].ENA
data_flag => spi_reg_in[8][28].ENA
data_flag => spi_reg_in[8][29].ENA
data_flag => spi_reg_in[8][30].ENA
data_flag => spi_reg_in[8][31].ENA
data_flag => spi_reg_in[9][0].ENA
data_flag => spi_reg_in[9][1].ENA
data_flag => spi_reg_in[9][2].ENA
data_flag => spi_reg_in[9][3].ENA
data_flag => spi_reg_in[9][4].ENA
data_flag => spi_reg_in[9][5].ENA
data_flag => spi_reg_in[9][6].ENA
data_flag => spi_reg_in[9][7].ENA
data_flag => spi_reg_in[9][8].ENA
data_flag => spi_reg_in[9][9].ENA
data_flag => spi_reg_in[9][10].ENA
data_flag => spi_reg_in[9][11].ENA
data_flag => spi_reg_in[9][12].ENA
data_flag => spi_reg_in[9][13].ENA
data_flag => spi_reg_in[9][14].ENA
data_flag => spi_reg_in[9][15].ENA
data_flag => spi_reg_in[9][16].ENA
data_flag => spi_reg_in[9][17].ENA
data_flag => spi_reg_in[9][18].ENA
data_flag => spi_reg_in[9][19].ENA
data_flag => spi_reg_in[9][20].ENA
data_flag => spi_reg_in[9][21].ENA
data_flag => spi_reg_in[9][22].ENA
data_flag => spi_reg_in[9][23].ENA
data_flag => spi_reg_in[9][24].ENA
data_flag => spi_reg_in[9][25].ENA
data_flag => spi_reg_in[9][26].ENA
data_flag => spi_reg_in[9][27].ENA
data_flag => spi_reg_in[9][28].ENA
data_flag => spi_reg_in[9][29].ENA
data_flag => spi_reg_in[9][30].ENA
data_flag => spi_reg_in[9][31].ENA
data_flag => spi_reg_in[10][0].ENA
data_flag => spi_reg_in[10][1].ENA
data_flag => spi_reg_in[10][2].ENA
data_flag => spi_reg_in[10][3].ENA
data_flag => spi_reg_in[10][4].ENA
data_flag => spi_reg_in[10][5].ENA
data_flag => spi_reg_in[10][6].ENA
data_flag => spi_reg_in[10][7].ENA
data_flag => spi_reg_in[10][8].ENA
data_flag => spi_reg_in[10][9].ENA
data_flag => spi_reg_in[10][10].ENA
data_flag => spi_reg_in[10][11].ENA
data_flag => spi_reg_in[10][12].ENA
data_flag => spi_reg_in[10][13].ENA
data_flag => spi_reg_in[10][14].ENA
data_flag => spi_reg_in[10][15].ENA
data_flag => spi_reg_in[10][16].ENA
data_flag => spi_reg_in[10][17].ENA
data_flag => spi_reg_in[10][18].ENA
data_flag => spi_reg_in[10][19].ENA
data_flag => spi_reg_in[10][20].ENA
data_flag => spi_reg_in[10][21].ENA
data_flag => spi_reg_in[10][22].ENA
data_flag => spi_reg_in[10][23].ENA
data_flag => spi_reg_in[10][24].ENA
data_flag => spi_reg_in[10][25].ENA
data_flag => spi_reg_in[10][26].ENA
data_flag => spi_reg_in[10][27].ENA
data_flag => spi_reg_in[10][28].ENA
data_flag => spi_reg_in[10][29].ENA
data_flag => spi_reg_in[10][30].ENA
data_flag => spi_reg_in[10][31].ENA
data_flag => spi_reg_in[11][0].ENA
data_flag => spi_reg_in[11][1].ENA
data_flag => spi_reg_in[11][2].ENA
data_flag => spi_reg_in[11][3].ENA
data_flag => spi_reg_in[11][4].ENA
data_flag => spi_reg_in[11][5].ENA
data_flag => spi_reg_in[11][6].ENA
data_flag => spi_reg_in[11][7].ENA
data_flag => spi_reg_in[11][8].ENA
data_flag => spi_reg_in[11][9].ENA
data_flag => spi_reg_in[11][10].ENA
data_flag => spi_reg_in[11][11].ENA
data_flag => spi_reg_in[11][12].ENA
data_flag => spi_reg_in[11][13].ENA
data_flag => spi_reg_in[11][14].ENA
data_flag => spi_reg_in[11][15].ENA
data_flag => spi_reg_in[11][16].ENA
data_flag => spi_reg_in[11][17].ENA
data_flag => spi_reg_in[11][18].ENA
data_flag => spi_reg_in[11][19].ENA
data_flag => spi_reg_in[11][20].ENA
data_flag => spi_reg_in[11][21].ENA
data_flag => spi_reg_in[11][22].ENA
data_flag => spi_reg_in[11][23].ENA
data_flag => spi_reg_in[11][24].ENA
data_flag => spi_reg_in[11][25].ENA
data_flag => spi_reg_in[11][26].ENA
data_flag => spi_reg_in[11][27].ENA
data_flag => spi_reg_in[11][28].ENA
data_flag => spi_reg_in[11][29].ENA
data_flag => spi_reg_in[11][30].ENA
data_flag => spi_reg_in[11][31].ENA
data_flag => spi_reg_in[12][0].ENA
data_flag => spi_reg_in[12][1].ENA
data_flag => spi_reg_in[12][2].ENA
data_flag => spi_reg_in[12][3].ENA
data_flag => spi_reg_in[12][4].ENA
data_flag => spi_reg_in[12][5].ENA
data_flag => spi_reg_in[12][6].ENA
data_flag => spi_reg_in[12][7].ENA
data_flag => spi_reg_in[12][8].ENA
data_flag => spi_reg_in[12][9].ENA
data_flag => spi_reg_in[12][10].ENA
data_flag => spi_reg_in[12][11].ENA
data_flag => spi_reg_in[12][12].ENA
data_flag => spi_reg_in[12][13].ENA
data_flag => spi_reg_in[12][14].ENA
data_flag => spi_reg_in[12][15].ENA
data_flag => spi_reg_in[12][16].ENA
data_flag => spi_reg_in[12][17].ENA
data_flag => spi_reg_in[12][18].ENA
data_flag => spi_reg_in[12][19].ENA
data_flag => spi_reg_in[12][20].ENA
data_flag => spi_reg_in[12][21].ENA
data_flag => spi_reg_in[12][22].ENA
data_flag => spi_reg_in[12][23].ENA
data_flag => spi_reg_in[12][24].ENA
data_flag => spi_reg_in[12][25].ENA
data_flag => spi_reg_in[12][26].ENA
data_flag => spi_reg_in[12][27].ENA
data_flag => spi_reg_in[12][28].ENA
data_flag => spi_reg_in[12][29].ENA
data_flag => spi_reg_in[12][30].ENA
data_flag => spi_reg_in[12][31].ENA
data_flag => spi_reg_in[13][0].ENA
data_flag => spi_reg_in[13][1].ENA
data_flag => spi_reg_in[13][2].ENA
data_flag => spi_reg_in[13][3].ENA
data_flag => spi_reg_in[13][4].ENA
data_flag => spi_reg_in[13][5].ENA
data_flag => spi_reg_in[13][6].ENA
data_flag => spi_reg_in[13][7].ENA
data_flag => spi_reg_in[13][8].ENA
data_flag => spi_reg_in[13][9].ENA
data_flag => spi_reg_in[13][10].ENA
data_flag => spi_reg_in[13][11].ENA
data_flag => spi_reg_in[13][12].ENA
data_flag => spi_reg_in[13][13].ENA
data_flag => spi_reg_in[13][14].ENA
data_flag => spi_reg_in[13][15].ENA
data_flag => spi_reg_in[13][16].ENA
data_flag => spi_reg_in[13][17].ENA
data_flag => spi_reg_in[13][18].ENA
data_flag => spi_reg_in[13][19].ENA
data_flag => spi_reg_in[13][20].ENA
data_flag => spi_reg_in[13][21].ENA
data_flag => spi_reg_in[13][22].ENA
data_flag => spi_reg_in[13][23].ENA
data_flag => spi_reg_in[13][24].ENA
data_flag => spi_reg_in[13][25].ENA
data_flag => spi_reg_in[13][26].ENA
data_flag => spi_reg_in[13][27].ENA
data_flag => spi_reg_in[13][28].ENA
data_flag => spi_reg_in[13][29].ENA
data_flag => spi_reg_in[13][30].ENA
data_flag => spi_reg_in[13][31].ENA
data_flag => spi_reg_in[14][0].ENA
data_flag => spi_reg_in[14][1].ENA
data_flag => spi_reg_in[14][2].ENA
data_flag => spi_reg_in[14][3].ENA
data_flag => spi_reg_in[14][4].ENA
data_flag => spi_reg_in[14][5].ENA
data_flag => spi_reg_in[14][6].ENA
data_flag => spi_reg_in[14][7].ENA
data_flag => spi_reg_in[14][8].ENA
data_flag => spi_reg_in[14][9].ENA
data_flag => spi_reg_in[14][10].ENA
data_flag => spi_reg_in[14][11].ENA
data_flag => spi_reg_in[14][12].ENA
data_flag => spi_reg_in[14][13].ENA
data_flag => spi_reg_in[14][14].ENA
data_flag => spi_reg_in[14][15].ENA
data_flag => spi_reg_in[14][16].ENA
data_flag => spi_reg_in[14][17].ENA
data_flag => spi_reg_in[14][18].ENA
data_flag => spi_reg_in[14][19].ENA
data_flag => spi_reg_in[14][20].ENA
data_flag => spi_reg_in[14][21].ENA
data_flag => spi_reg_in[14][22].ENA
data_flag => spi_reg_in[14][23].ENA
data_flag => spi_reg_in[14][24].ENA
data_flag => spi_reg_in[14][25].ENA
data_flag => spi_reg_in[14][26].ENA
data_flag => spi_reg_in[14][27].ENA
data_flag => spi_reg_in[14][28].ENA
data_flag => spi_reg_in[14][29].ENA
data_flag => spi_reg_in[14][30].ENA
data_flag => spi_reg_in[14][31].ENA
data_flag => spi_reg_in[15][0].ENA
data_flag => spi_reg_in[15][1].ENA
data_flag => spi_reg_in[15][2].ENA
data_flag => spi_reg_in[15][3].ENA
data_flag => spi_reg_in[15][4].ENA
data_flag => spi_reg_in[15][5].ENA
data_flag => spi_reg_in[15][6].ENA
data_flag => spi_reg_in[15][7].ENA
data_flag => spi_reg_in[15][8].ENA
data_flag => spi_reg_in[15][9].ENA
data_flag => spi_reg_in[15][10].ENA
data_flag => spi_reg_in[15][11].ENA
data_flag => spi_reg_in[15][12].ENA
data_flag => spi_reg_in[15][13].ENA
data_flag => spi_reg_in[15][14].ENA
data_flag => spi_reg_in[15][15].ENA
data_flag => spi_reg_in[15][16].ENA
data_flag => spi_reg_in[15][17].ENA
data_flag => spi_reg_in[15][18].ENA
data_flag => spi_reg_in[15][19].ENA
data_flag => spi_reg_in[15][20].ENA
data_flag => spi_reg_in[15][21].ENA
data_flag => spi_reg_in[15][22].ENA
data_flag => spi_reg_in[15][23].ENA
data_flag => spi_reg_in[15][24].ENA
data_flag => spi_reg_in[15][25].ENA
data_flag => spi_reg_in[15][26].ENA
data_flag => spi_reg_in[15][27].ENA
data_flag => spi_reg_in[15][28].ENA
data_flag => spi_reg_in[15][29].ENA
data_flag => spi_reg_in[15][30].ENA
data_flag => spi_reg_in[15][31].ENA
cmd_flag => addr_reg[0].ENA
cmd_flag => addr_reg[1].ENA
cmd_flag => addr_reg[2].ENA
cmd_flag => addr_reg[3].ENA
dcmd[0] => addr_reg[0].DATAIN
dcmd[1] => addr_reg[1].DATAIN
dcmd[2] => addr_reg[2].DATAIN
dcmd[3] => addr_reg[3].DATAIN
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[0] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[1] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[2] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[3] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[4] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[5] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[6] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[7] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[8] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[9] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[10] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[11] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[12] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[13] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[14] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[15] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[16] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[17] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[18] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[19] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[20] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[21] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[22] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[23] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[24] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[25] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[26] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[27] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[28] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[29] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[30] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
din[31] => spi_reg_in.DATAB
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_0[0] => Mux31.IN15
write_reg_0[1] => Mux30.IN15
write_reg_0[2] => Mux29.IN15
write_reg_0[3] => Mux28.IN15
write_reg_0[4] => Mux27.IN15
write_reg_0[5] => Mux26.IN15
write_reg_0[6] => Mux25.IN15
write_reg_0[7] => Mux24.IN15
write_reg_0[8] => Mux23.IN15
write_reg_0[9] => Mux22.IN15
write_reg_0[10] => Mux21.IN15
write_reg_0[11] => Mux20.IN15
write_reg_0[12] => Mux19.IN15
write_reg_0[13] => Mux18.IN15
write_reg_0[14] => Mux17.IN15
write_reg_0[15] => Mux16.IN15
write_reg_0[16] => Mux15.IN15
write_reg_0[17] => Mux14.IN15
write_reg_0[18] => Mux13.IN15
write_reg_0[19] => Mux12.IN15
write_reg_0[20] => Mux11.IN15
write_reg_0[21] => Mux10.IN15
write_reg_0[22] => Mux9.IN15
write_reg_0[23] => Mux8.IN15
write_reg_0[24] => Mux7.IN15
write_reg_0[25] => Mux6.IN15
write_reg_0[26] => Mux5.IN15
write_reg_0[27] => Mux4.IN15
write_reg_0[28] => Mux3.IN15
write_reg_0[29] => Mux2.IN15
write_reg_0[30] => Mux1.IN15
write_reg_0[31] => Mux0.IN15
write_reg_1[0] => Mux31.IN14
write_reg_1[1] => Mux30.IN14
write_reg_1[2] => Mux29.IN14
write_reg_1[3] => Mux28.IN14
write_reg_1[4] => Mux27.IN14
write_reg_1[5] => Mux26.IN14
write_reg_1[6] => Mux25.IN14
write_reg_1[7] => Mux24.IN14
write_reg_1[8] => Mux23.IN14
write_reg_1[9] => Mux22.IN14
write_reg_1[10] => Mux21.IN14
write_reg_1[11] => Mux20.IN14
write_reg_1[12] => Mux19.IN14
write_reg_1[13] => Mux18.IN14
write_reg_1[14] => Mux17.IN14
write_reg_1[15] => Mux16.IN14
write_reg_1[16] => Mux15.IN14
write_reg_1[17] => Mux14.IN14
write_reg_1[18] => Mux13.IN14
write_reg_1[19] => Mux12.IN14
write_reg_1[20] => Mux11.IN14
write_reg_1[21] => Mux10.IN14
write_reg_1[22] => Mux9.IN14
write_reg_1[23] => Mux8.IN14
write_reg_1[24] => Mux7.IN14
write_reg_1[25] => Mux6.IN14
write_reg_1[26] => Mux5.IN14
write_reg_1[27] => Mux4.IN14
write_reg_1[28] => Mux3.IN14
write_reg_1[29] => Mux2.IN14
write_reg_1[30] => Mux1.IN14
write_reg_1[31] => Mux0.IN14
write_reg_2[0] => Mux31.IN13
write_reg_2[1] => Mux30.IN13
write_reg_2[2] => Mux29.IN13
write_reg_2[3] => Mux28.IN13
write_reg_2[4] => Mux27.IN13
write_reg_2[5] => Mux26.IN13
write_reg_2[6] => Mux25.IN13
write_reg_2[7] => Mux24.IN13
write_reg_2[8] => Mux23.IN13
write_reg_2[9] => Mux22.IN13
write_reg_2[10] => Mux21.IN13
write_reg_2[11] => Mux20.IN13
write_reg_2[12] => Mux19.IN13
write_reg_2[13] => Mux18.IN13
write_reg_2[14] => Mux17.IN13
write_reg_2[15] => Mux16.IN13
write_reg_2[16] => Mux15.IN13
write_reg_2[17] => Mux14.IN13
write_reg_2[18] => Mux13.IN13
write_reg_2[19] => Mux12.IN13
write_reg_2[20] => Mux11.IN13
write_reg_2[21] => Mux10.IN13
write_reg_2[22] => Mux9.IN13
write_reg_2[23] => Mux8.IN13
write_reg_2[24] => Mux7.IN13
write_reg_2[25] => Mux6.IN13
write_reg_2[26] => Mux5.IN13
write_reg_2[27] => Mux4.IN13
write_reg_2[28] => Mux3.IN13
write_reg_2[29] => Mux2.IN13
write_reg_2[30] => Mux1.IN13
write_reg_2[31] => Mux0.IN13
write_reg_3[0] => Mux31.IN12
write_reg_3[1] => Mux30.IN12
write_reg_3[2] => Mux29.IN12
write_reg_3[3] => Mux28.IN12
write_reg_3[4] => Mux27.IN12
write_reg_3[5] => Mux26.IN12
write_reg_3[6] => Mux25.IN12
write_reg_3[7] => Mux24.IN12
write_reg_3[8] => Mux23.IN12
write_reg_3[9] => Mux22.IN12
write_reg_3[10] => Mux21.IN12
write_reg_3[11] => Mux20.IN12
write_reg_3[12] => Mux19.IN12
write_reg_3[13] => Mux18.IN12
write_reg_3[14] => Mux17.IN12
write_reg_3[15] => Mux16.IN12
write_reg_3[16] => Mux15.IN12
write_reg_3[17] => Mux14.IN12
write_reg_3[18] => Mux13.IN12
write_reg_3[19] => Mux12.IN12
write_reg_3[20] => Mux11.IN12
write_reg_3[21] => Mux10.IN12
write_reg_3[22] => Mux9.IN12
write_reg_3[23] => Mux8.IN12
write_reg_3[24] => Mux7.IN12
write_reg_3[25] => Mux6.IN12
write_reg_3[26] => Mux5.IN12
write_reg_3[27] => Mux4.IN12
write_reg_3[28] => Mux3.IN12
write_reg_3[29] => Mux2.IN12
write_reg_3[30] => Mux1.IN12
write_reg_3[31] => Mux0.IN12
write_reg_4[0] => Mux31.IN11
write_reg_4[1] => Mux30.IN11
write_reg_4[2] => Mux29.IN11
write_reg_4[3] => Mux28.IN11
write_reg_4[4] => Mux27.IN11
write_reg_4[5] => Mux26.IN11
write_reg_4[6] => Mux25.IN11
write_reg_4[7] => Mux24.IN11
write_reg_4[8] => Mux23.IN11
write_reg_4[9] => Mux22.IN11
write_reg_4[10] => Mux21.IN11
write_reg_4[11] => Mux20.IN11
write_reg_4[12] => Mux19.IN11
write_reg_4[13] => Mux18.IN11
write_reg_4[14] => Mux17.IN11
write_reg_4[15] => Mux16.IN11
write_reg_4[16] => Mux15.IN11
write_reg_4[17] => Mux14.IN11
write_reg_4[18] => Mux13.IN11
write_reg_4[19] => Mux12.IN11
write_reg_4[20] => Mux11.IN11
write_reg_4[21] => Mux10.IN11
write_reg_4[22] => Mux9.IN11
write_reg_4[23] => Mux8.IN11
write_reg_4[24] => Mux7.IN11
write_reg_4[25] => Mux6.IN11
write_reg_4[26] => Mux5.IN11
write_reg_4[27] => Mux4.IN11
write_reg_4[28] => Mux3.IN11
write_reg_4[29] => Mux2.IN11
write_reg_4[30] => Mux1.IN11
write_reg_4[31] => Mux0.IN11
write_reg_5[0] => Mux31.IN10
write_reg_5[1] => Mux30.IN10
write_reg_5[2] => Mux29.IN10
write_reg_5[3] => Mux28.IN10
write_reg_5[4] => Mux27.IN10
write_reg_5[5] => Mux26.IN10
write_reg_5[6] => Mux25.IN10
write_reg_5[7] => Mux24.IN10
write_reg_5[8] => Mux23.IN10
write_reg_5[9] => Mux22.IN10
write_reg_5[10] => Mux21.IN10
write_reg_5[11] => Mux20.IN10
write_reg_5[12] => Mux19.IN10
write_reg_5[13] => Mux18.IN10
write_reg_5[14] => Mux17.IN10
write_reg_5[15] => Mux16.IN10
write_reg_5[16] => Mux15.IN10
write_reg_5[17] => Mux14.IN10
write_reg_5[18] => Mux13.IN10
write_reg_5[19] => Mux12.IN10
write_reg_5[20] => Mux11.IN10
write_reg_5[21] => Mux10.IN10
write_reg_5[22] => Mux9.IN10
write_reg_5[23] => Mux8.IN10
write_reg_5[24] => Mux7.IN10
write_reg_5[25] => Mux6.IN10
write_reg_5[26] => Mux5.IN10
write_reg_5[27] => Mux4.IN10
write_reg_5[28] => Mux3.IN10
write_reg_5[29] => Mux2.IN10
write_reg_5[30] => Mux1.IN10
write_reg_5[31] => Mux0.IN10
write_reg_6[0] => Mux31.IN9
write_reg_6[1] => Mux30.IN9
write_reg_6[2] => Mux29.IN9
write_reg_6[3] => Mux28.IN9
write_reg_6[4] => Mux27.IN9
write_reg_6[5] => Mux26.IN9
write_reg_6[6] => Mux25.IN9
write_reg_6[7] => Mux24.IN9
write_reg_6[8] => Mux23.IN9
write_reg_6[9] => Mux22.IN9
write_reg_6[10] => Mux21.IN9
write_reg_6[11] => Mux20.IN9
write_reg_6[12] => Mux19.IN9
write_reg_6[13] => Mux18.IN9
write_reg_6[14] => Mux17.IN9
write_reg_6[15] => Mux16.IN9
write_reg_6[16] => Mux15.IN9
write_reg_6[17] => Mux14.IN9
write_reg_6[18] => Mux13.IN9
write_reg_6[19] => Mux12.IN9
write_reg_6[20] => Mux11.IN9
write_reg_6[21] => Mux10.IN9
write_reg_6[22] => Mux9.IN9
write_reg_6[23] => Mux8.IN9
write_reg_6[24] => Mux7.IN9
write_reg_6[25] => Mux6.IN9
write_reg_6[26] => Mux5.IN9
write_reg_6[27] => Mux4.IN9
write_reg_6[28] => Mux3.IN9
write_reg_6[29] => Mux2.IN9
write_reg_6[30] => Mux1.IN9
write_reg_6[31] => Mux0.IN9
write_reg_7[0] => Mux31.IN8
write_reg_7[1] => Mux30.IN8
write_reg_7[2] => Mux29.IN8
write_reg_7[3] => Mux28.IN8
write_reg_7[4] => Mux27.IN8
write_reg_7[5] => Mux26.IN8
write_reg_7[6] => Mux25.IN8
write_reg_7[7] => Mux24.IN8
write_reg_7[8] => Mux23.IN8
write_reg_7[9] => Mux22.IN8
write_reg_7[10] => Mux21.IN8
write_reg_7[11] => Mux20.IN8
write_reg_7[12] => Mux19.IN8
write_reg_7[13] => Mux18.IN8
write_reg_7[14] => Mux17.IN8
write_reg_7[15] => Mux16.IN8
write_reg_7[16] => Mux15.IN8
write_reg_7[17] => Mux14.IN8
write_reg_7[18] => Mux13.IN8
write_reg_7[19] => Mux12.IN8
write_reg_7[20] => Mux11.IN8
write_reg_7[21] => Mux10.IN8
write_reg_7[22] => Mux9.IN8
write_reg_7[23] => Mux8.IN8
write_reg_7[24] => Mux7.IN8
write_reg_7[25] => Mux6.IN8
write_reg_7[26] => Mux5.IN8
write_reg_7[27] => Mux4.IN8
write_reg_7[28] => Mux3.IN8
write_reg_7[29] => Mux2.IN8
write_reg_7[30] => Mux1.IN8
write_reg_7[31] => Mux0.IN8
write_reg_8[0] => Mux31.IN7
write_reg_8[1] => Mux30.IN7
write_reg_8[2] => Mux29.IN7
write_reg_8[3] => Mux28.IN7
write_reg_8[4] => Mux27.IN7
write_reg_8[5] => Mux26.IN7
write_reg_8[6] => Mux25.IN7
write_reg_8[7] => Mux24.IN7
write_reg_8[8] => Mux23.IN7
write_reg_8[9] => Mux22.IN7
write_reg_8[10] => Mux21.IN7
write_reg_8[11] => Mux20.IN7
write_reg_8[12] => Mux19.IN7
write_reg_8[13] => Mux18.IN7
write_reg_8[14] => Mux17.IN7
write_reg_8[15] => Mux16.IN7
write_reg_8[16] => Mux15.IN7
write_reg_8[17] => Mux14.IN7
write_reg_8[18] => Mux13.IN7
write_reg_8[19] => Mux12.IN7
write_reg_8[20] => Mux11.IN7
write_reg_8[21] => Mux10.IN7
write_reg_8[22] => Mux9.IN7
write_reg_8[23] => Mux8.IN7
write_reg_8[24] => Mux7.IN7
write_reg_8[25] => Mux6.IN7
write_reg_8[26] => Mux5.IN7
write_reg_8[27] => Mux4.IN7
write_reg_8[28] => Mux3.IN7
write_reg_8[29] => Mux2.IN7
write_reg_8[30] => Mux1.IN7
write_reg_8[31] => Mux0.IN7
write_reg_9[0] => Mux31.IN6
write_reg_9[1] => Mux30.IN6
write_reg_9[2] => Mux29.IN6
write_reg_9[3] => Mux28.IN6
write_reg_9[4] => Mux27.IN6
write_reg_9[5] => Mux26.IN6
write_reg_9[6] => Mux25.IN6
write_reg_9[7] => Mux24.IN6
write_reg_9[8] => Mux23.IN6
write_reg_9[9] => Mux22.IN6
write_reg_9[10] => Mux21.IN6
write_reg_9[11] => Mux20.IN6
write_reg_9[12] => Mux19.IN6
write_reg_9[13] => Mux18.IN6
write_reg_9[14] => Mux17.IN6
write_reg_9[15] => Mux16.IN6
write_reg_9[16] => Mux15.IN6
write_reg_9[17] => Mux14.IN6
write_reg_9[18] => Mux13.IN6
write_reg_9[19] => Mux12.IN6
write_reg_9[20] => Mux11.IN6
write_reg_9[21] => Mux10.IN6
write_reg_9[22] => Mux9.IN6
write_reg_9[23] => Mux8.IN6
write_reg_9[24] => Mux7.IN6
write_reg_9[25] => Mux6.IN6
write_reg_9[26] => Mux5.IN6
write_reg_9[27] => Mux4.IN6
write_reg_9[28] => Mux3.IN6
write_reg_9[29] => Mux2.IN6
write_reg_9[30] => Mux1.IN6
write_reg_9[31] => Mux0.IN6
write_reg_10[0] => Mux31.IN5
write_reg_10[1] => Mux30.IN5
write_reg_10[2] => Mux29.IN5
write_reg_10[3] => Mux28.IN5
write_reg_10[4] => Mux27.IN5
write_reg_10[5] => Mux26.IN5
write_reg_10[6] => Mux25.IN5
write_reg_10[7] => Mux24.IN5
write_reg_10[8] => Mux23.IN5
write_reg_10[9] => Mux22.IN5
write_reg_10[10] => Mux21.IN5
write_reg_10[11] => Mux20.IN5
write_reg_10[12] => Mux19.IN5
write_reg_10[13] => Mux18.IN5
write_reg_10[14] => Mux17.IN5
write_reg_10[15] => Mux16.IN5
write_reg_10[16] => Mux15.IN5
write_reg_10[17] => Mux14.IN5
write_reg_10[18] => Mux13.IN5
write_reg_10[19] => Mux12.IN5
write_reg_10[20] => Mux11.IN5
write_reg_10[21] => Mux10.IN5
write_reg_10[22] => Mux9.IN5
write_reg_10[23] => Mux8.IN5
write_reg_10[24] => Mux7.IN5
write_reg_10[25] => Mux6.IN5
write_reg_10[26] => Mux5.IN5
write_reg_10[27] => Mux4.IN5
write_reg_10[28] => Mux3.IN5
write_reg_10[29] => Mux2.IN5
write_reg_10[30] => Mux1.IN5
write_reg_10[31] => Mux0.IN5
write_reg_11[0] => Mux31.IN4
write_reg_11[1] => Mux30.IN4
write_reg_11[2] => Mux29.IN4
write_reg_11[3] => Mux28.IN4
write_reg_11[4] => Mux27.IN4
write_reg_11[5] => Mux26.IN4
write_reg_11[6] => Mux25.IN4
write_reg_11[7] => Mux24.IN4
write_reg_11[8] => Mux23.IN4
write_reg_11[9] => Mux22.IN4
write_reg_11[10] => Mux21.IN4
write_reg_11[11] => Mux20.IN4
write_reg_11[12] => Mux19.IN4
write_reg_11[13] => Mux18.IN4
write_reg_11[14] => Mux17.IN4
write_reg_11[15] => Mux16.IN4
write_reg_11[16] => Mux15.IN4
write_reg_11[17] => Mux14.IN4
write_reg_11[18] => Mux13.IN4
write_reg_11[19] => Mux12.IN4
write_reg_11[20] => Mux11.IN4
write_reg_11[21] => Mux10.IN4
write_reg_11[22] => Mux9.IN4
write_reg_11[23] => Mux8.IN4
write_reg_11[24] => Mux7.IN4
write_reg_11[25] => Mux6.IN4
write_reg_11[26] => Mux5.IN4
write_reg_11[27] => Mux4.IN4
write_reg_11[28] => Mux3.IN4
write_reg_11[29] => Mux2.IN4
write_reg_11[30] => Mux1.IN4
write_reg_11[31] => Mux0.IN4
write_reg_12[0] => Mux31.IN3
write_reg_12[1] => Mux30.IN3
write_reg_12[2] => Mux29.IN3
write_reg_12[3] => Mux28.IN3
write_reg_12[4] => Mux27.IN3
write_reg_12[5] => Mux26.IN3
write_reg_12[6] => Mux25.IN3
write_reg_12[7] => Mux24.IN3
write_reg_12[8] => Mux23.IN3
write_reg_12[9] => Mux22.IN3
write_reg_12[10] => Mux21.IN3
write_reg_12[11] => Mux20.IN3
write_reg_12[12] => Mux19.IN3
write_reg_12[13] => Mux18.IN3
write_reg_12[14] => Mux17.IN3
write_reg_12[15] => Mux16.IN3
write_reg_12[16] => Mux15.IN3
write_reg_12[17] => Mux14.IN3
write_reg_12[18] => Mux13.IN3
write_reg_12[19] => Mux12.IN3
write_reg_12[20] => Mux11.IN3
write_reg_12[21] => Mux10.IN3
write_reg_12[22] => Mux9.IN3
write_reg_12[23] => Mux8.IN3
write_reg_12[24] => Mux7.IN3
write_reg_12[25] => Mux6.IN3
write_reg_12[26] => Mux5.IN3
write_reg_12[27] => Mux4.IN3
write_reg_12[28] => Mux3.IN3
write_reg_12[29] => Mux2.IN3
write_reg_12[30] => Mux1.IN3
write_reg_12[31] => Mux0.IN3
write_reg_13[0] => Mux31.IN2
write_reg_13[1] => Mux30.IN2
write_reg_13[2] => Mux29.IN2
write_reg_13[3] => Mux28.IN2
write_reg_13[4] => Mux27.IN2
write_reg_13[5] => Mux26.IN2
write_reg_13[6] => Mux25.IN2
write_reg_13[7] => Mux24.IN2
write_reg_13[8] => Mux23.IN2
write_reg_13[9] => Mux22.IN2
write_reg_13[10] => Mux21.IN2
write_reg_13[11] => Mux20.IN2
write_reg_13[12] => Mux19.IN2
write_reg_13[13] => Mux18.IN2
write_reg_13[14] => Mux17.IN2
write_reg_13[15] => Mux16.IN2
write_reg_13[16] => Mux15.IN2
write_reg_13[17] => Mux14.IN2
write_reg_13[18] => Mux13.IN2
write_reg_13[19] => Mux12.IN2
write_reg_13[20] => Mux11.IN2
write_reg_13[21] => Mux10.IN2
write_reg_13[22] => Mux9.IN2
write_reg_13[23] => Mux8.IN2
write_reg_13[24] => Mux7.IN2
write_reg_13[25] => Mux6.IN2
write_reg_13[26] => Mux5.IN2
write_reg_13[27] => Mux4.IN2
write_reg_13[28] => Mux3.IN2
write_reg_13[29] => Mux2.IN2
write_reg_13[30] => Mux1.IN2
write_reg_13[31] => Mux0.IN2
write_reg_14[0] => Mux31.IN1
write_reg_14[1] => Mux30.IN1
write_reg_14[2] => Mux29.IN1
write_reg_14[3] => Mux28.IN1
write_reg_14[4] => Mux27.IN1
write_reg_14[5] => Mux26.IN1
write_reg_14[6] => Mux25.IN1
write_reg_14[7] => Mux24.IN1
write_reg_14[8] => Mux23.IN1
write_reg_14[9] => Mux22.IN1
write_reg_14[10] => Mux21.IN1
write_reg_14[11] => Mux20.IN1
write_reg_14[12] => Mux19.IN1
write_reg_14[13] => Mux18.IN1
write_reg_14[14] => Mux17.IN1
write_reg_14[15] => Mux16.IN1
write_reg_14[16] => Mux15.IN1
write_reg_14[17] => Mux14.IN1
write_reg_14[18] => Mux13.IN1
write_reg_14[19] => Mux12.IN1
write_reg_14[20] => Mux11.IN1
write_reg_14[21] => Mux10.IN1
write_reg_14[22] => Mux9.IN1
write_reg_14[23] => Mux8.IN1
write_reg_14[24] => Mux7.IN1
write_reg_14[25] => Mux6.IN1
write_reg_14[26] => Mux5.IN1
write_reg_14[27] => Mux4.IN1
write_reg_14[28] => Mux3.IN1
write_reg_14[29] => Mux2.IN1
write_reg_14[30] => Mux1.IN1
write_reg_14[31] => Mux0.IN1
write_reg_15[0] => Mux31.IN0
write_reg_15[1] => Mux30.IN0
write_reg_15[2] => Mux29.IN0
write_reg_15[3] => Mux28.IN0
write_reg_15[4] => Mux27.IN0
write_reg_15[5] => Mux26.IN0
write_reg_15[6] => Mux25.IN0
write_reg_15[7] => Mux24.IN0
write_reg_15[8] => Mux23.IN0
write_reg_15[9] => Mux22.IN0
write_reg_15[10] => Mux21.IN0
write_reg_15[11] => Mux20.IN0
write_reg_15[12] => Mux19.IN0
write_reg_15[13] => Mux18.IN0
write_reg_15[14] => Mux17.IN0
write_reg_15[15] => Mux16.IN0
write_reg_15[16] => Mux15.IN0
write_reg_15[17] => Mux14.IN0
write_reg_15[18] => Mux13.IN0
write_reg_15[19] => Mux12.IN0
write_reg_15[20] => Mux11.IN0
write_reg_15[21] => Mux10.IN0
write_reg_15[22] => Mux9.IN0
write_reg_15[23] => Mux8.IN0
write_reg_15[24] => Mux7.IN0
write_reg_15[25] => Mux6.IN0
write_reg_15[26] => Mux5.IN0
write_reg_15[27] => Mux4.IN0
write_reg_15[28] => Mux3.IN0
write_reg_15[29] => Mux2.IN0
write_reg_15[30] => Mux1.IN0
write_reg_15[31] => Mux0.IN0
read_reg_0[0] <= spi_reg_in[0][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[1] <= spi_reg_in[0][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[2] <= spi_reg_in[0][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[3] <= spi_reg_in[0][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[4] <= spi_reg_in[0][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[5] <= spi_reg_in[0][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[6] <= spi_reg_in[0][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[7] <= spi_reg_in[0][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[8] <= spi_reg_in[0][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[9] <= spi_reg_in[0][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[10] <= spi_reg_in[0][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[11] <= spi_reg_in[0][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[12] <= spi_reg_in[0][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[13] <= spi_reg_in[0][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[14] <= spi_reg_in[0][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[15] <= spi_reg_in[0][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[16] <= spi_reg_in[0][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[17] <= spi_reg_in[0][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[18] <= spi_reg_in[0][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[19] <= spi_reg_in[0][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[20] <= spi_reg_in[0][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[21] <= spi_reg_in[0][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[22] <= spi_reg_in[0][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[23] <= spi_reg_in[0][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[24] <= spi_reg_in[0][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[25] <= spi_reg_in[0][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[26] <= spi_reg_in[0][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[27] <= spi_reg_in[0][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[28] <= spi_reg_in[0][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[29] <= spi_reg_in[0][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[30] <= spi_reg_in[0][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_0[31] <= spi_reg_in[0][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[0] <= spi_reg_in[1][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[1] <= spi_reg_in[1][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[2] <= spi_reg_in[1][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[3] <= spi_reg_in[1][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[4] <= spi_reg_in[1][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[5] <= spi_reg_in[1][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[6] <= spi_reg_in[1][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[7] <= spi_reg_in[1][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[8] <= spi_reg_in[1][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[9] <= spi_reg_in[1][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[10] <= spi_reg_in[1][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[11] <= spi_reg_in[1][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[12] <= spi_reg_in[1][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[13] <= spi_reg_in[1][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[14] <= spi_reg_in[1][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[15] <= spi_reg_in[1][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[16] <= spi_reg_in[1][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[17] <= spi_reg_in[1][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[18] <= spi_reg_in[1][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[19] <= spi_reg_in[1][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[20] <= spi_reg_in[1][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[21] <= spi_reg_in[1][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[22] <= spi_reg_in[1][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[23] <= spi_reg_in[1][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[24] <= spi_reg_in[1][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[25] <= spi_reg_in[1][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[26] <= spi_reg_in[1][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[27] <= spi_reg_in[1][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[28] <= spi_reg_in[1][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[29] <= spi_reg_in[1][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[30] <= spi_reg_in[1][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_1[31] <= spi_reg_in[1][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[0] <= spi_reg_in[2][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[1] <= spi_reg_in[2][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[2] <= spi_reg_in[2][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[3] <= spi_reg_in[2][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[4] <= spi_reg_in[2][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[5] <= spi_reg_in[2][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[6] <= spi_reg_in[2][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[7] <= spi_reg_in[2][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[8] <= spi_reg_in[2][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[9] <= spi_reg_in[2][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[10] <= spi_reg_in[2][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[11] <= spi_reg_in[2][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[12] <= spi_reg_in[2][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[13] <= spi_reg_in[2][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[14] <= spi_reg_in[2][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[15] <= spi_reg_in[2][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[16] <= spi_reg_in[2][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[17] <= spi_reg_in[2][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[18] <= spi_reg_in[2][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[19] <= spi_reg_in[2][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[20] <= spi_reg_in[2][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[21] <= spi_reg_in[2][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[22] <= spi_reg_in[2][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[23] <= spi_reg_in[2][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[24] <= spi_reg_in[2][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[25] <= spi_reg_in[2][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[26] <= spi_reg_in[2][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[27] <= spi_reg_in[2][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[28] <= spi_reg_in[2][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[29] <= spi_reg_in[2][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[30] <= spi_reg_in[2][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_2[31] <= spi_reg_in[2][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[0] <= spi_reg_in[3][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[1] <= spi_reg_in[3][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[2] <= spi_reg_in[3][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[3] <= spi_reg_in[3][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[4] <= spi_reg_in[3][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[5] <= spi_reg_in[3][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[6] <= spi_reg_in[3][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[7] <= spi_reg_in[3][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[8] <= spi_reg_in[3][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[9] <= spi_reg_in[3][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[10] <= spi_reg_in[3][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[11] <= spi_reg_in[3][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[12] <= spi_reg_in[3][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[13] <= spi_reg_in[3][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[14] <= spi_reg_in[3][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[15] <= spi_reg_in[3][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[16] <= spi_reg_in[3][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[17] <= spi_reg_in[3][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[18] <= spi_reg_in[3][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[19] <= spi_reg_in[3][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[20] <= spi_reg_in[3][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[21] <= spi_reg_in[3][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[22] <= spi_reg_in[3][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[23] <= spi_reg_in[3][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[24] <= spi_reg_in[3][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[25] <= spi_reg_in[3][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[26] <= spi_reg_in[3][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[27] <= spi_reg_in[3][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[28] <= spi_reg_in[3][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[29] <= spi_reg_in[3][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[30] <= spi_reg_in[3][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_3[31] <= spi_reg_in[3][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[0] <= spi_reg_in[4][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[1] <= spi_reg_in[4][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[2] <= spi_reg_in[4][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[3] <= spi_reg_in[4][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[4] <= spi_reg_in[4][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[5] <= spi_reg_in[4][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[6] <= spi_reg_in[4][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[7] <= spi_reg_in[4][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[8] <= spi_reg_in[4][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[9] <= spi_reg_in[4][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[10] <= spi_reg_in[4][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[11] <= spi_reg_in[4][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[12] <= spi_reg_in[4][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[13] <= spi_reg_in[4][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[14] <= spi_reg_in[4][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[15] <= spi_reg_in[4][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[16] <= spi_reg_in[4][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[17] <= spi_reg_in[4][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[18] <= spi_reg_in[4][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[19] <= spi_reg_in[4][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[20] <= spi_reg_in[4][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[21] <= spi_reg_in[4][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[22] <= spi_reg_in[4][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[23] <= spi_reg_in[4][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[24] <= spi_reg_in[4][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[25] <= spi_reg_in[4][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[26] <= spi_reg_in[4][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[27] <= spi_reg_in[4][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[28] <= spi_reg_in[4][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[29] <= spi_reg_in[4][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[30] <= spi_reg_in[4][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_4[31] <= spi_reg_in[4][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[0] <= spi_reg_in[5][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[1] <= spi_reg_in[5][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[2] <= spi_reg_in[5][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[3] <= spi_reg_in[5][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[4] <= spi_reg_in[5][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[5] <= spi_reg_in[5][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[6] <= spi_reg_in[5][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[7] <= spi_reg_in[5][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[8] <= spi_reg_in[5][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[9] <= spi_reg_in[5][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[10] <= spi_reg_in[5][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[11] <= spi_reg_in[5][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[12] <= spi_reg_in[5][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[13] <= spi_reg_in[5][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[14] <= spi_reg_in[5][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[15] <= spi_reg_in[5][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[16] <= spi_reg_in[5][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[17] <= spi_reg_in[5][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[18] <= spi_reg_in[5][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[19] <= spi_reg_in[5][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[20] <= spi_reg_in[5][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[21] <= spi_reg_in[5][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[22] <= spi_reg_in[5][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[23] <= spi_reg_in[5][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[24] <= spi_reg_in[5][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[25] <= spi_reg_in[5][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[26] <= spi_reg_in[5][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[27] <= spi_reg_in[5][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[28] <= spi_reg_in[5][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[29] <= spi_reg_in[5][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[30] <= spi_reg_in[5][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_5[31] <= spi_reg_in[5][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[0] <= spi_reg_in[6][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[1] <= spi_reg_in[6][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[2] <= spi_reg_in[6][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[3] <= spi_reg_in[6][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[4] <= spi_reg_in[6][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[5] <= spi_reg_in[6][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[6] <= spi_reg_in[6][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[7] <= spi_reg_in[6][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[8] <= spi_reg_in[6][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[9] <= spi_reg_in[6][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[10] <= spi_reg_in[6][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[11] <= spi_reg_in[6][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[12] <= spi_reg_in[6][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[13] <= spi_reg_in[6][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[14] <= spi_reg_in[6][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[15] <= spi_reg_in[6][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[16] <= spi_reg_in[6][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[17] <= spi_reg_in[6][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[18] <= spi_reg_in[6][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[19] <= spi_reg_in[6][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[20] <= spi_reg_in[6][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[21] <= spi_reg_in[6][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[22] <= spi_reg_in[6][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[23] <= spi_reg_in[6][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[24] <= spi_reg_in[6][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[25] <= spi_reg_in[6][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[26] <= spi_reg_in[6][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[27] <= spi_reg_in[6][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[28] <= spi_reg_in[6][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[29] <= spi_reg_in[6][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[30] <= spi_reg_in[6][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_6[31] <= spi_reg_in[6][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[0] <= spi_reg_in[7][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[1] <= spi_reg_in[7][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[2] <= spi_reg_in[7][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[3] <= spi_reg_in[7][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[4] <= spi_reg_in[7][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[5] <= spi_reg_in[7][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[6] <= spi_reg_in[7][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[7] <= spi_reg_in[7][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[8] <= spi_reg_in[7][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[9] <= spi_reg_in[7][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[10] <= spi_reg_in[7][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[11] <= spi_reg_in[7][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[12] <= spi_reg_in[7][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[13] <= spi_reg_in[7][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[14] <= spi_reg_in[7][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[15] <= spi_reg_in[7][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[16] <= spi_reg_in[7][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[17] <= spi_reg_in[7][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[18] <= spi_reg_in[7][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[19] <= spi_reg_in[7][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[20] <= spi_reg_in[7][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[21] <= spi_reg_in[7][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[22] <= spi_reg_in[7][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[23] <= spi_reg_in[7][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[24] <= spi_reg_in[7][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[25] <= spi_reg_in[7][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[26] <= spi_reg_in[7][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[27] <= spi_reg_in[7][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[28] <= spi_reg_in[7][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[29] <= spi_reg_in[7][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[30] <= spi_reg_in[7][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_7[31] <= spi_reg_in[7][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[0] <= spi_reg_in[8][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[1] <= spi_reg_in[8][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[2] <= spi_reg_in[8][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[3] <= spi_reg_in[8][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[4] <= spi_reg_in[8][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[5] <= spi_reg_in[8][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[6] <= spi_reg_in[8][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[7] <= spi_reg_in[8][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[8] <= spi_reg_in[8][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[9] <= spi_reg_in[8][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[10] <= spi_reg_in[8][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[11] <= spi_reg_in[8][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[12] <= spi_reg_in[8][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[13] <= spi_reg_in[8][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[14] <= spi_reg_in[8][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[15] <= spi_reg_in[8][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[16] <= spi_reg_in[8][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[17] <= spi_reg_in[8][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[18] <= spi_reg_in[8][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[19] <= spi_reg_in[8][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[20] <= spi_reg_in[8][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[21] <= spi_reg_in[8][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[22] <= spi_reg_in[8][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[23] <= spi_reg_in[8][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[24] <= spi_reg_in[8][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[25] <= spi_reg_in[8][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[26] <= spi_reg_in[8][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[27] <= spi_reg_in[8][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[28] <= spi_reg_in[8][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[29] <= spi_reg_in[8][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[30] <= spi_reg_in[8][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_8[31] <= spi_reg_in[8][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[0] <= spi_reg_in[9][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[1] <= spi_reg_in[9][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[2] <= spi_reg_in[9][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[3] <= spi_reg_in[9][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[4] <= spi_reg_in[9][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[5] <= spi_reg_in[9][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[6] <= spi_reg_in[9][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[7] <= spi_reg_in[9][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[8] <= spi_reg_in[9][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[9] <= spi_reg_in[9][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[10] <= spi_reg_in[9][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[11] <= spi_reg_in[9][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[12] <= spi_reg_in[9][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[13] <= spi_reg_in[9][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[14] <= spi_reg_in[9][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[15] <= spi_reg_in[9][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[16] <= spi_reg_in[9][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[17] <= spi_reg_in[9][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[18] <= spi_reg_in[9][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[19] <= spi_reg_in[9][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[20] <= spi_reg_in[9][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[21] <= spi_reg_in[9][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[22] <= spi_reg_in[9][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[23] <= spi_reg_in[9][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[24] <= spi_reg_in[9][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[25] <= spi_reg_in[9][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[26] <= spi_reg_in[9][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[27] <= spi_reg_in[9][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[28] <= spi_reg_in[9][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[29] <= spi_reg_in[9][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[30] <= spi_reg_in[9][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_9[31] <= spi_reg_in[9][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[0] <= spi_reg_in[10][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[1] <= spi_reg_in[10][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[2] <= spi_reg_in[10][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[3] <= spi_reg_in[10][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[4] <= spi_reg_in[10][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[5] <= spi_reg_in[10][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[6] <= spi_reg_in[10][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[7] <= spi_reg_in[10][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[8] <= spi_reg_in[10][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[9] <= spi_reg_in[10][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[10] <= spi_reg_in[10][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[11] <= spi_reg_in[10][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[12] <= spi_reg_in[10][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[13] <= spi_reg_in[10][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[14] <= spi_reg_in[10][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[15] <= spi_reg_in[10][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[16] <= spi_reg_in[10][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[17] <= spi_reg_in[10][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[18] <= spi_reg_in[10][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[19] <= spi_reg_in[10][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[20] <= spi_reg_in[10][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[21] <= spi_reg_in[10][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[22] <= spi_reg_in[10][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[23] <= spi_reg_in[10][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[24] <= spi_reg_in[10][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[25] <= spi_reg_in[10][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[26] <= spi_reg_in[10][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[27] <= spi_reg_in[10][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[28] <= spi_reg_in[10][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[29] <= spi_reg_in[10][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[30] <= spi_reg_in[10][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_10[31] <= spi_reg_in[10][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[0] <= spi_reg_in[11][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[1] <= spi_reg_in[11][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[2] <= spi_reg_in[11][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[3] <= spi_reg_in[11][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[4] <= spi_reg_in[11][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[5] <= spi_reg_in[11][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[6] <= spi_reg_in[11][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[7] <= spi_reg_in[11][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[8] <= spi_reg_in[11][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[9] <= spi_reg_in[11][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[10] <= spi_reg_in[11][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[11] <= spi_reg_in[11][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[12] <= spi_reg_in[11][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[13] <= spi_reg_in[11][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[14] <= spi_reg_in[11][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[15] <= spi_reg_in[11][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[16] <= spi_reg_in[11][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[17] <= spi_reg_in[11][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[18] <= spi_reg_in[11][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[19] <= spi_reg_in[11][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[20] <= spi_reg_in[11][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[21] <= spi_reg_in[11][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[22] <= spi_reg_in[11][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[23] <= spi_reg_in[11][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[24] <= spi_reg_in[11][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[25] <= spi_reg_in[11][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[26] <= spi_reg_in[11][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[27] <= spi_reg_in[11][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[28] <= spi_reg_in[11][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[29] <= spi_reg_in[11][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[30] <= spi_reg_in[11][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_11[31] <= spi_reg_in[11][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[0] <= spi_reg_in[12][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[1] <= spi_reg_in[12][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[2] <= spi_reg_in[12][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[3] <= spi_reg_in[12][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[4] <= spi_reg_in[12][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[5] <= spi_reg_in[12][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[6] <= spi_reg_in[12][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[7] <= spi_reg_in[12][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[8] <= spi_reg_in[12][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[9] <= spi_reg_in[12][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[10] <= spi_reg_in[12][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[11] <= spi_reg_in[12][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[12] <= spi_reg_in[12][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[13] <= spi_reg_in[12][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[14] <= spi_reg_in[12][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[15] <= spi_reg_in[12][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[16] <= spi_reg_in[12][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[17] <= spi_reg_in[12][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[18] <= spi_reg_in[12][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[19] <= spi_reg_in[12][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[20] <= spi_reg_in[12][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[21] <= spi_reg_in[12][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[22] <= spi_reg_in[12][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[23] <= spi_reg_in[12][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[24] <= spi_reg_in[12][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[25] <= spi_reg_in[12][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[26] <= spi_reg_in[12][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[27] <= spi_reg_in[12][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[28] <= spi_reg_in[12][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[29] <= spi_reg_in[12][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[30] <= spi_reg_in[12][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_12[31] <= spi_reg_in[12][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[0] <= spi_reg_in[13][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[1] <= spi_reg_in[13][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[2] <= spi_reg_in[13][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[3] <= spi_reg_in[13][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[4] <= spi_reg_in[13][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[5] <= spi_reg_in[13][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[6] <= spi_reg_in[13][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[7] <= spi_reg_in[13][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[8] <= spi_reg_in[13][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[9] <= spi_reg_in[13][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[10] <= spi_reg_in[13][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[11] <= spi_reg_in[13][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[12] <= spi_reg_in[13][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[13] <= spi_reg_in[13][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[14] <= spi_reg_in[13][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[15] <= spi_reg_in[13][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[16] <= spi_reg_in[13][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[17] <= spi_reg_in[13][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[18] <= spi_reg_in[13][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[19] <= spi_reg_in[13][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[20] <= spi_reg_in[13][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[21] <= spi_reg_in[13][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[22] <= spi_reg_in[13][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[23] <= spi_reg_in[13][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[24] <= spi_reg_in[13][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[25] <= spi_reg_in[13][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[26] <= spi_reg_in[13][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[27] <= spi_reg_in[13][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[28] <= spi_reg_in[13][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[29] <= spi_reg_in[13][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[30] <= spi_reg_in[13][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_13[31] <= spi_reg_in[13][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[0] <= spi_reg_in[14][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[1] <= spi_reg_in[14][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[2] <= spi_reg_in[14][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[3] <= spi_reg_in[14][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[4] <= spi_reg_in[14][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[5] <= spi_reg_in[14][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[6] <= spi_reg_in[14][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[7] <= spi_reg_in[14][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[8] <= spi_reg_in[14][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[9] <= spi_reg_in[14][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[10] <= spi_reg_in[14][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[11] <= spi_reg_in[14][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[12] <= spi_reg_in[14][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[13] <= spi_reg_in[14][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[14] <= spi_reg_in[14][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[15] <= spi_reg_in[14][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[16] <= spi_reg_in[14][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[17] <= spi_reg_in[14][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[18] <= spi_reg_in[14][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[19] <= spi_reg_in[14][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[20] <= spi_reg_in[14][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[21] <= spi_reg_in[14][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[22] <= spi_reg_in[14][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[23] <= spi_reg_in[14][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[24] <= spi_reg_in[14][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[25] <= spi_reg_in[14][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[26] <= spi_reg_in[14][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[27] <= spi_reg_in[14][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[28] <= spi_reg_in[14][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[29] <= spi_reg_in[14][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[30] <= spi_reg_in[14][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_14[31] <= spi_reg_in[14][31].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[0] <= spi_reg_in[15][0].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[1] <= spi_reg_in[15][1].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[2] <= spi_reg_in[15][2].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[3] <= spi_reg_in[15][3].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[4] <= spi_reg_in[15][4].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[5] <= spi_reg_in[15][5].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[6] <= spi_reg_in[15][6].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[7] <= spi_reg_in[15][7].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[8] <= spi_reg_in[15][8].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[9] <= spi_reg_in[15][9].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[10] <= spi_reg_in[15][10].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[11] <= spi_reg_in[15][11].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[12] <= spi_reg_in[15][12].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[13] <= spi_reg_in[15][13].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[14] <= spi_reg_in[15][14].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[15] <= spi_reg_in[15][15].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[16] <= spi_reg_in[15][16].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[17] <= spi_reg_in[15][17].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[18] <= spi_reg_in[15][18].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[19] <= spi_reg_in[15][19].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[20] <= spi_reg_in[15][20].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[21] <= spi_reg_in[15][21].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[22] <= spi_reg_in[15][22].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[23] <= spi_reg_in[15][23].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[24] <= spi_reg_in[15][24].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[25] <= spi_reg_in[15][25].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[26] <= spi_reg_in[15][26].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[27] <= spi_reg_in[15][27].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[28] <= spi_reg_in[15][28].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[29] <= spi_reg_in[15][29].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[30] <= spi_reg_in[15][30].DB_MAX_OUTPUT_PORT_TYPE
read_reg_15[31] <= spi_reg_in[15][31].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|add_32bit:u_add_32bit
clk => add[0].CLK
clk => add[1].CLK
clk => add[2].CLK
clk => add[3].CLK
clk => add[4].CLK
clk => add[5].CLK
clk => add[6].CLK
clk => add[7].CLK
clk => add[8].CLK
clk => add[9].CLK
clk => add[10].CLK
clk => add[11].CLK
clk => add[12].CLK
clk => add[13].CLK
clk => add[14].CLK
clk => add[15].CLK
clk => add[16].CLK
clk => add[17].CLK
clk => add[18].CLK
clk => add[19].CLK
clk => add[20].CLK
clk => add[21].CLK
clk => add[22].CLK
clk => add[23].CLK
clk => add[24].CLK
clk => add[25].CLK
clk => add[26].CLK
clk => add[27].CLK
clk => add[28].CLK
clk => add[29].CLK
clk => add[30].CLK
clk => add[31].CLK
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
rst => add.OUTPUTSELECT
fr_k[0] => Add0.IN32
fr_k[1] => Add0.IN31
fr_k[2] => Add0.IN30
fr_k[3] => Add0.IN29
fr_k[4] => Add0.IN28
fr_k[5] => Add0.IN27
fr_k[6] => Add0.IN26
fr_k[7] => Add0.IN25
fr_k[8] => Add0.IN24
fr_k[9] => Add0.IN23
fr_k[10] => Add0.IN22
fr_k[11] => Add0.IN21
fr_k[12] => Add0.IN20
fr_k[13] => Add0.IN19
fr_k[14] => Add0.IN18
fr_k[15] => Add0.IN17
fr_k[16] => Add0.IN16
fr_k[17] => Add0.IN15
fr_k[18] => Add0.IN14
fr_k[19] => Add0.IN13
fr_k[20] => Add0.IN12
fr_k[21] => Add0.IN11
fr_k[22] => Add0.IN10
fr_k[23] => Add0.IN9
fr_k[24] => Add0.IN8
fr_k[25] => Add0.IN7
fr_k[26] => Add0.IN6
fr_k[27] => Add0.IN5
fr_k[28] => Add0.IN4
fr_k[29] => Add0.IN3
fr_k[30] => Add0.IN2
fr_k[31] => Add0.IN1
adder[0] <= add[20].DB_MAX_OUTPUT_PORT_TYPE
adder[1] <= add[21].DB_MAX_OUTPUT_PORT_TYPE
adder[2] <= add[22].DB_MAX_OUTPUT_PORT_TYPE
adder[3] <= add[23].DB_MAX_OUTPUT_PORT_TYPE
adder[4] <= add[24].DB_MAX_OUTPUT_PORT_TYPE
adder[5] <= add[25].DB_MAX_OUTPUT_PORT_TYPE
adder[6] <= add[26].DB_MAX_OUTPUT_PORT_TYPE
adder[7] <= add[27].DB_MAX_OUTPUT_PORT_TYPE
adder[8] <= add[28].DB_MAX_OUTPUT_PORT_TYPE
adder[9] <= add[29].DB_MAX_OUTPUT_PORT_TYPE
adder[10] <= add[30].DB_MAX_OUTPUT_PORT_TYPE
adder[11] <= add[31].DB_MAX_OUTPUT_PORT_TYPE


|ADC_AD9481|ROM_Sin:u_ROM_Sin
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|ADC_AD9481|ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ln91:auto_generated.address_a[0]
address_a[1] => altsyncram_ln91:auto_generated.address_a[1]
address_a[2] => altsyncram_ln91:auto_generated.address_a[2]
address_a[3] => altsyncram_ln91:auto_generated.address_a[3]
address_a[4] => altsyncram_ln91:auto_generated.address_a[4]
address_a[5] => altsyncram_ln91:auto_generated.address_a[5]
address_a[6] => altsyncram_ln91:auto_generated.address_a[6]
address_a[7] => altsyncram_ln91:auto_generated.address_a[7]
address_a[8] => altsyncram_ln91:auto_generated.address_a[8]
address_a[9] => altsyncram_ln91:auto_generated.address_a[9]
address_a[10] => altsyncram_ln91:auto_generated.address_a[10]
address_a[11] => altsyncram_ln91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ln91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ln91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ln91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ln91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ln91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ln91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ln91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ln91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ln91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ln91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ln91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ln91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ln91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ln91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ln91:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ADC_AD9481|ROM_Sin:u_ROM_Sin|altsyncram:altsyncram_component|altsyncram_ln91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|ADC_AD9481|sel_wave:u_sel_wave
clk => da_out_reg[0].CLK
clk => da_out_reg[1].CLK
clk => da_out_reg[2].CLK
clk => da_out_reg[3].CLK
clk => da_out_reg[4].CLK
clk => da_out_reg[5].CLK
clk => da_out_reg[6].CLK
clk => da_out_reg[7].CLK
clk => da_out_reg[8].CLK
clk => da_out_reg[9].CLK
clk => da_out_reg[10].CLK
clk => da_out_reg[11].CLK
clk => da_out_reg[12].CLK
clk => da_out_reg[13].CLK
rst_n => da_out_reg[0].ACLR
rst_n => da_out_reg[1].ACLR
rst_n => da_out_reg[2].ACLR
rst_n => da_out_reg[3].ACLR
rst_n => da_out_reg[4].ACLR
rst_n => da_out_reg[5].ACLR
rst_n => da_out_reg[6].ACLR
rst_n => da_out_reg[7].ACLR
rst_n => da_out_reg[8].ACLR
rst_n => da_out_reg[9].ACLR
rst_n => da_out_reg[10].ACLR
rst_n => da_out_reg[11].ACLR
rst_n => da_out_reg[12].ACLR
rst_n => da_out_reg[13].ACLR
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[0] => Mux5.IN2
sel[0] => Mux6.IN2
sel[0] => Mux7.IN2
sel[0] => Mux8.IN2
sel[0] => Mux9.IN2
sel[0] => Mux10.IN2
sel[0] => Mux11.IN2
sel[0] => Mux12.IN2
sel[0] => Mux13.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
sel[1] => Mux5.IN1
sel[1] => Mux6.IN1
sel[1] => Mux7.IN1
sel[1] => Mux8.IN1
sel[1] => Mux9.IN1
sel[1] => Mux10.IN1
sel[1] => Mux11.IN1
sel[1] => Mux12.IN1
sel[1] => Mux13.IN1
sel[2] => Mux0.IN0
sel[2] => Mux1.IN0
sel[2] => Mux2.IN0
sel[2] => Mux3.IN0
sel[2] => Mux4.IN0
sel[2] => Mux5.IN0
sel[2] => Mux6.IN0
sel[2] => Mux7.IN0
sel[2] => Mux8.IN0
sel[2] => Mux9.IN0
sel[2] => Mux10.IN0
sel[2] => Mux11.IN0
sel[2] => Mux12.IN0
sel[2] => Mux13.IN0
da_ina[0] => Mux13.IN3
da_ina[0] => Mux13.IN4
da_ina[0] => Mux13.IN5
da_ina[0] => Mux13.IN6
da_ina[0] => Mux13.IN7
da_ina[0] => Mux13.IN8
da_ina[1] => Mux12.IN3
da_ina[1] => Mux12.IN4
da_ina[1] => Mux12.IN5
da_ina[1] => Mux12.IN6
da_ina[1] => Mux12.IN7
da_ina[1] => Mux12.IN8
da_ina[2] => Mux11.IN3
da_ina[2] => Mux11.IN4
da_ina[2] => Mux11.IN5
da_ina[2] => Mux11.IN6
da_ina[2] => Mux11.IN7
da_ina[2] => Mux11.IN8
da_ina[3] => Mux10.IN3
da_ina[3] => Mux10.IN4
da_ina[3] => Mux10.IN5
da_ina[3] => Mux10.IN6
da_ina[3] => Mux10.IN7
da_ina[3] => Mux10.IN8
da_ina[4] => Mux9.IN3
da_ina[4] => Mux9.IN4
da_ina[4] => Mux9.IN5
da_ina[4] => Mux9.IN6
da_ina[4] => Mux9.IN7
da_ina[4] => Mux9.IN8
da_ina[5] => Mux8.IN3
da_ina[5] => Mux8.IN4
da_ina[5] => Mux8.IN5
da_ina[5] => Mux8.IN6
da_ina[5] => Mux8.IN7
da_ina[5] => Mux8.IN8
da_ina[6] => Mux7.IN3
da_ina[6] => Mux7.IN4
da_ina[6] => Mux7.IN5
da_ina[6] => Mux7.IN6
da_ina[6] => Mux7.IN7
da_ina[6] => Mux7.IN8
da_ina[7] => Mux6.IN3
da_ina[7] => Mux6.IN4
da_ina[7] => Mux6.IN5
da_ina[7] => Mux6.IN6
da_ina[7] => Mux6.IN7
da_ina[7] => Mux6.IN8
da_ina[8] => Mux5.IN3
da_ina[8] => Mux5.IN4
da_ina[8] => Mux5.IN5
da_ina[8] => Mux5.IN6
da_ina[8] => Mux5.IN7
da_ina[8] => Mux5.IN8
da_ina[9] => Mux4.IN3
da_ina[9] => Mux4.IN4
da_ina[9] => Mux4.IN5
da_ina[9] => Mux4.IN6
da_ina[9] => Mux4.IN7
da_ina[9] => Mux4.IN8
da_ina[10] => Mux3.IN3
da_ina[10] => Mux3.IN4
da_ina[10] => Mux3.IN5
da_ina[10] => Mux3.IN6
da_ina[10] => Mux3.IN7
da_ina[10] => Mux3.IN8
da_ina[11] => Mux2.IN3
da_ina[11] => Mux2.IN4
da_ina[11] => Mux2.IN5
da_ina[11] => Mux2.IN6
da_ina[11] => Mux2.IN7
da_ina[11] => Mux2.IN8
da_ina[12] => Mux1.IN3
da_ina[12] => Mux1.IN4
da_ina[12] => Mux1.IN5
da_ina[12] => Mux1.IN6
da_ina[12] => Mux1.IN7
da_ina[12] => Mux1.IN8
da_ina[13] => Mux0.IN3
da_ina[13] => Mux0.IN4
da_ina[13] => Mux0.IN5
da_ina[13] => Mux0.IN6
da_ina[13] => Mux0.IN7
da_ina[13] => Mux0.IN8
da_inb[0] => Mux13.IN9
da_inb[1] => Mux12.IN9
da_inb[2] => Mux11.IN9
da_inb[3] => Mux10.IN9
da_inb[4] => Mux9.IN9
da_inb[5] => Mux8.IN9
da_inb[6] => Mux7.IN9
da_inb[7] => Mux6.IN9
da_inb[8] => Mux5.IN9
da_inb[9] => Mux4.IN9
da_inb[10] => Mux3.IN9
da_inb[11] => Mux2.IN9
da_inb[12] => Mux1.IN9
da_inb[13] => Mux0.IN9
da_inc[0] => Mux13.IN10
da_inc[1] => Mux12.IN10
da_inc[2] => Mux11.IN10
da_inc[3] => Mux10.IN10
da_inc[4] => Mux9.IN10
da_inc[5] => Mux8.IN10
da_inc[6] => Mux7.IN10
da_inc[7] => Mux6.IN10
da_inc[8] => Mux5.IN10
da_inc[9] => Mux4.IN10
da_inc[10] => Mux3.IN10
da_inc[11] => Mux2.IN10
da_inc[12] => Mux1.IN10
da_inc[13] => Mux0.IN10
da_out[0] <= da_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
da_out[1] <= da_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
da_out[2] <= da_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
da_out[3] <= da_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
da_out[4] <= da_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
da_out[5] <= da_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
da_out[6] <= da_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
da_out[7] <= da_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
da_out[8] <= da_out_reg[8].DB_MAX_OUTPUT_PORT_TYPE
da_out[9] <= da_out_reg[9].DB_MAX_OUTPUT_PORT_TYPE
da_out[10] <= da_out_reg[10].DB_MAX_OUTPUT_PORT_TYPE
da_out[11] <= da_out_reg[11].DB_MAX_OUTPUT_PORT_TYPE
da_out[12] <= da_out_reg[12].DB_MAX_OUTPUT_PORT_TYPE
da_out[13] <= da_out_reg[13].DB_MAX_OUTPUT_PORT_TYPE


