// Seed: 125308463
module module_0 (
    output tri id_0
    , id_2, id_3 = id_2
);
  module_2 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wor id_4
);
  wire id_6;
  wire id_7;
  assign id_2 = 1;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_0 = 0;
endmodule
module module_2 ();
  assign id_1 = id_1[1 : 1];
  tri1 id_4 = 1;
  assign id_3[1] = 1;
  wire id_5 = id_3[1==1];
endmodule
