#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 21 01:57:28 2020
# Process ID: 8386
# Current directory: /home/pslavkin/mse_3_21sdc/tp/sim
# Command line: vivado
# Log file: /home/pslavkin/mse_3_21sdc/tp/sim/vivado.log
# Journal file: /home/pslavkin/mse_3_21sdc/tp/sim/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pslavkin/mse_3_21sdc/tp/tp.xpr
WARNING: [Board 49-91] Board repository path '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 6408.312 ; gain = 109.320 ; free physical = 576 ; free virtual = 5448
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_In
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_Out
Adding component instance block -- xilinx.com:module_ref:paralell2axi:1.0 - paralell2axi_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - I_xfft_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - D_xfft_1
Adding component instance block -- xilinx.com:module_ref:join_16from8:1.0 - join_16from8_0
Adding component instance block -- xilinx.com:module_ref:join_48from16:1.0 - join_48from16_0
Adding component instance block -- xilinx.com:module_ref:slice_8from48:1.0 - slice_8from48_0
Successfully read diagram <design_1> from BD file </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 6571.949 ; gain = 121.723 ; free physical = 327 ; free virtual = 5288
update_compile_order -fileset sources_1
add_files -norecurse /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from32.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference slice_8from32 slice_8from32_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
delete_bd_objs [get_bd_intf_nets I_xfft_0_M_AXIS_DATA]
set_property location {6.5 1909 600} [get_bd_cells slice_8from32_0]
connect_bd_net [get_bd_pins slice_8from32_0/rst] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
connect_bd_net [get_bd_pins slice_8from32_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins slice_8from32_0/s_axis] [get_bd_intf_pins I_xfft_0/M_AXIS_DATA]
delete_bd_objs [get_bd_intf_nets join_16from8_0_m_axis_config]
connect_bd_intf_net [get_bd_intf_pins I_xfft_0/S_AXIS_CONFIG] [get_bd_intf_pins slice_8from32_0/m_axis_config]
delete_bd_objs [get_bd_intf_nets slice_8from48_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_Out/S_AXIS] [get_bd_intf_pins slice_8from32_0/m_axis]
set_property location {8 2384 -327} [get_bd_cells D_xfft_1]
delete_bd_objs [get_bd_cells join_48from16_0]
set_property location {5 1161 -110} [get_bd_cells slice_8from48_0]
delete_bd_objs [get_bd_intf_nets slice_8from48_0_m_axis_config] [get_bd_intf_nets D_xfft_1_M_AXIS_DATA] [get_bd_cells slice_8from48_0]
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against  -TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14.  -TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against  -TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14.  -TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against  -TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14.  -TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against  -TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14.  -TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against  -TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14.  -TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against  -TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14.  -TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against  -TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14.  -TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against  -TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14.  -TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against  -TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14.  -TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against  -TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14.  -TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against  -TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14.  -TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against  -TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14.  -TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against  -TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14.  -TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against  -TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14.  -TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against  -TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14.  -TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against  -TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14.  -TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from32_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from32_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from32_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/D_xfft_1/s_axis_config_tvalid
/D_xfft_1/s_axis_data_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from32_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Jan 21 02:21:36 2020] Launched design_1_slice_8from32_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from32_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Tue Jan 21 02:21:36 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 6988.594 ; gain = 168.414 ; free physical = 209 ; free virtual = 5029
export_ip_user_files -of_objects  [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd] -no_script -reset -force -quiet
remove_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_48from8.vhd
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_slice_8from32_0_0_synth_1
[Tue Jan 21 02:22:51 2020] Launched design_1_slice_8from32_0_0_synth_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/sim_scripts -ip_user_files_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files -ipstatic_source_dir /home/pslavkin/mse_3_21sdc/tp/tp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/modelsim} {questa=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/questa} {ies=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/ies} {xcelium=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/xcelium} {vcs=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/vcs} {riviera=/home/pslavkin/mse_3_21sdc/tp/tp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 02:23:04 2020] Launched design_1_slice_8from32_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from32_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Tue Jan 21 02:23:04 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
reset_run synth_1
reset_run design_1_slice_8from32_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan 21 02:24:58 2020] Launched design_1_slice_8from32_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from32_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Tue Jan 21 02:24:58 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 6993.449 ; gain = 4.855 ; free physical = 588 ; free virtual = 5002
update_module_reference design_1_slice_8from32_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from32_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 7115.520 ; gain = 7.016 ; free physical = 189 ; free virtual = 4399
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against  -TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14.  -TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against  -TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14.  -TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against  -TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14.  -TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against  -TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14.  -TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against  -TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14.  -TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against  -TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14.  -TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against  -TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14.  -TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against  -TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14.  -TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against  -TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14.  -TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against  -TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14.  -TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against  -TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14.  -TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against  -TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14.  -TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against  -TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14.  -TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against  -TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14.  -TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against  -TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14.  -TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against  -TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14.  -TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from32_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from32_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from32_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/D_xfft_1/s_axis_config_tvalid
/D_xfft_1/s_axis_data_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from32_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Jan 21 02:35:48 2020] Launched design_1_slice_8from32_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from32_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Tue Jan 21 02:35:48 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 7185.621 ; gain = 62.105 ; free physical = 208 ; free virtual = 4280
update_module_reference design_1_slice_8from32_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_config' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_slice_8from32_0_0 to use current project options
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7235.637 ; gain = 50.016 ; free physical = 452 ; free virtual = 4033
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 data_format has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /I_xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-913] /D_xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against  -TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_0 = 14.  -TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against  -TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_0 = 14.  -TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against  -TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_1 = 14.  -TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against  -TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_1 = 14.  -TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against  -TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_2 = 14.  -TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against  -TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_2 = 14.  -TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against  -TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_3 = 14.  -TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against  -TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_3 = 14.  -TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against  -TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_4 = 14.  -TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against  -TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_4 = 14.  -TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against  -TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_5 = 14.  -TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against  -TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_5 = 14.  -TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against  -TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_6 = 14.  -TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against  -TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_6 = 14.  -TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against  -TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_re_7 = 14.  -TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /D_xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against  -TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /D_xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /D_xfft_1 field: chan_0_xn_im_7 = 14.  -TDATA field: chan_0_xn_im_7 = 7.
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from32_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from32_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2047} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 2031} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 16} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 15} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 7} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from32_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/D_xfft_1/s_axis_config_tvalid
/D_xfft_1/s_axis_data_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block I_xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D_xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from32_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Jan 21 02:37:54 2020] Launched design_1_slice_8from32_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_slice_8from32_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Tue Jan 21 02:37:54 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 7283.871 ; gain = 48.234 ; free physical = 361 ; free virtual = 3969
file copy -force /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/design_1_wrapper.sysdef /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/pslavkin/mse_3_21sdc/tp/tp.sdk -hwspec /home/pslavkin/mse_3_21sdc/tp/tp.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 03:23:20 2020...
