
                         Lattice Mapping Report File

Design:  top_two_digits
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2025.1.0.39.0
Mapped on: Tue Sep  9 17:13:04 2025

Design Information
------------------

Command line:   map -i lab2_ai_prototype_qm_impl_1_syn.udb -o
     lab2_ai_prototype_qm_impl_1_map.udb -mp lab2_ai_prototype_qm_impl_1.mrp
     -hierrpt -gui -msgset C:/Users/peppe/OneDrive/Desktop/Fall 2025 - Spring
     2026/ENGR 155/e155-labs/lab2/ai_prototype/lab2_ai_prototype_qm/promote.xml

Design Summary
--------------

   Number of slice registers:  18 out of  5280 (<1%)
   Number of I/O registers:     14 out of   117 (12%)
   Number of LUT4s:            50 out of  5280 (1%)
      Number of logic LUT4s:              32
      Number of ripple logic:              9 (18 LUT4s)
   Number of IO sites used:   24 out of 39 (62%)
      Number of IO sites used for general PIO: 24
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 24 out of 36 (67%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 24 out of 39 (62%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 25 loads, 25 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  2
      Net mux2.clk_c_enable_14: 7 loads, 0 SLICEs
      Net mux2.clk_c_enable_10: 7 loads, 0 SLICEs
   Number of LSRs:  2
      Pin reset: 1 loads, 1 SLICEs (Net: reset_c)
      Net mux2.n36: 9 loads, 9 SLICEs
   Top 10 highest fanout non-clock nets:
      Net reset_c: 12 loads
      Net mux2.n36: 9 loads
      Net mux2.s_mux[0]: 9 loads
      Net mux2.s_mux[1]: 9 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net mux2.s_mux[2]: 9 loads
      Net mux2.clk_c_enable_10: 7 loads
      Net mux2.clk_c_enable_14: 7 loads
      Net mux2.sel: 7 loads
      Net mux2.s_mux[3]: 7 loads
      Net mux2.tick: 3 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| sB[0]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sB[1]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sB[2]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sB[3]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sA[0]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sA[1]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sA[2]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sA[3]               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segB[0]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segB[1]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segB[2]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segB[3]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segB[4]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segB[5]             | OUTPUT    |           | O     |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| segB[6]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segA[0]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segA[1]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segA[2]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segA[3]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segA[4]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segA[5]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segA[6]             | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block sB_pad[0].vlo_inst was optimized away.

ASIC Components
---------------

Instance Name: mux2/seg_b_i0_i7
         Type: IOLOGIC
Instance Name: mux2/seg_b_i0_i2
         Type: IOLOGIC
Instance Name: mux2/seg_b_i0_i1
         Type: IOLOGIC
Instance Name: mux2/seg_a_i0_i6
         Type: IOLOGIC
Instance Name: mux2/seg_a_i0_i5
         Type: IOLOGIC
Instance Name: mux2/seg_a_i0_i4
         Type: IOLOGIC
Instance Name: mux2/seg_a_i0_i3
         Type: IOLOGIC
Instance Name: mux2/seg_a_i0_i2
         Type: IOLOGIC
Instance Name: mux2/seg_a_i0_i1
         Type: IOLOGIC
Instance Name: mux2/seg_a_i0_i7
         Type: IOLOGIC
Instance Name: mux2/seg_b_i0_i6
         Type: IOLOGIC
Instance Name: mux2/seg_b_i0_i5
         Type: IOLOGIC
Instance Name: mux2/seg_b_i0_i4
         Type: IOLOGIC
Instance Name: mux2/seg_b_i0_i3
         Type: IOLOGIC




                                    Page 3





Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 62 MB
Checksum -- map: 59ea99e9264ab936aa1662588e7a60df9b69e878















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor
     Corporation,  All rights reserved.
