Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,31
design__inferred_latch__count,0
design__instance__count,5102
design__instance__area,31585.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,124
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009605612140148878
power__switching__total,0.00037303142016753554
power__leakage__total,3.362712064358675E-8
power__total,0.0013336263364180923
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.18261620510438373
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.18261620510438373
timing__hold__ws__corner:nom_tt_025C_1v80,0.31516368185048427
timing__setup__ws__corner:nom_tt_025C_1v80,16.69018392954347
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315164
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.791145
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,124
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.32778503061828657
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.32778503061828657
timing__hold__ws__corner:nom_ss_100C_1v60,0.8668468410656853
timing__setup__ws__corner:nom_ss_100C_1v60,9.901004740763472
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.866847
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,9.901005
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,124
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.1238765236562443
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.1238765236562443
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11130752190553356
timing__setup__ws__corner:nom_ff_n40C_1v95,17.986643794591416
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111308
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,20.791067
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,124
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.12034365511409263
clock__skew__worst_setup,-0.3358101669564534
timing__hold__ws,0.10924228497671695
timing__setup__ws,9.736567383489584
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109242
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.736567
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 300.0 300.0
design__core__bbox,5.52 10.88 294.4 288.32
flow__warnings__count,1
flow__errors__count,0
design__io,110
design__die__area,90000
design__core__area,80146.9
design__instance__count__stdcell,5102
design__instance__area__stdcell,31585.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.394093
design__instance__utilization__stdcell,0.394093
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,108
design__io__hpwl,14726015
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,69067.1
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,136
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
route__net,2685
route__net__special,2
route__drc_errors__iter:1,1436
route__wirelength__iter:1,78599
route__drc_errors__iter:2,428
route__wirelength__iter:2,77829
route__drc_errors__iter:3,426
route__wirelength__iter:3,77691
route__drc_errors__iter:4,2
route__wirelength__iter:4,77583
route__drc_errors__iter:5,0
route__wirelength__iter:5,77583
route__drc_errors,0
route__wirelength,77583
route__vias,20642
route__vias__singlecut,20642
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,469.64
timing__unannotated_net__count__corner:nom_tt_025C_1v80,82
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,82
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,82
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,124
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.17838014903412258
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.17838014903412258
timing__hold__ws__corner:min_tt_025C_1v80,0.312284873466213
timing__setup__ws__corner:min_tt_025C_1v80,16.734642589777355
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312285
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.885185
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,82
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,124
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.32002601474664877
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.32002601474664877
timing__hold__ws__corner:min_ss_100C_1v60,0.8616978485764554
timing__setup__ws__corner:min_ss_100C_1v60,10.062839735194038
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.861698
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.062840
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,82
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,124
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.12034365511409263
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.12034365511409263
timing__hold__ws__corner:min_ff_n40C_1v95,0.10924228497671695
timing__setup__ws__corner:min_ff_n40C_1v95,18.011889378706964
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109242
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,20.848061
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,82
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,124
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.18849899952249308
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.18849899952249308
timing__hold__ws__corner:max_tt_025C_1v80,0.3181451858674378
timing__setup__ws__corner:max_tt_025C_1v80,16.631095193966516
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318145
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.693020
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,82
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,124
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3358101669564534
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.3358101669564534
timing__hold__ws__corner:max_ss_100C_1v60,0.8720232560643991
timing__setup__ws__corner:max_ss_100C_1v60,9.736567383489584
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.872023
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,9.736567
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,82
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,124
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.12882770215246717
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.12882770215246717
timing__hold__ws__corner:max_ff_n40C_1v95,0.11354106864964347
timing__setup__ws__corner:max_ff_n40C_1v95,17.95190891197141
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113541
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,20.731150
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,82
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,82
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79961
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000388793
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000246292
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000465975
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000246292
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00005030000000000000291190682677466838867985643446445465087890625
ir__drop__worst,0.0003890000000000000228428387316625958192162215709686279296875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
