

================================================================
== Vitis HLS Report for 'vel_der_Pipeline_sqrt_loop'
================================================================
* Date:           Tue Jun 13 00:34:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  10.416 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  5.150 us|  5.150 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sqrt_loop  |      101|      101|         1|          1|          4|   101|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    536|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     513|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     513|    590|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |i_2_fu_122_p2        |         +|   0|  0|   14|           7|           1|
    |T_V_fu_177_p2        |         -|   0|  0|  209|         202|         202|
    |icmp_ln85_fu_116_p2  |      icmp|   0|  0|   10|           7|           6|
    |A_V_3_fu_233_p3      |    select|   0|  0|  200|           1|         200|
    |Q_V_1_fu_209_p3      |    select|   0|  0|  101|           1|         101|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  536|         219|         512|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_V_fu_68                |   9|          2|  200|        400|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_72                  |   9|          2|    7|         14|
    |p_Repl2_s_fu_60          |   9|          2|  101|        202|
    |p_Val2_s_fu_64           |   9|          2|  202|        404|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  512|       1024|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |A_V_fu_68                |  200|   0|  200|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_72                  |    7|   0|    7|          0|
    |p_Repl2_s_fu_60          |  101|   0|  101|          0|
    |p_Val2_s_fu_64           |  202|   0|  202|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  513|   0|  513|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sqrt_loop|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sqrt_loop|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  vel_der_Pipeline_sqrt_loop|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sqrt_loop|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sqrt_loop|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  vel_der_Pipeline_sqrt_loop|  return value|
|sext_ln73         |   in|  201|     ap_none|                   sext_ln73|        scalar|
|Q_V_2_out         |  out|  101|      ap_vld|                   Q_V_2_out|       pointer|
|Q_V_2_out_ap_vld  |  out|    1|      ap_vld|                   Q_V_2_out|       pointer|
+------------------+-----+-----+------------+----------------------------+--------------+

