Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  4 13:00:36 2025
| Host         : LAPTOP-1361CJA3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  61          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (179)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 61 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (179)
--------------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  190          inf        0.000                      0                  190           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           190 Endpoints
Min Delay           190 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line28/tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.151ns  (logic 4.073ns (40.125%)  route 6.078ns (59.875%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDPE                         0.000     0.000 r  nolabel_line28/tx_reg/C
    SLICE_X2Y64          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  nolabel_line28/tx_reg/Q
                         net (fo=1, routed)           6.078     6.596    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    10.151 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.151    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line29/shift_reg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.634ns  (logic 1.966ns (20.405%)  route 7.668ns (79.595%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=17, routed)          5.907     7.396    nolabel_line29/rx_IBUF
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.148     7.544 r  nolabel_line29/FSM_sequential_state[0]_i_5/O
                         net (fo=9, routed)           1.359     8.903    nolabel_line29/FSM_sequential_state[0]_i_5_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I4_O)        0.328     9.231 r  nolabel_line29/shift_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.402     9.634    nolabel_line29/shift_reg[3]_i_1__0_n_0
    SLICE_X0Y67          FDCE                                         r  nolabel_line29/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line29/shift_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.462ns  (logic 1.966ns (20.774%)  route 7.496ns (79.226%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=17, routed)          5.907     7.396    nolabel_line29/rx_IBUF
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.148     7.544 r  nolabel_line29/FSM_sequential_state[0]_i_5/O
                         net (fo=9, routed)           0.932     8.476    nolabel_line29/FSM_sequential_state[0]_i_5_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.328     8.804 r  nolabel_line29/shift_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.658     9.462    nolabel_line29/shift_reg[4]_i_1__0_n_0
    SLICE_X1Y67          FDCE                                         r  nolabel_line29/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line29/shift_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 1.966ns (20.883%)  route 7.447ns (79.117%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=17, routed)          5.907     7.396    nolabel_line29/rx_IBUF
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.148     7.544 r  nolabel_line29/FSM_sequential_state[0]_i_5/O
                         net (fo=9, routed)           0.935     8.479    nolabel_line29/FSM_sequential_state[0]_i_5_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.328     8.807 r  nolabel_line29/shift_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.606     9.413    nolabel_line29/shift_reg[5]_i_1__0_n_0
    SLICE_X3Y67          FDCE                                         r  nolabel_line29/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line29/shift_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 1.966ns (21.242%)  route 7.288ns (78.758%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=17, routed)          5.907     7.396    nolabel_line29/rx_IBUF
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.148     7.544 r  nolabel_line29/FSM_sequential_state[0]_i_5/O
                         net (fo=9, routed)           0.862     8.406    nolabel_line29/FSM_sequential_state[0]_i_5_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I4_O)        0.328     8.734 r  nolabel_line29/shift_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.520     9.254    nolabel_line29/shift_reg[7]_i_1__0_n_0
    SLICE_X0Y66          FDCE                                         r  nolabel_line29/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line29/shift_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 1.966ns (21.838%)  route 7.036ns (78.162%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=17, routed)          5.907     7.396    nolabel_line29/rx_IBUF
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.148     7.544 r  nolabel_line29/FSM_sequential_state[0]_i_5/O
                         net (fo=9, routed)           0.653     8.197    nolabel_line29/FSM_sequential_state[0]_i_5_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.328     8.525 r  nolabel_line29/shift_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.476     9.001    nolabel_line29/shift_reg[2]_i_1__0_n_0
    SLICE_X1Y66          FDCE                                         r  nolabel_line29/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line29/shift_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.885ns  (logic 1.966ns (22.124%)  route 6.919ns (77.876%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=17, routed)          5.907     7.396    nolabel_line29/rx_IBUF
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.148     7.544 r  nolabel_line29/FSM_sequential_state[0]_i_5/O
                         net (fo=9, routed)           0.611     8.155    nolabel_line29/FSM_sequential_state[0]_i_5_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.328     8.483 r  nolabel_line29/shift_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.402     8.885    nolabel_line29/shift_reg[1]_i_1__0_n_0
    SLICE_X0Y69          FDCE                                         r  nolabel_line29/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line29/shift_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 1.966ns (22.197%)  route 6.890ns (77.803%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=17, routed)          5.907     7.396    nolabel_line29/rx_IBUF
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.148     7.544 r  nolabel_line29/FSM_sequential_state[0]_i_5/O
                         net (fo=9, routed)           0.483     8.028    nolabel_line29/FSM_sequential_state[0]_i_5_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I4_O)        0.328     8.356 r  nolabel_line29/shift_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.500     8.856    nolabel_line29/shift_reg[6]_i_1__0_n_0
    SLICE_X3Y68          FDCE                                         r  nolabel_line29/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line29/shift_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.852ns  (logic 1.966ns (22.207%)  route 6.886ns (77.793%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=17, routed)          5.907     7.396    nolabel_line29/rx_IBUF
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.148     7.544 r  nolabel_line29/FSM_sequential_state[0]_i_5/O
                         net (fo=9, routed)           0.656     8.200    nolabel_line29/FSM_sequential_state[0]_i_5_n_0
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.328     8.528 r  nolabel_line29/shift_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.323     8.852    nolabel_line29/shift_reg[0]_i_1__0_n_0
    SLICE_X2Y67          FDCE                                         r  nolabel_line29/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            nolabel_line29/baud_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.681ns  (logic 1.738ns (20.018%)  route 6.943ns (79.982%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=17, routed)          5.909     7.399    nolabel_line29/rx_IBUF
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.523 r  nolabel_line29/baud_counter[13]_i_7/O
                         net (fo=13, routed)          1.034     8.557    nolabel_line29/baud_counter[13]_i_7_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.681 r  nolabel_line29/baud_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.681    nolabel_line29/baud_counter[4]_i_1__0_n_0
    SLICE_X2Y66          FDCE                                         r  nolabel_line29/baud_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line28/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line28/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE                         0.000     0.000 r  nolabel_line28/shift_reg_reg[3]/C
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line28/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.087     0.228    nolabel_line28/shift_reg_reg_n_0_[3]
    SLICE_X1Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.273 r  nolabel_line28/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    nolabel_line28/shift_reg[2]_i_1_n_0
    SLICE_X1Y62          FDCE                                         r  nolabel_line28/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line28/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line28/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE                         0.000     0.000 r  nolabel_line28/shift_reg_reg[1]/C
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line28/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.138     0.279    nolabel_line28/shift_reg_reg_n_0_[1]
    SLICE_X1Y62          LUT3 (Prop_lut3_I0_O)        0.045     0.324 r  nolabel_line28/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.324    nolabel_line28/shift_reg[0]_i_1_n_0
    SLICE_X1Y62          FDCE                                         r  nolabel_line28/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line28/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line28/baud_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.961%)  route 0.146ns (44.039%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE                         0.000     0.000 r  nolabel_line28/baud_counter_reg[1]/C
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line28/baud_counter_reg[1]/Q
                         net (fo=16, routed)          0.146     0.287    nolabel_line28/baud_counter_reg_n_0_[1]
    SLICE_X5Y63          LUT5 (Prop_lut5_I1_O)        0.045     0.332 r  nolabel_line28/baud_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.332    nolabel_line28/baud_counter[4]
    SLICE_X5Y63          FDCE                                         r  nolabel_line28/baud_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/bit_index_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line29/bit_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.209ns (62.578%)  route 0.125ns (37.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE                         0.000     0.000 r  nolabel_line29/bit_index_reg[1]/C
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line29/bit_index_reg[1]/Q
                         net (fo=12, routed)          0.125     0.289    nolabel_line29/bit_index_reg_n_0_[1]
    SLICE_X1Y69          LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  nolabel_line29/bit_index[3]_i_2/O
                         net (fo=1, routed)           0.000     0.334    nolabel_line29/bit_index[3]_i_2_n_0
    SLICE_X1Y69          FDCE                                         r  nolabel_line29/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line29/rx_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.128ns (37.429%)  route 0.214ns (62.571%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE                         0.000     0.000 r  nolabel_line29/FSM_sequential_state_reg[1]/C
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  nolabel_line29/FSM_sequential_state_reg[1]/Q
                         net (fo=18, routed)          0.214     0.342    nolabel_line29/FSM_sequential_state_reg_n_0_[1]
    SLICE_X1Y68          FDCE                                         r  nolabel_line29/rx_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line28/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line28/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.177%)  route 0.164ns (46.823%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE                         0.000     0.000 r  nolabel_line28/shift_reg_reg[6]/C
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line28/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.164     0.305    nolabel_line28/shift_reg_reg_n_0_[6]
    SLICE_X0Y62          LUT4 (Prop_lut4_I0_O)        0.045     0.350 r  nolabel_line28/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.350    nolabel_line28/shift_reg[5]_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  nolabel_line28/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line28/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line28/bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE                         0.000     0.000 r  nolabel_line28/bit_index_reg[0]/C
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line28/bit_index_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    nolabel_line28/bit_index_reg_n_0_[0]
    SLICE_X3Y63          LUT3 (Prop_lut3_I1_O)        0.042     0.361 r  nolabel_line28/bit_index[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.361    nolabel_line28/bit_index[1]_i_1__0_n_0
    SLICE_X3Y63          FDCE                                         r  nolabel_line28/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line28/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line28/bit_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE                         0.000     0.000 r  nolabel_line28/bit_index_reg[0]/C
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line28/bit_index_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    nolabel_line28/bit_index_reg_n_0_[0]
    SLICE_X3Y63          LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  nolabel_line28/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    nolabel_line28/bit_index[0]_i_1_n_0
    SLICE_X3Y63          FDCE                                         r  nolabel_line28/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line28/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line28/bit_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE                         0.000     0.000 r  nolabel_line28/bit_index_reg[0]/C
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line28/bit_index_reg[0]/Q
                         net (fo=5, routed)           0.180     0.321    nolabel_line28/bit_index_reg_n_0_[0]
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.043     0.364 r  nolabel_line28/bit_index[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.364    nolabel_line28/bit_index[3]_i_2__0_n_0
    SLICE_X3Y63          FDCE                                         r  nolabel_line28/bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line28/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line28/baud_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.046%)  route 0.178ns (48.954%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE                         0.000     0.000 r  nolabel_line28/baud_counter_reg[1]/C
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line28/baud_counter_reg[1]/Q
                         net (fo=16, routed)          0.178     0.319    nolabel_line28/baud_counter_reg_n_0_[1]
    SLICE_X5Y63          LUT5 (Prop_lut5_I1_O)        0.045     0.364 r  nolabel_line28/baud_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.364    nolabel_line28/baud_counter[7]
    SLICE_X5Y63          FDCE                                         r  nolabel_line28/baud_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





