Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Dec 13 12:26:25 2025
| Host         : Kawiii running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    10 |
| Minimum Number of register sites lost to control set restrictions |    62 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           10 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              35 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              34 |           12 |
| Yes          | Yes                   | No                     |              38 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------+-------------------------------+------------------+----------------+
|     Clock Signal     |              Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------+-------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | engine/e_ctrl/move_timer[4]_i_1_n_0    | BTNC_IBUF                     |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | engine/p_ctrl/x[9]_i_1_n_0             | BTNC_IBUF                     |                3 |              9 |
|  CLK100MHZ_IBUF_BUFG | engine/bullet_inst/bullet_y[9]_i_1_n_0 | BTNC_IBUF                     |                3 |              9 |
|  CLK100MHZ_IBUF_BUFG | engine/bullet_inst/active0             | BTNC_IBUF                     |                5 |              9 |
|  CLK100MHZ_IBUF_BUFG | vga_driver/xc_next[9]_i_2_n_0          | vga_driver/xc_next0           |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG | vga_driver/xc_next0                    | vga_driver/yc_next[9]_i_1_n_0 |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG | engine/e_ctrl/group_y[9]_i_1_n_0       | BTNC_IBUF                     |                3 |             10 |
|  CLK100MHZ_IBUF_BUFG | engine/e_ctrl/group_x[9]_i_1_n_0       | BTNC_IBUF                     |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG |                                        |                               |               10 |             25 |
|  CLK100MHZ_IBUF_BUFG |                                        | BTNC_IBUF                     |               15 |             41 |
+----------------------+----------------------------------------+-------------------------------+------------------+----------------+


