// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DeMultiplexer(
  output        io_in_ready,
  input         io_in_valid,
  input  [41:0] io_in_bits_blkPaddr,
  input  [7:0]  io_in_bits_vSetIdx,
  input         io_out_0_ready,
  output        io_out_0_valid,
  output [41:0] io_out_0_bits_blkPaddr,
  output [7:0]  io_out_0_bits_vSetIdx,
  input         io_out_1_ready,
  output        io_out_1_valid,
  output [41:0] io_out_1_bits_blkPaddr,
  output [7:0]  io_out_1_bits_vSetIdx,
  input         io_out_2_ready,
  output        io_out_2_valid,
  output [41:0] io_out_2_bits_blkPaddr,
  output [7:0]  io_out_2_bits_vSetIdx,
  input         io_out_3_ready,
  output        io_out_3_valid,
  output [41:0] io_out_3_bits_blkPaddr,
  output [7:0]  io_out_3_bits_vSetIdx
);

  wire grant_2 = io_out_0_ready | io_out_1_ready;
  wire grant_3 = grant_2 | io_out_2_ready;
  assign io_in_ready = grant_3 | io_out_3_ready;
  assign io_out_0_valid = io_in_valid;
  assign io_out_0_bits_blkPaddr = io_in_bits_blkPaddr;
  assign io_out_0_bits_vSetIdx = io_in_bits_vSetIdx;
  assign io_out_1_valid = ~io_out_0_ready & io_in_valid;
  assign io_out_1_bits_blkPaddr = io_in_bits_blkPaddr;
  assign io_out_1_bits_vSetIdx = io_in_bits_vSetIdx;
  assign io_out_2_valid = ~grant_2 & io_in_valid;
  assign io_out_2_bits_blkPaddr = io_in_bits_blkPaddr;
  assign io_out_2_bits_vSetIdx = io_in_bits_vSetIdx;
  assign io_out_3_valid = ~grant_3 & io_in_valid;
  assign io_out_3_bits_blkPaddr = io_in_bits_blkPaddr;
  assign io_out_3_bits_vSetIdx = io_in_bits_vSetIdx;
endmodule

