INFO: [HLS 200-10] Running 'D:/Software/Embeded/xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'SAS' on host 'desktop-noapfmr' (Windows NT_amd64 version 6.2) on Fri Dec 09 23:26:30 +0100 2022
INFO: [HLS 200-10] In directory 'E:/USN_Education/VitisCode/InsertionSort'
Sourcing Tcl script 'E:/USN_Education/VitisCode/InsertionSort/InsertionSort/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source E:/USN_Education/VitisCode/InsertionSort/InsertionSort/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project InsertionSort 
INFO: [HLS 200-10] Opening project 'E:/USN_Education/VitisCode/InsertionSort/InsertionSort'.
INFO: [HLS 200-1510] Running: set_top group3 
INFO: [HLS 200-1510] Running: add_files insertion.h 
INFO: [HLS 200-10] Adding design file 'insertion.h' to the project
INFO: [HLS 200-1510] Running: add_files insertion.c 
INFO: [HLS 200-10] Adding design file 'insertion.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb insertionTb.c -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'insertionTb.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/USN_Education/VitisCode/InsertionSort/InsertionSort/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=E:/USN_Education/VitisCode/InsertionSort/VIVADO_IP_Zip_File
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output E:/USN_Education/VitisCode/InsertionSort/VIVADO_IP_Zip_File -rtl verilog 
INFO: [HLS 200-1510] Running: source ./InsertionSort/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name group3 group3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 60313
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: *** No rule to make target '../../../insertion.c', needed by 'obj/insertion.o'.  Stop.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 0.246 MB.
4
    while executing
"source E:/USN_Education/VitisCode/InsertionSort/InsertionSort/solution1/csim.tcl"
    invoked from within
"hls::main E:/USN_Education/VitisCode/InsertionSort/InsertionSort/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.044 seconds; peak allocated memory: 677.797 MB.
