// Seed: 1938456457
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4(
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3({id_3, 1, id_1}),
      .id_4(1),
      .id_5(),
      .id_6(id_3#(1 >>> 1'b0)),
      .id_7(id_2 && 1),
      .id_8(1),
      .id_9(id_1),
      .id_10(1'b0 ^ id_1),
      .id_11({1, 1}),
      .id_12(""),
      .id_13(1'b0)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output uwire id_2,
    input wire id_3,
    output tri0 id_4,
    output wand id_5,
    output wand id_6,
    output tri0 id_7,
    input wire id_8,
    output wand id_9,
    input tri0 id_10
);
  wor id_12 = 1;
  nor (id_9, id_3, id_10, id_0, id_12);
  module_0(
      id_12, id_12, id_12
  );
endmodule
