# Design-and-Verification-of-AMBA-APB-RAM
Designed an AMBA APB-based RAM using SystemVerilog with a verification environment including generator, driver, monitor, and scoreboard. Simulated on Aldec Riviera Pro, analyzed test results, and synthesized on Quartus Prime for MAX10 FPGA.
