   1               		.file	"ATMega32_utility_bib.cpp"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               	.global	_ZN8ADC_readC2Eh
  12               	_ZN8ADC_readC2Eh:
  13               	.LVL0:
  14               	.LFB12:
  15               		.file 1 "ATMega32_utility_bib.cpp"
   1:ATMega32_utility_bib.cpp **** /*
   2:ATMega32_utility_bib.cpp ****  * ATMega32_utility_bib.cpp
   3:ATMega32_utility_bib.cpp ****  *
   4:ATMega32_utility_bib.cpp ****  * Created: 24.08.2020
   5:ATMega32_utility_bib.cpp ****  *  Author: J-H. Aschen
   6:ATMega32_utility_bib.cpp ****  */ 
   7:ATMega32_utility_bib.cpp **** 
   8:ATMega32_utility_bib.cpp **** 
   9:ATMega32_utility_bib.cpp **** #include "ATMega32_utility_bib.h"
  10:ATMega32_utility_bib.cpp **** 
  11:ATMega32_utility_bib.cpp **** 
  12:ATMega32_utility_bib.cpp **** ADC_read::ADC_read(uint8_t _kanal):kanal(_kanal){}
  16               		.loc 1 12 1 view -0
  17               		.cfi_startproc
  18               	/* prologue: function */
  19               	/* frame size = 0 */
  20               	/* stack size = 0 */
  21               	.L__stack_usage = 0
  22               	.LBB9:
  23               		.loc 1 12 48 is_stmt 0 view .LVU1
  24 0000 FC01      		movw r30,r24
  25 0002 6083      		st Z,r22
  26               	/* epilogue start */
  27               	.LBE9:
  28               		.loc 1 12 50 view .LVU2
  29 0004 0895      		ret
  30               		.cfi_endproc
  31               	.LFE12:
  33               	.global	_ZN8ADC_readC1Eh
  34               		.set	_ZN8ADC_readC1Eh,_ZN8ADC_readC2Eh
  35               	.global	_ZN8ADC_read7adcwertEv
  37               	_ZN8ADC_read7adcwertEv:
  38               	.LVL1:
  39               	.LFB14:
  13:ATMega32_utility_bib.cpp **** 
  14:ATMega32_utility_bib.cpp **** uint16_t ADC_read::adcwert(void)
  15:ATMega32_utility_bib.cpp **** {
  40               		.loc 1 15 1 is_stmt 1 view -0
  41               		.cfi_startproc
  42               	/* prologue: function */
  43               	/* frame size = 0 */
  44               	/* stack size = 0 */
  45               	.L__stack_usage = 0
  46               		.loc 1 15 1 is_stmt 0 view .LVU4
  47 0006 FC01      		movw r30,r24
  16:ATMega32_utility_bib.cpp **** 	uint16_t adcwert=0;
  48               		.loc 1 16 2 is_stmt 1 view .LVU5
  49               	.LVL2:
  17:ATMega32_utility_bib.cpp **** 	// REFS1:0 = 00 => AREF externe Referenzspannung (=5V beim RNCTRL1.4)
  18:ATMega32_utility_bib.cpp ****   	// ADLAR   =  1 => Wandlungsergebnis ist linksausgerichtet
  19:ATMega32_utility_bib.cpp ****   	//                 ADCH: ADC9...ADC2
  20:ATMega32_utility_bib.cpp ****   	//                 ADCL: ADC1...ADC0
  21:ATMega32_utility_bib.cpp **** 	ADMUX  = (0<<REFS1) | (0<<REFS0) | (0<<ADLAR);
  50               		.loc 1 21 2 view .LVU6
  51               		.loc 1 21 9 is_stmt 0 view .LVU7
  52 0008 17B8      		out 0x7,__zero_reg__
  22:ATMega32_utility_bib.cpp **** 	uint8_t ADChan = kanal;
  53               		.loc 1 22 2 is_stmt 1 view .LVU8
  54               	.LVL3:
  23:ATMega32_utility_bib.cpp **** 	ADMUX= (ADMUX & 0b11100000) | (ADChan & 0b00011111);
  55               		.loc 1 23 2 view .LVU9
  56               		.loc 1 23 16 is_stmt 0 view .LVU10
  57 000a 97B1      		in r25,0x7
  58               		.loc 1 23 40 view .LVU11
  59 000c 8081      		ld r24,Z
  60               	.LVL4:
  61               		.loc 1 23 40 view .LVU12
  62 000e 8F71      		andi r24,lo8(31)
  63               	.LVL5:
  64               		.loc 1 23 16 view .LVU13
  65 0010 907E      		andi r25,lo8(-32)
  66               		.loc 1 23 30 view .LVU14
  67 0012 892B      		or r24,r25
  68               		.loc 1 23 7 view .LVU15
  69 0014 87B9      		out 0x7,r24
  70               	.LVL6:
  24:ATMega32_utility_bib.cpp **** 	
  25:ATMega32_utility_bib.cpp **** 	// ADEN = 1 => AD-Wandler freigeben
  26:ATMega32_utility_bib.cpp **** 	// ADSC = 1 => AD-Wandlung starten
  27:ATMega32_utility_bib.cpp **** 	// ADATE = 1 => Auto-Trigger freigeben
  28:ATMega32_utility_bib.cpp **** 	// ADPS2:0 = 111 => Taktvorteiler festlegen: 128
  29:ATMega32_utility_bib.cpp **** 	//                  Muss so eingestellt werden, dass der AD-Wandlertakt
  30:ATMega32_utility_bib.cpp **** 	//                  50..200kHz betr√§gt.
  31:ATMega32_utility_bib.cpp **** 	//                  16MHz uC-Takt : 128 = 125kHz  
  32:ATMega32_utility_bib.cpp **** 	ADCSRA = (1<<ADEN) | (1<<ADSC) | (1<< ADPS2) | (1<<ADPS1) | (1<<ADPS0);
  71               		.loc 1 32 2 is_stmt 1 view .LVU16
  72               		.loc 1 32 9 is_stmt 0 view .LVU17
  73 0016 87EC      		ldi r24,lo8(-57)
  74 0018 86B9      		out 0x6,r24
  33:ATMega32_utility_bib.cpp **** 	
  34:ATMega32_utility_bib.cpp **** 	// AD-Wandlung starten
  35:ATMega32_utility_bib.cpp **** 	
  36:ATMega32_utility_bib.cpp **** 	ADCSRA |= (1<<ADSC);
  75               		.loc 1 36 2 is_stmt 1 view .LVU18
  76               		.loc 1 36 9 is_stmt 0 view .LVU19
  77 001a 369A      		sbi 0x6,6
  78               	.L3:
  37:ATMega32_utility_bib.cpp **** 	while(BIT_IS_CLR(ADCSRA,ADIF))
  79               		.loc 1 37 2 is_stmt 1 view .LVU20
  80               		.loc 1 37 8 view .LVU21
  81 001c 349B      		sbis 0x6,4
  82 001e 00C0      		rjmp .L3
  38:ATMega32_utility_bib.cpp **** 	{
  39:ATMega32_utility_bib.cpp **** 	}
  40:ATMega32_utility_bib.cpp **** 	
  41:ATMega32_utility_bib.cpp **** 	adcwert=ADCW;
  83               		.loc 1 41 2 view .LVU22
  84               		.loc 1 41 9 is_stmt 0 view .LVU23
  85 0020 84B1      		in r24,0x4
  86 0022 95B1      		in r25,0x4+1
  87               	.LVL7:
  42:ATMega32_utility_bib.cpp **** 	
  43:ATMega32_utility_bib.cpp **** 	return adcwert;
  88               		.loc 1 43 2 is_stmt 1 view .LVU24
  89               	/* epilogue start */
  44:ATMega32_utility_bib.cpp **** }
  90               		.loc 1 44 1 is_stmt 0 view .LVU25
  91 0024 0895      		ret
  92               		.cfi_endproc
  93               	.LFE14:
  95               	.global	_ZN6ButtonC2Ev
  97               	_ZN6ButtonC2Ev:
  98               	.LVL8:
  99               	.LFB16:
  45:ATMega32_utility_bib.cpp **** Button::Button(){}
 100               		.loc 1 45 1 is_stmt 1 view -0
 101               		.cfi_startproc
 102               	/* prologue: function */
 103               	/* frame size = 0 */
 104               	/* stack size = 0 */
 105               	.L__stack_usage = 0
 106               	/* epilogue start */
 107               		.loc 1 45 18 is_stmt 0 view .LVU27
 108 0026 0895      		ret
 109               		.cfi_endproc
 110               	.LFE16:
 112               	.global	_ZN5TimerC1Ev
 113               		.set	_ZN5TimerC1Ev,_ZN6ButtonC2Ev
 114               	.global	_ZN5TimerC2Ev
 115               		.set	_ZN5TimerC2Ev,_ZN6ButtonC2Ev
 116               	.global	_ZN6ButtonC1Ev
 117               		.set	_ZN6ButtonC1Ev,_ZN6ButtonC2Ev
 118               	.global	_ZN6Button11Button_readEv
 120               	_ZN6Button11Button_readEv:
 121               	.LVL9:
 122               	.LFB18:
  46:ATMega32_utility_bib.cpp **** uint8_t Button::Button_read(void)
  47:ATMega32_utility_bib.cpp **** {
 123               		.loc 1 47 1 is_stmt 1 view -0
 124               		.cfi_startproc
 125               		.loc 1 47 1 is_stmt 0 view .LVU29
 126 0028 CF93      		push r28
 127               	.LCFI0:
 128               		.cfi_def_cfa_offset 3
 129               		.cfi_offset 28, -2
 130 002a DF93      		push r29
 131               	.LCFI1:
 132               		.cfi_def_cfa_offset 4
 133               		.cfi_offset 29, -3
 134 002c 0F92      		push __tmp_reg__
 135               	.LCFI2:
 136               		.cfi_def_cfa_offset 5
 137 002e CDB7      		in r28,__SP_L__
 138 0030 DEB7      		in r29,__SP_H__
 139               	.LCFI3:
 140               		.cfi_def_cfa_register 28
 141               	/* prologue: function */
 142               	/* frame size = 1 */
 143               	/* stack size = 3 */
 144               	.L__stack_usage = 3
  48:ATMega32_utility_bib.cpp **** uint8_t taste=0;
 145               		.loc 1 48 1 is_stmt 1 view .LVU30
 146               	.LVL10:
  49:ATMega32_utility_bib.cpp **** ADC_read pin(7);
 147               		.loc 1 49 1 view .LVU31
 148               	.LBB10:
 149               	.LBI10:
  12:ATMega32_utility_bib.cpp **** 
 150               		.loc 1 12 1 view .LVU32
 151               	.LBB11:
 152               	.LBB12:
  12:ATMega32_utility_bib.cpp **** 
 153               		.loc 1 12 48 is_stmt 0 view .LVU33
 154 0032 87E0      		ldi r24,lo8(7)
 155               	.LVL11:
  12:ATMega32_utility_bib.cpp **** 
 156               		.loc 1 12 48 view .LVU34
 157 0034 8983      		std Y+1,r24
 158               	.LVL12:
  12:ATMega32_utility_bib.cpp **** 
 159               		.loc 1 12 48 view .LVU35
 160               	.LBE12:
 161               	.LBE11:
 162               	.LBE10:
  50:ATMega32_utility_bib.cpp **** uint16_t analog7 = pin.adcwert(); // ADC in Pin 7
 163               		.loc 1 50 1 is_stmt 1 view .LVU36
 164               		.loc 1 50 31 is_stmt 0 view .LVU37
 165 0036 CE01      		movw r24,r28
 166 0038 0196      		adiw r24,1
 167 003a 0E94 0000 		call _ZN8ADC_read7adcwertEv
 168               	.LVL13:
 169 003e 9C01      		movw r18,r24
 170               	.LVL14:
  51:ATMega32_utility_bib.cpp **** 
  52:ATMega32_utility_bib.cpp ****   SET_BIT(PORTA,7);
 171               		.loc 1 52 3 is_stmt 1 view .LVU38
 172 0040 DF9A      		sbi 0x1b,7
  53:ATMega32_utility_bib.cpp ****        _delay_ms(1);
 173               		.loc 1 53 8 view .LVU39
 174               	.LVL15:
 175               	.LBB13:
 176               	.LBI13:
 177               		.file 2 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h"
   1:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /* Copyright (c) 2002, Marek Michalkiewicz
   2:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Copyright (c) 2004,2005,2007 Joerg Wunsch
   3:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Copyright (c) 2007  Florin-Viorel Petrov
   4:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    All rights reserved.
   5:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
   6:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Redistribution and use in source and binary forms, with or without
   7:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    modification, are permitted provided that the following conditions are met:
   8:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
   9:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    * Redistributions of source code must retain the above copyright
  10:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer.
  11:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  12:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    * Redistributions in binary form must reproduce the above copyright
  13:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      notice, this list of conditions and the following disclaimer in
  14:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      the documentation and/or other materials provided with the
  15:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      distribution.
  16:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  17:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    * Neither the name of the copyright holders nor the names of
  18:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      contributors may be used to endorse or promote products derived
  19:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****      from this software without specific prior written permission.
  20:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  21:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  25:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   POSSIBILITY OF SUCH DAMAGE. */
  32:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  33:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /* $Id: delay.h.in 2506 2016-02-08 10:05:45Z joerg_wunsch $ */
  34:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  35:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #ifndef _UTIL_DELAY_H_
  36:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #define _UTIL_DELAY_H_ 1
  37:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  38:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #ifndef __DOXYGEN__
  39:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #  ifndef __HAS_DELAY_CYCLES
  40:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #    define __HAS_DELAY_CYCLES 1
  41:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #  endif
  42:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif  /* __DOXYGEN__ */
  43:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  44:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #include <inttypes.h>
  45:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #include <util/delay_basic.h>
  46:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #include <math.h>
  47:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  48:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /** \file */
  49:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /** \defgroup util_delay <util/delay.h>: Convenience functions for busy-wait delay loops
  50:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \code
  51:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     #define F_CPU 1000000UL  // 1 MHz
  52:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     //#define F_CPU 14.7456E6
  53:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     #include <util/delay.h>
  54:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \endcode
  55:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  56:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \note As an alternative method, it is possible to pass the
  57:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     F_CPU macro down to the compiler from the Makefile.
  58:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     Obviously, in that case, no \c \#define statement should be
  59:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     used.
  60:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  61:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     The functions in this header file are wrappers around the basic
  62:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     busy-wait functions from <util/delay_basic.h>.  They are meant as
  63:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     convenience functions where actual time values can be specified
  64:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     rather than a number of cycles to wait for.  The idea behind is
  65:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     that compile-time constant expressions will be eliminated by
  66:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     compiler optimization so floating-point expressions can be used
  67:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     to calculate the number of delay cycles needed based on the CPU
  68:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     frequency passed by the macro F_CPU.
  69:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  70:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \note In order for these functions to work as intended, compiler
  71:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     optimizations <em>must</em> be enabled, and the delay time
  72:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     <em>must</em> be an expression that is a known constant at
  73:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     compile-time.  If these requirements are not met, the resulting
  74:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     delay will be much longer (and basically unpredictable), and
  75:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     applications that otherwise do not use floating-point calculations
  76:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     will experience severe code bloat by the floating-point library
  77:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     routines linked into the application.
  78:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  79:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     The functions available allow the specification of microsecond, and
  80:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     millisecond delays directly, using the application-supplied macro
  81:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     F_CPU as the CPU clock frequency (in Hertz).
  82:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  83:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** */
  84:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  85:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #if !defined(__DOXYGEN__)
  86:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** static __inline__ void _delay_us(double __us) __attribute__((__always_inline__));
  87:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** static __inline__ void _delay_ms(double __ms) __attribute__((__always_inline__));
  88:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif
  89:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  90:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #ifndef F_CPU
  91:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /* prevent compiler error by supplying a default */
  92:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** # warning "F_CPU not defined for <util/delay.h>"
  93:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /** \ingroup util_delay
  94:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \def F_CPU
  95:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     \brief CPU frequency in Hz
  96:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
  97:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     The macro F_CPU specifies the CPU frequency to be considered by
  98:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     the delay macros.  This macro is normally supplied by the
  99:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     environment (e.g. from within a project header, or the project's
 100:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     Makefile).  The value 1 MHz here is only provided as a "vanilla"
 101:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     fallback if no such user-provided definition could be found.
 102:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 103:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     In terms of the delay functions, the CPU frequency can be given as
 104:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     a floating-point constant (e.g. 3.6864E6 for 3.6864 MHz).
 105:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     However, the macros in <util/setbaud.h> require it to be an
 106:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****     integer value.
 107:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****  */
 108:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** # define F_CPU 1000000UL
 109:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif
 110:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 111:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #ifndef __OPTIMIZE__
 112:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** # warning "Compiler optimizations disabled; functions from <util/delay.h> won't work as designed"
 113:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif
 114:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 115:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 116:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 117:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   __STDC_HOSTED__
 118:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #  include <math.h>
 119:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #endif
 120:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 121:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** /**
 122:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    \ingroup util_delay
 123:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 124:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Perform a delay of \c __ms milliseconds, using _delay_loop_2().
 125:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 126:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    The macro F_CPU is supposed to be defined to a
 127:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    constant defining the CPU clock frequency (in Hertz).
 128:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 129:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    The maximal possible delay is 262.14 ms / F_CPU in MHz.
 130:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 131:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    When the user request delay which exceed the maximum possible one,
 132:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    _delay_ms() provides a decreased resolution functionality. In this
 133:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    mode _delay_ms() will work with a resolution of 1/10 ms, providing
 134:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    delays up to 6.5535 seconds (independent from CPU frequency).  The
 135:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    user will not be informed about decreased resolution.
 136:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 137:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    If the avr-gcc toolchain has __builtin_avr_delay_cycles()
 138:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    support, maximal possible delay is 4294967.295 ms/ F_CPU in MHz. For
 139:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    values greater than the maximal possible delay, overflows results in
 140:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    no delay i.e., 0ms.
 141:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 142:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Conversion of \c __ms into clock cycles may not always result in
 143:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    integer.  By default, the clock cycles rounded up to next
 144:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    integer. This ensures that the user gets at least \c __ms
 145:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    microseconds of delay.
 146:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 147:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    Alternatively, by defining the macro \c __DELAY_ROUND_DOWN__, or
 148:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    \c __DELAY_ROUND_CLOSEST__, before including this header file, the
 149:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    algorithm can be made to round down, or round to closest integer,
 150:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    respectively.
 151:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 152:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    \note
 153:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 154:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    The implementation of _delay_ms() based on
 155:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    __builtin_avr_delay_cycles() is not backward compatible with older
 156:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    implementations.  In order to get functionality backward compatible
 157:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    with previous versions, the macro \c "__DELAY_BACKWARD_COMPATIBLE__"
 158:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    must be defined before including this header file. Also, the
 159:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    backward compatible algorithm will be chosen if the code is
 160:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    compiled in a <em>freestanding environment</em> (GCC option
 161:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    \c -ffreestanding), as the math functions required for rounding are
 162:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****    not available to the compiler then.
 163:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 164:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****  */
 165:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** void
 166:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** _delay_ms(double __ms)
 178               		.loc 2 166 1 view .LVU40
 179               	.LBB14:
 167:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** {
 168:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	double __tmp ;
 180               		.loc 2 168 2 view .LVU41
 169:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** #if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
 170:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   !defined(__DELAY_BACKWARD_COMPATIBLE__) &&	   \
 171:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h ****   __STDC_HOSTED__
 172:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	uint32_t __ticks_dc;
 181               		.loc 2 172 2 view .LVU42
 173:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	extern void __builtin_avr_delay_cycles(unsigned long);
 182               		.loc 2 173 2 view .LVU43
 174:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	__tmp = ((F_CPU) / 1e3) * __ms;
 183               		.loc 2 174 2 view .LVU44
 175:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 176:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	#if defined(__DELAY_ROUND_DOWN__)
 177:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)fabs(__tmp);
 178:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 179:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	#elif defined(__DELAY_ROUND_CLOSEST__)
 180:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(fabs(__tmp)+0.5);
 181:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 182:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	#else
 183:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 		//round up by default
 184:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
 184               		.loc 2 184 3 view .LVU45
 185:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	#endif
 186:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 
 187:/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/util/delay.h **** 	__builtin_avr_delay_cycles(__ticks_dc);
 185               		.loc 2 187 2 view .LVU46
 186               		.loc 2 187 28 is_stmt 0 view .LVU47
 187 0042 8FE9      		ldi r24,lo8(3999)
 188 0044 9FE0      		ldi r25,hi8(3999)
 189 0046 0197      	1:	sbiw r24,1
 190 0048 01F4      		brne 1b
 191 004a 00C0      		rjmp .
 192 004c 0000      		nop
 193               	.LVL16:
 194               		.loc 2 187 28 view .LVU48
 195               	.LBE14:
 196               	.LBE13:
  54:ATMega32_utility_bib.cpp ****        CLR_BIT(PORTA,7);
 197               		.loc 1 54 8 is_stmt 1 view .LVU49
 198 004e DF98      		cbi 0x1b,7
  55:ATMega32_utility_bib.cpp ****        
  56:ATMega32_utility_bib.cpp **** 	if((analog7>337) && (analog7<=342)) {taste = 1; }
 199               		.loc 1 56 2 view .LVU50
 200               		.loc 1 56 19 is_stmt 0 view .LVU51
 201 0050 C901      		movw r24,r18
 202 0052 8255      		subi r24,82
 203 0054 9140      		sbci r25,1
 204               		.loc 1 56 2 view .LVU52
 205 0056 8530      		cpi r24,5
 206 0058 9105      		cpc r25,__zero_reg__
 207 005a 00F0      		brlo .L9
  57:ATMega32_utility_bib.cpp **** 	else if((analog7>=268) && (analog7<=274)) {taste = 2;}
 208               		.loc 1 57 7 is_stmt 1 view .LVU53
 209               		.loc 1 57 25 is_stmt 0 view .LVU54
 210 005c 8A5B      		subi r24,-70
 211 005e 9F4F      		sbci r25,-1
 212               		.loc 1 57 7 view .LVU55
 213 0060 8730      		cpi r24,7
 214 0062 9105      		cpc r25,__zero_reg__
 215 0064 00F0      		brlo .L10
  58:ATMega32_utility_bib.cpp **** 	else if((analog7>=200) && (analog7<=206)) {taste = 3;}
 216               		.loc 1 58 7 is_stmt 1 view .LVU56
 217               		.loc 1 58 25 is_stmt 0 view .LVU57
 218 0066 8C5B      		subi r24,-68
 219 0068 9F4F      		sbci r25,-1
 220               		.loc 1 58 7 view .LVU58
 221 006a 8730      		cpi r24,7
 222 006c 9105      		cpc r25,__zero_reg__
 223 006e 00F0      		brlo .L11
  59:ATMega32_utility_bib.cpp **** 	else if((analog7>=132) && (analog7<=138)) {taste = 4;}
 224               		.loc 1 59 7 is_stmt 1 view .LVU59
 225               		.loc 1 59 25 is_stmt 0 view .LVU60
 226 0070 8C5B      		subi r24,-68
 227 0072 9F4F      		sbci r25,-1
 228               		.loc 1 59 7 view .LVU61
 229 0074 0797      		sbiw r24,7
 230 0076 00F0      		brlo .L12
  60:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 231               		.loc 1 60 7 is_stmt 1 view .LVU62
 232               		.loc 1 60 24 is_stmt 0 view .LVU63
 233 0078 2054      		subi r18,64
 234 007a 3109      		sbc r19,__zero_reg__
 235               	.LVL17:
  61:ATMega32_utility_bib.cpp **** 	else     {taste=0xff;}
 236               		.loc 1 61 17 view .LVU64
 237 007c 8FEF      		ldi r24,lo8(-1)
  60:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 238               		.loc 1 60 7 view .LVU65
 239 007e 2730      		cpi r18,7
 240 0080 3105      		cpc r19,__zero_reg__
 241 0082 00F4      		brsh .L7
  60:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 242               		.loc 1 60 49 view .LVU66
 243 0084 85E0      		ldi r24,lo8(5)
 244               	.LVL18:
  62:ATMega32_utility_bib.cpp **** 	
  63:ATMega32_utility_bib.cpp **** 	return taste;
 245               		.loc 1 63 2 is_stmt 1 view .LVU67
 246               		.loc 1 63 9 is_stmt 0 view .LVU68
 247 0086 00C0      		rjmp .L7
 248               	.LVL19:
 249               	.L9:
  56:ATMega32_utility_bib.cpp **** 	else if((analog7>=268) && (analog7<=274)) {taste = 2;}
 250               		.loc 1 56 45 view .LVU69
 251 0088 81E0      		ldi r24,lo8(1)
 252               	.LVL20:
 253               	.L7:
 254               	/* epilogue start */
  64:ATMega32_utility_bib.cpp **** }
 255               		.loc 1 64 1 view .LVU70
 256 008a 0F90      		pop __tmp_reg__
 257 008c DF91      		pop r29
 258 008e CF91      		pop r28
 259 0090 0895      		ret
 260               	.LVL21:
 261               	.L10:
  57:ATMega32_utility_bib.cpp **** 	else if((analog7>=200) && (analog7<=206)) {taste = 3;}
 262               		.loc 1 57 51 view .LVU71
 263 0092 82E0      		ldi r24,lo8(2)
 264 0094 00C0      		rjmp .L7
 265               	.L11:
  58:ATMega32_utility_bib.cpp **** 	else if((analog7>=132) && (analog7<=138)) {taste = 4;}
 266               		.loc 1 58 51 view .LVU72
 267 0096 83E0      		ldi r24,lo8(3)
 268 0098 00C0      		rjmp .L7
 269               	.L12:
  59:ATMega32_utility_bib.cpp **** 	else if((analog7>=64) && (analog7<=70)) {taste = 5;}
 270               		.loc 1 59 51 view .LVU73
 271 009a 84E0      		ldi r24,lo8(4)
 272 009c 00C0      		rjmp .L7
 273               		.cfi_endproc
 274               	.LFE18:
 276               	.global	_ZN5Timer25Timer_0_Overflow_ISR_initEv
 278               	_ZN5Timer25Timer_0_Overflow_ISR_initEv:
 279               	.LVL22:
 280               	.LFB22:
  65:ATMega32_utility_bib.cpp **** 
  66:ATMega32_utility_bib.cpp **** // Timer0
  67:ATMega32_utility_bib.cpp **** Timer::Timer(){}
  68:ATMega32_utility_bib.cpp **** 
  69:ATMega32_utility_bib.cpp **** // Init Timer0 Overflow ISR
  70:ATMega32_utility_bib.cpp **** // Vorteiler = 64 ; 16 MHZ / 64 =250000 => 4 uS pro Tick
  71:ATMega32_utility_bib.cpp **** void Timer::Timer_0_Overflow_ISR_init()
  72:ATMega32_utility_bib.cpp **** {
 281               		.loc 1 72 1 is_stmt 1 view -0
 282               		.cfi_startproc
 283               	/* prologue: function */
 284               	/* frame size = 0 */
 285               	/* stack size = 0 */
 286               	.L__stack_usage = 0
  73:ATMega32_utility_bib.cpp **** 
  74:ATMega32_utility_bib.cpp **** 
  75:ATMega32_utility_bib.cpp **** // Timer0 initialisieren
  76:ATMega32_utility_bib.cpp ****   	// Z√§hlerstandsregister zur√ºcksetzen
  77:ATMega32_utility_bib.cpp ****   	TCNT0 = 0;// Startwert
 287               		.loc 1 77 4 view .LVU75
 288               		.loc 1 77 10 is_stmt 0 view .LVU76
 289 009e 12BE      		out 0x32,__zero_reg__
  78:ATMega32_utility_bib.cpp ****   	// Vergleichsregister zur√ºcksetzen
  79:ATMega32_utility_bib.cpp ****   	OCR0  = 0; // => Z√§hler z√§hlt bis 255
 290               		.loc 1 79 4 is_stmt 1 view .LVU77
 291               		.loc 1 79 10 is_stmt 0 view .LVU78
 292 00a0 1CBE      		out 0x3c,__zero_reg__
  80:ATMega32_utility_bib.cpp ****   	
  81:ATMega32_utility_bib.cpp ****   	// Konfigurationsregister:
  82:ATMega32_utility_bib.cpp ****   	// WGM01:0 = Normaler Betrieb
  83:ATMega32_utility_bib.cpp ****   	// COM01:0 = Normaler Betrieb
  84:ATMega32_utility_bib.cpp ****   	// CS02:0  = Vorteiler 64
  85:ATMega32_utility_bib.cpp **** 	TCCR0 = (0<<WGM01) | (0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<CS02) | (1<<CS01) | (1<<CS00);
 293               		.loc 1 85 2 is_stmt 1 view .LVU79
 294               		.loc 1 85 8 is_stmt 0 view .LVU80
 295 00a2 83E0      		ldi r24,lo8(3)
 296               	.LVL23:
 297               		.loc 1 85 8 view .LVU81
 298 00a4 83BF      		out 0x33,r24
  86:ATMega32_utility_bib.cpp **** 
  87:ATMega32_utility_bib.cpp **** 	
  88:ATMega32_utility_bib.cpp **** 	//Interruptmaskenregister setzen
  89:ATMega32_utility_bib.cpp **** 	//TOIE0 = INT ausl√∂sen bei √úberlauf Timer0 aktiv
  90:ATMega32_utility_bib.cpp **** 	TIMSK=(1<<TOIE0);
 299               		.loc 1 90 2 is_stmt 1 view .LVU82
 300               		.loc 1 90 7 is_stmt 0 view .LVU83
 301 00a6 81E0      		ldi r24,lo8(1)
 302 00a8 89BF      		out 0x39,r24
  91:ATMega32_utility_bib.cpp **** 	
  92:ATMega32_utility_bib.cpp **** 	//Interrupts global freigeben
  93:ATMega32_utility_bib.cpp **** 	sei();
 303               		.loc 1 93 2 is_stmt 1 view .LVU84
 304               		.loc 1 93 7 is_stmt 0 view .LVU85
 305               	/* #APP */
 306               	 ;  93 "ATMega32_utility_bib.cpp" 1
 307 00aa 7894      		sei
 308               	 ;  0 "" 2
  94:ATMega32_utility_bib.cpp **** 	
  95:ATMega32_utility_bib.cpp **** 	// Interrupts nicht mehr freigeben
  96:ATMega32_utility_bib.cpp **** 	// cli()
  97:ATMega32_utility_bib.cpp **** return;
 309               		.loc 1 97 1 is_stmt 1 view .LVU86
 310               	/* #NOAPP */
 311               	/* epilogue start */
  98:ATMega32_utility_bib.cpp **** }
 312               		.loc 1 98 1 is_stmt 0 view .LVU87
 313 00ac 0895      		ret
 314               		.cfi_endproc
 315               	.LFE22:
 317               	.global	_ZN5Timer24Timer_0_Compare_ISR_initEv
 319               	_ZN5Timer24Timer_0_Compare_ISR_initEv:
 320               	.LVL24:
 321               	.LFB23:
  99:ATMega32_utility_bib.cpp **** /*
 100:ATMega32_utility_bib.cpp **** // ISR Aufruf im Hauptprogramm
 101:ATMega32_utility_bib.cpp **** // Overflow Interrupt
 102:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 103:ATMega32_utility_bib.cpp **** //  Interrupt Service Routinen
 104:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 105:ATMega32_utility_bib.cpp **** // Interrupt-Service-Routine f√ºr den Interrupt bei √úberlauf des Timer0
 106:ATMega32_utility_bib.cpp **** // ISR: Schl√ºsselwort f√ºr Compiler, dass dies eine ISR ist
 107:ATMega32_utility_bib.cpp **** // TIMER0_OVF_vect: Information an den Compiler, mit welchem Interrupt
 108:ATMega32_utility_bib.cpp **** //                  diese ISR verkn√ºpft werden soll. Der Bezeichner "TIMER0_OVF_vect"
 109:ATMega32_utility_bib.cpp **** //                  ist wie alle anderen ISR-Bezeichner in "avr/interrupt.h" definiert.
 110:ATMega32_utility_bib.cpp **** ISR(TIMER0_OVF_vect)
 111:ATMega32_utility_bib.cpp **** {
 112:ATMega32_utility_bib.cpp ****  
 113:ATMega32_utility_bib.cpp ****  // tue etwas beim √úberlauf von TCNT0
 114:ATMega32_utility_bib.cpp ****  
 115:ATMega32_utility_bib.cpp ****  }
 116:ATMega32_utility_bib.cpp **** 
 117:ATMega32_utility_bib.cpp **** */
 118:ATMega32_utility_bib.cpp **** 
 119:ATMega32_utility_bib.cpp **** // Init Timer0 Compare ISR
 120:ATMega32_utility_bib.cpp **** // Vorteiler = 64 , OCR0 = 250 => 1ms pro √úberlauf
 121:ATMega32_utility_bib.cpp **** void Timer::Timer_0_Compare_ISR_init()
 122:ATMega32_utility_bib.cpp **** {
 322               		.loc 1 122 1 is_stmt 1 view -0
 323               		.cfi_startproc
 324               	/* prologue: function */
 325               	/* frame size = 0 */
 326               	/* stack size = 0 */
 327               	.L__stack_usage = 0
 123:ATMega32_utility_bib.cpp **** // Timer0 initialisieren
 124:ATMega32_utility_bib.cpp ****   	// Z√§hlerstandsregister zur√ºcksetzen
 125:ATMega32_utility_bib.cpp ****   	TCNT0 = 0;// Startwert
 328               		.loc 1 125 4 view .LVU89
 329               		.loc 1 125 10 is_stmt 0 view .LVU90
 330 00ae 12BE      		out 0x32,__zero_reg__
 126:ATMega32_utility_bib.cpp ****   	// Vergleichsregister zur√ºcksetzen
 127:ATMega32_utility_bib.cpp ****   	OCR0  = 250; // => Z√§hler z√§hlt bis 250 => 1ms 
 331               		.loc 1 127 4 is_stmt 1 view .LVU91
 332               		.loc 1 127 10 is_stmt 0 view .LVU92
 333 00b0 8AEF      		ldi r24,lo8(-6)
 334               	.LVL25:
 335               		.loc 1 127 10 view .LVU93
 336 00b2 8CBF      		out 0x3c,r24
 128:ATMega32_utility_bib.cpp ****   	
 129:ATMega32_utility_bib.cpp ****   	// Konfigurationsregister:
 130:ATMega32_utility_bib.cpp ****   	// WGM01:0 = Normaler Betrieb
 131:ATMega32_utility_bib.cpp ****   	// COM01:0 = Normaler Betrieb
 132:ATMega32_utility_bib.cpp ****   	// CS02:0  = Vorteiler 64
 133:ATMega32_utility_bib.cpp **** 	TCCR0 = (0<<WGM01) | (0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<CS02) | (1<<CS01) | (1<<CS00);
 337               		.loc 1 133 2 is_stmt 1 view .LVU94
 338               		.loc 1 133 8 is_stmt 0 view .LVU95
 339 00b4 83E0      		ldi r24,lo8(3)
 340 00b6 83BF      		out 0x33,r24
 134:ATMega32_utility_bib.cpp **** 
 135:ATMega32_utility_bib.cpp **** 	
 136:ATMega32_utility_bib.cpp **** 	//Interruptmaskenregister setzen
 137:ATMega32_utility_bib.cpp **** 	//COIE0 = INT ausl√∂sen bei √úberlauf Timer0 aktiv
 138:ATMega32_utility_bib.cpp **** 	TIMSK=(1<<OCIE0);
 341               		.loc 1 138 2 is_stmt 1 view .LVU96
 342               		.loc 1 138 7 is_stmt 0 view .LVU97
 343 00b8 82E0      		ldi r24,lo8(2)
 344 00ba 89BF      		out 0x39,r24
 139:ATMega32_utility_bib.cpp **** 	
 140:ATMega32_utility_bib.cpp **** 	//Interrupts global freigeben
 141:ATMega32_utility_bib.cpp **** 	sei();
 345               		.loc 1 141 2 is_stmt 1 view .LVU98
 346               		.loc 1 141 7 is_stmt 0 view .LVU99
 347               	/* #APP */
 348               	 ;  141 "ATMega32_utility_bib.cpp" 1
 349 00bc 7894      		sei
 350               	 ;  0 "" 2
 142:ATMega32_utility_bib.cpp **** 	
 143:ATMega32_utility_bib.cpp **** 	// Interrupts nicht mehr freigeben
 144:ATMega32_utility_bib.cpp **** 	// cli()
 145:ATMega32_utility_bib.cpp **** 	
 146:ATMega32_utility_bib.cpp **** 	return;
 351               		.loc 1 146 2 is_stmt 1 view .LVU100
 352               	/* #NOAPP */
 353               	/* epilogue start */
 147:ATMega32_utility_bib.cpp **** }
 354               		.loc 1 147 1 is_stmt 0 view .LVU101
 355 00be 0895      		ret
 356               		.cfi_endproc
 357               	.LFE23:
 359               	.global	_ZN5USARTC2Ehhhm
 361               	_ZN5USARTC2Ehhhm:
 362               	.LVL26:
 363               	.LFB25:
 148:ATMega32_utility_bib.cpp **** 
 149:ATMega32_utility_bib.cpp **** /*
 150:ATMega32_utility_bib.cpp **** // Compare " Vergleichsregister" Interrupt
 151:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 152:ATMega32_utility_bib.cpp **** //  Interrupt Service Routinen
 153:ATMega32_utility_bib.cpp **** //------------------------------------------------------------------------------
 154:ATMega32_utility_bib.cpp **** // Interrupt-Service-Routine f√ºr den Interrupt bei √úberlauf des Timer0
 155:ATMega32_utility_bib.cpp **** // ISR: Schl√ºsselwort f√ºr Compiler, dass dies eine ISR ist
 156:ATMega32_utility_bib.cpp **** // TIMER0_COMP_vect: Information an den Compiler, mit welchem Interrupt
 157:ATMega32_utility_bib.cpp **** //                  diese ISR verkn√ºpft werden soll. Der Bezeichner "TIMER0_COM_vect"
 158:ATMega32_utility_bib.cpp **** //                  ist wie alle anderen ISR-Bezeichner in "avr/interrupt.h" definiert.
 159:ATMega32_utility_bib.cpp **** ISR(TIMER0_COMP_vect)
 160:ATMega32_utility_bib.cpp **** {
 161:ATMega32_utility_bib.cpp **** // tue etwas beim √úberlauf von OCR0
 162:ATMega32_utility_bib.cpp ****  
 163:ATMega32_utility_bib.cpp ****  }
 164:ATMega32_utility_bib.cpp **** */
 165:ATMega32_utility_bib.cpp **** 
 166:ATMega32_utility_bib.cpp **** 
 167:ATMega32_utility_bib.cpp **** // USART
 168:ATMega32_utility_bib.cpp **** USART::USART(uint8_t _CharBits, uint8_t _ParBit, uint8_t _StopBits, uint32_t _Baudrate) : CharBits(
 364               		.loc 1 168 1 is_stmt 1 view -0
 365               		.cfi_startproc
 366               		.loc 1 168 1 is_stmt 0 view .LVU103
 367 00c0 8F92      		push r8
 368               	.LCFI4:
 369               		.cfi_def_cfa_offset 3
 370               		.cfi_offset 8, -2
 371 00c2 9F92      		push r9
 372               	.LCFI5:
 373               		.cfi_def_cfa_offset 4
 374               		.cfi_offset 9, -3
 375 00c4 AF92      		push r10
 376               	.LCFI6:
 377               		.cfi_def_cfa_offset 5
 378               		.cfi_offset 10, -4
 379 00c6 BF92      		push r11
 380               	.LCFI7:
 381               		.cfi_def_cfa_offset 6
 382               		.cfi_offset 11, -5
 383 00c8 EF92      		push r14
 384               	.LCFI8:
 385               		.cfi_def_cfa_offset 7
 386               		.cfi_offset 14, -6
 387 00ca FF92      		push r15
 388               	.LCFI9:
 389               		.cfi_def_cfa_offset 8
 390               		.cfi_offset 15, -7
 391 00cc 0F93      		push r16
 392               	.LCFI10:
 393               		.cfi_def_cfa_offset 9
 394               		.cfi_offset 16, -8
 395 00ce 1F93      		push r17
 396               	.LCFI11:
 397               		.cfi_def_cfa_offset 10
 398               		.cfi_offset 17, -9
 399               	/* prologue: function */
 400               	/* frame size = 0 */
 401               	/* stack size = 8 */
 402               	.L__stack_usage = 8
 403 00d0 FC01      		movw r30,r24
 404 00d2 4701      		movw r8,r14
 405 00d4 5801      		movw r10,r16
 406               	.LBB15:
 407               		.loc 1 168 167 view .LVU104
 408 00d6 6083      		st Z,r22
 409 00d8 4183      		std Z+1,r20
 410 00da 2283      		std Z+2,r18
 411 00dc 8382      		std Z+3,r8
 412 00de 9482      		std Z+4,r9
 413 00e0 A582      		std Z+5,r10
 414 00e2 B682      		std Z+6,r11
 169:ATMega32_utility_bib.cpp **** {
 170:ATMega32_utility_bib.cpp **** // Vorhandensein und Art des Parit√§ts-Bits festlegen:
 171:ATMega32_utility_bib.cpp **** 	// Gerade   Parit√§t: Anzahl der '1' wird auf gerade Anzahl erg√§nzt
 172:ATMega32_utility_bib.cpp **** 	// Ungerade Parit√§t: Anzahl der '1' wird auf ungerade Anzahl erg√§nzt
 173:ATMega32_utility_bib.cpp **** 	// Keine    Parit√§t: Parit√§ts-Bit entf√§llt
 174:ATMega32_utility_bib.cpp ****   if (ParBit == USART_EVEN_PARITY)
 415               		.loc 1 174 3 is_stmt 1 view .LVU105
 175:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (0 << UPM0);  // √§quivalent: UCSRC |= (1 << UPM1);
 416               		.loc 1 175 11 is_stmt 0 view .LVU106
 417 00e4 90B5      		in r25,0x20
 174:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (0 << UPM0);  // √§quivalent: UCSRC |= (1 << UPM1);
 418               		.loc 1 174 3 view .LVU107
 419 00e6 4130      		cpi r20,lo8(1)
 420 00e8 01F4      		brne .L17
 421               		.loc 1 175 5 is_stmt 1 view .LVU108
 422               		.loc 1 175 11 is_stmt 0 view .LVU109
 423 00ea 9062      		ori r25,lo8(32)
 424               	.L19:
 176:ATMega32_utility_bib.cpp **** 	else
 177:ATMega32_utility_bib.cpp ****   if (ParBit == USART_ODD_PARITY)
 178:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (1 << UPM0);
 179:ATMega32_utility_bib.cpp **** 	else
 180:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << UPM1) | (0 << UPM0);  // brauchen wir eigentlich nicht...
 425               		.loc 1 180 5 is_stmt 1 view .LVU110
 426               		.loc 1 180 11 is_stmt 0 view .LVU111
 427 00ec 90BD      		out 0x20,r25
 181:ATMega32_utility_bib.cpp **** 
 182:ATMega32_utility_bib.cpp ****   // Anzahl der Stop-Bits festlegen: 1 oder 2
 183:ATMega32_utility_bib.cpp ****   if (StopBits == 1)
 428               		.loc 1 183 3 is_stmt 1 view .LVU112
 429 00ee 2130      		cpi r18,lo8(1)
 430 00f0 01F4      		brne .L20
 184:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << USBS);
 431               		.loc 1 184 5 view .LVU113
 432               		.loc 1 184 11 is_stmt 0 view .LVU114
 433 00f2 80B5      		in r24,0x20
 434               	.LVL27:
 435               	.L28:
 185:ATMega32_utility_bib.cpp ****   else
 186:ATMega32_utility_bib.cpp ****   if (StopBits == 2)
 187:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << USBS);
 436               		.loc 1 187 11 view .LVU115
 437 00f4 80BD      		out 0x20,r24
 438               	.L21:
 188:ATMega32_utility_bib.cpp **** 
 189:ATMega32_utility_bib.cpp ****   // Anzahl der Zeichenbits: 5..9
 190:ATMega32_utility_bib.cpp ****   // √úblich sind 8 Bits / Zeichen.
 191:ATMega32_utility_bib.cpp ****   // Bei 9 Zeichenbits muss man die besondere Behandlung des 9.Bits beim
 192:ATMega32_utility_bib.cpp ****   // Lesen und Schreiben beachten. Diese ist in unseren Lese- und Schreibroutinen
 193:ATMega32_utility_bib.cpp ****   // nicht ber√ºcksichtigt.
 194:ATMega32_utility_bib.cpp ****   switch (CharBits)
 439               		.loc 1 194 3 is_stmt 1 view .LVU116
 440 00f6 6830      		cpi r22,lo8(8)
 441 00f8 01F0      		breq .L30
 442 00fa 00F4      		brsh .L23
 443 00fc 6630      		cpi r22,lo8(6)
 444 00fe 01F0      		breq .L24
 445 0100 6730      		cpi r22,lo8(7)
 446 0102 01F0      		breq .L25
 447               	.L26:
 195:ATMega32_utility_bib.cpp ****   {
 196:ATMega32_utility_bib.cpp ****     case 5: // 5 Zeichenbits
 197:ATMega32_utility_bib.cpp ****       break;
 198:ATMega32_utility_bib.cpp **** 
 199:ATMega32_utility_bib.cpp ****     case 6: // 6 Zeichenbits
 200:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ0);
 201:ATMega32_utility_bib.cpp ****       break;
 202:ATMega32_utility_bib.cpp **** 
 203:ATMega32_utility_bib.cpp ****     case 7: // 7 Zeichenbits
 204:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1);
 205:ATMega32_utility_bib.cpp ****       break;
 206:ATMega32_utility_bib.cpp **** 
 207:ATMega32_utility_bib.cpp ****     case 8: // 8 Zeichenbits
 208:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 209:ATMega32_utility_bib.cpp ****       break;
 210:ATMega32_utility_bib.cpp **** 
 211:ATMega32_utility_bib.cpp ****     case 9: // 9 Zeichenbits
 212:ATMega32_utility_bib.cpp ****       UCSRB |= (1 << UCSZ2);
 213:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 214:ATMega32_utility_bib.cpp ****       break;
 215:ATMega32_utility_bib.cpp ****   }
 216:ATMega32_utility_bib.cpp **** 
 217:ATMega32_utility_bib.cpp ****   // Einstellen der Bitrate:
 218:ATMega32_utility_bib.cpp ****   // Bei der Wahl der Bitrate muss der relative Bitratenfehler
 219:ATMega32_utility_bib.cpp ****   // aufgrund der Taktfrequenz des uC beachtet werden.
 220:ATMega32_utility_bib.cpp ****   // Dieser wirkt sich bei h√∂heren Bitraten st√§rker aus, daher
 221:ATMega32_utility_bib.cpp ****   // darf bei gro√üem Bitratenfehler die Bitrate nicht zu gro√ü
 222:ATMega32_utility_bib.cpp ****   // gew√§hlt werden.
 223:ATMega32_utility_bib.cpp ****   UBRRL = (F_CPU/(16*Baudrate)-1) % 256;
 448               		.loc 1 223 3 view .LVU117
 449               		.loc 1 223 21 is_stmt 0 view .LVU118
 450 0104 A501      		movw r20,r10
 451               	.LVL28:
 452               		.loc 1 223 21 view .LVU119
 453 0106 9401      		movw r18,r8
 454               	.LVL29:
 455               		.loc 1 223 21 view .LVU120
 456 0108 84E0      		ldi r24,4
 457               		1:
 458 010a 220F      		lsl r18
 459 010c 331F      		rol r19
 460 010e 441F      		rol r20
 461 0110 551F      		rol r21
 462 0112 8A95      		dec r24
 463 0114 01F4      		brne 1b
 464               		.loc 1 223 17 view .LVU121
 465 0116 60E0      		ldi r22,0
 466 0118 74E2      		ldi r23,lo8(36)
 467 011a 84EF      		ldi r24,lo8(-12)
 468 011c 90E0      		ldi r25,0
 469               	.LVL30:
 470               		.loc 1 223 17 view .LVU122
 471 011e 0E94 0000 		call __udivmodsi4
 472               	.LVL31:
 473               		.loc 1 223 31 view .LVU123
 474 0122 8FEF      		ldi r24,lo8(-1)
 475 0124 820F      		add r24,r18
 476               		.loc 1 223 9 view .LVU124
 477 0126 89B9      		out 0x9,r24
 224:ATMega32_utility_bib.cpp ****   UBRRH = (F_CPU/(16*Baudrate)-1) / 256;
 478               		.loc 1 224 3 is_stmt 1 view .LVU125
 479               		.loc 1 224 31 is_stmt 0 view .LVU126
 480 0128 2150      		subi r18,1
 481 012a 3109      		sbc r19,__zero_reg__
 482 012c 4109      		sbc r20,__zero_reg__
 483 012e 5109      		sbc r21,__zero_reg__
 484               		.loc 1 224 35 view .LVU127
 485 0130 232F      		mov r18,r19
 486 0132 342F      		mov r19,r20
 487 0134 452F      		mov r20,r21
 488 0136 5527      		clr r21
 489               		.loc 1 224 9 view .LVU128
 490 0138 20BD      		out 0x20,r18
 225:ATMega32_utility_bib.cpp **** 
 226:ATMega32_utility_bib.cpp ****   // Freigabe der Sende-/Empfangs-Kan√§le und uC-Pins
 227:ATMega32_utility_bib.cpp ****   UCSRB |= (1 << RXEN) | (1 << TXEN);
 491               		.loc 1 227 3 is_stmt 1 view .LVU129
 492               		.loc 1 227 9 is_stmt 0 view .LVU130
 493 013a 8AB1      		in r24,0xa
 494 013c 8861      		ori r24,lo8(24)
 495 013e 8AB9      		out 0xa,r24
 496               	/* epilogue start */
 497               	.LBE15:
 228:ATMega32_utility_bib.cpp **** 
 229:ATMega32_utility_bib.cpp **** 
 230:ATMega32_utility_bib.cpp **** 
 231:ATMega32_utility_bib.cpp **** 
 232:ATMega32_utility_bib.cpp **** 
 233:ATMega32_utility_bib.cpp **** }
 498               		.loc 1 233 1 view .LVU131
 499 0140 1F91      		pop r17
 500 0142 0F91      		pop r16
 501 0144 FF90      		pop r15
 502 0146 EF90      		pop r14
 503               	.LVL32:
 504               		.loc 1 233 1 view .LVU132
 505 0148 BF90      		pop r11
 506 014a AF90      		pop r10
 507 014c 9F90      		pop r9
 508 014e 8F90      		pop r8
 509 0150 0895      		ret
 510               	.LVL33:
 511               	.L17:
 512               	.LBB16:
 177:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (1 << UPM0);
 513               		.loc 1 177 3 is_stmt 1 view .LVU133
 514 0152 4230      		cpi r20,lo8(2)
 515 0154 01F4      		brne .L19
 178:ATMega32_utility_bib.cpp **** 	else
 516               		.loc 1 178 5 view .LVU134
 178:ATMega32_utility_bib.cpp **** 	else
 517               		.loc 1 178 11 is_stmt 0 view .LVU135
 518 0156 9063      		ori r25,lo8(48)
 519 0158 00C0      		rjmp .L19
 520               	.L20:
 186:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << USBS);
 521               		.loc 1 186 3 is_stmt 1 view .LVU136
 522 015a 2230      		cpi r18,lo8(2)
 523 015c 01F4      		brne .L21
 187:ATMega32_utility_bib.cpp **** 
 524               		.loc 1 187 5 view .LVU137
 187:ATMega32_utility_bib.cpp **** 
 525               		.loc 1 187 11 is_stmt 0 view .LVU138
 526 015e 80B5      		in r24,0x20
 527               	.LVL34:
 187:ATMega32_utility_bib.cpp **** 
 528               		.loc 1 187 11 view .LVU139
 529 0160 8860      		ori r24,lo8(8)
 530 0162 00C0      		rjmp .L28
 531               	.L23:
 194:ATMega32_utility_bib.cpp ****   {
 532               		.loc 1 194 3 view .LVU140
 533 0164 6930      		cpi r22,lo8(9)
 534 0166 01F4      		brne .L26
 211:ATMega32_utility_bib.cpp ****       UCSRB |= (1 << UCSZ2);
 535               		.loc 1 211 5 is_stmt 1 view .LVU141
 212:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 536               		.loc 1 212 7 view .LVU142
 212:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 537               		.loc 1 212 13 is_stmt 0 view .LVU143
 538 0168 529A      		sbi 0xa,2
 539               	.L30:
 213:ATMega32_utility_bib.cpp ****       break;
 540               		.loc 1 213 7 is_stmt 1 view .LVU144
 213:ATMega32_utility_bib.cpp ****       break;
 541               		.loc 1 213 13 is_stmt 0 view .LVU145
 542 016a 80B5      		in r24,0x20
 543 016c 8660      		ori r24,lo8(6)
 544 016e 00C0      		rjmp .L29
 545               	.L24:
 199:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ0);
 546               		.loc 1 199 5 is_stmt 1 view .LVU146
 200:ATMega32_utility_bib.cpp ****       break;
 547               		.loc 1 200 7 view .LVU147
 200:ATMega32_utility_bib.cpp ****       break;
 548               		.loc 1 200 13 is_stmt 0 view .LVU148
 549 0170 80B5      		in r24,0x20
 550 0172 8260      		ori r24,lo8(2)
 551               	.L29:
 213:ATMega32_utility_bib.cpp ****       break;
 552               		.loc 1 213 13 view .LVU149
 553 0174 80BD      		out 0x20,r24
 214:ATMega32_utility_bib.cpp ****   }
 554               		.loc 1 214 7 is_stmt 1 view .LVU150
 555 0176 00C0      		rjmp .L26
 556               	.L25:
 203:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1);
 557               		.loc 1 203 5 view .LVU151
 204:ATMega32_utility_bib.cpp ****       break;
 558               		.loc 1 204 7 view .LVU152
 204:ATMega32_utility_bib.cpp ****       break;
 559               		.loc 1 204 13 is_stmt 0 view .LVU153
 560 0178 80B5      		in r24,0x20
 561 017a 8460      		ori r24,lo8(4)
 562 017c 00C0      		rjmp .L29
 563               	.LBE16:
 564               		.cfi_endproc
 565               	.LFE25:
 567               	.global	_ZN5USARTC1Ehhhm
 568               		.set	_ZN5USARTC1Ehhhm,_ZN5USARTC2Ehhhm
 569               	.global	_ZN5USART9UsartInitEv
 571               	_ZN5USART9UsartInitEv:
 572               	.LVL35:
 573               	.LFB27:
 234:ATMega32_utility_bib.cpp **** void USART::UsartInit()
 235:ATMega32_utility_bib.cpp **** {
 574               		.loc 1 235 1 is_stmt 1 view -0
 575               		.cfi_startproc
 576               	/* prologue: function */
 577               	/* frame size = 0 */
 578               	/* stack size = 0 */
 579               	.L__stack_usage = 0
 580               	/* epilogue start */
 236:ATMega32_utility_bib.cpp **** 
 237:ATMega32_utility_bib.cpp **** /*
 238:ATMega32_utility_bib.cpp **** 	// Vorhandensein und Art des Parit√§ts-Bits festlegen:
 239:ATMega32_utility_bib.cpp **** 	// Gerade   Parit√§t: Anzahl der '1' wird auf gerade Anzahl erg√§nzt
 240:ATMega32_utility_bib.cpp **** 	// Ungerade Parit√§t: Anzahl der '1' wird auf ungerade Anzahl erg√§nzt
 241:ATMega32_utility_bib.cpp **** 	// Keine    Parit√§t: Parit√§ts-Bit entf√§llt
 242:ATMega32_utility_bib.cpp ****   if (ParBit == USART_EVEN_PARITY)
 243:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (0 << UPM0);  // √§quivalent: UCSRC |= (1 << UPM1);
 244:ATMega32_utility_bib.cpp **** 	else
 245:ATMega32_utility_bib.cpp ****   if (ParBit == USART_ODD_PARITY)
 246:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << UPM1) | (1 << UPM0);
 247:ATMega32_utility_bib.cpp **** 	else
 248:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << UPM1) | (0 << UPM0);  // brauchen wir eigentlich nicht...
 249:ATMega32_utility_bib.cpp **** 
 250:ATMega32_utility_bib.cpp ****   // Anzahl der Stop-Bits festlegen: 1 oder 2
 251:ATMega32_utility_bib.cpp ****   if (StopBits == 1)
 252:ATMega32_utility_bib.cpp ****     UCSRC |= (0 << USBS);
 253:ATMega32_utility_bib.cpp ****   else
 254:ATMega32_utility_bib.cpp ****   if (StopBits == 2)
 255:ATMega32_utility_bib.cpp ****     UCSRC |= (1 << USBS);
 256:ATMega32_utility_bib.cpp **** 
 257:ATMega32_utility_bib.cpp ****   // Anzahl der Zeichenbits: 5..9
 258:ATMega32_utility_bib.cpp ****   // √úblich sind 8 Bits / Zeichen.
 259:ATMega32_utility_bib.cpp ****   // Bei 9 Zeichenbits muss man die besondere Behandlung des 9.Bits beim
 260:ATMega32_utility_bib.cpp ****   // Lesen und Schreiben beachten. Diese ist in unseren Lese- und Schreibroutinen
 261:ATMega32_utility_bib.cpp ****   // nicht ber√ºcksichtigt.
 262:ATMega32_utility_bib.cpp ****   switch (CharBits)
 263:ATMega32_utility_bib.cpp ****   {
 264:ATMega32_utility_bib.cpp ****     case 5: // 5 Zeichenbits
 265:ATMega32_utility_bib.cpp ****       break;
 266:ATMega32_utility_bib.cpp **** 
 267:ATMega32_utility_bib.cpp ****     case 6: // 6 Zeichenbits
 268:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ0);
 269:ATMega32_utility_bib.cpp ****       break;
 270:ATMega32_utility_bib.cpp **** 
 271:ATMega32_utility_bib.cpp ****     case 7: // 7 Zeichenbits
 272:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1);
 273:ATMega32_utility_bib.cpp ****       break;
 274:ATMega32_utility_bib.cpp **** 
 275:ATMega32_utility_bib.cpp ****     case 8: // 8 Zeichenbits
 276:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 277:ATMega32_utility_bib.cpp ****       break;
 278:ATMega32_utility_bib.cpp **** 
 279:ATMega32_utility_bib.cpp ****     case 9: // 9 Zeichenbits
 280:ATMega32_utility_bib.cpp ****       UCSRB |= (1 << UCSZ2);
 281:ATMega32_utility_bib.cpp ****       UCSRC |= (1 << UCSZ1) | (1 << UCSZ0);
 282:ATMega32_utility_bib.cpp ****       break;
 283:ATMega32_utility_bib.cpp ****   }
 284:ATMega32_utility_bib.cpp **** 
 285:ATMega32_utility_bib.cpp ****   // Einstellen der Bitrate:
 286:ATMega32_utility_bib.cpp ****   // Bei der Wahl der Bitrate muss der relative Bitratenfehler
 287:ATMega32_utility_bib.cpp ****   // aufgrund der Taktfrequenz des uC beachtet werden.
 288:ATMega32_utility_bib.cpp ****   // Dieser wirkt sich bei h√∂heren Bitraten st√§rker aus, daher
 289:ATMega32_utility_bib.cpp ****   // darf bei gro√üem Bitratenfehler die Bitrate nicht zu gro√ü
 290:ATMega32_utility_bib.cpp ****   // gew√§hlt werden.
 291:ATMega32_utility_bib.cpp ****   UBRRL = (F_CPU/(16*Baudrate)-1) % 256;
 292:ATMega32_utility_bib.cpp ****   UBRRH = (F_CPU/(16*Baudrate)-1) / 256;
 293:ATMega32_utility_bib.cpp **** 
 294:ATMega32_utility_bib.cpp ****   // Freigabe der Sende-/Empfangs-Kan√§le und uC-Pins
 295:ATMega32_utility_bib.cpp ****   UCSRB |= (1 << RXEN) | (1 << TXEN);
 296:ATMega32_utility_bib.cpp ****   */
 297:ATMega32_utility_bib.cpp **** }
 581               		.loc 1 297 1 is_stmt 0 view .LVU155
 582 017e 0895      		ret
 583               		.cfi_endproc
 584               	.LFE27:
 586               	.global	_ZN5USART9UsartPutcEh
 588               	_ZN5USART9UsartPutcEh:
 589               	.LFB28:
 298:ATMega32_utility_bib.cpp **** 
 299:ATMega32_utility_bib.cpp **** 
 300:ATMega32_utility_bib.cpp **** 
 301:ATMega32_utility_bib.cpp **** /*
 302:ATMega32_utility_bib.cpp ****  *  1 Zeichen auf USART-Kanal ausgeben
 303:ATMega32_utility_bib.cpp ****  */
 304:ATMega32_utility_bib.cpp **** void USART::UsartPutc(uint8_t Data)
 305:ATMega32_utility_bib.cpp **** {
 590               		.loc 1 305 1 is_stmt 1 view -0
 591               		.cfi_startproc
 592               	/* prologue: function */
 593               	/* frame size = 0 */
 594               	/* stack size = 0 */
 595               	.L__stack_usage = 0
 596               	.LVL36:
 597               	.L33:
 306:ATMega32_utility_bib.cpp ****   while (!(UCSRA & (1 << UDRE)));
 598               		.loc 1 306 3 view .LVU157
 599               		.loc 1 306 10 view .LVU158
 600 0180 5D9B      		sbis 0xb,5
 601 0182 00C0      		rjmp .L33
 307:ATMega32_utility_bib.cpp ****   UDR = Data;
 602               		.loc 1 307 3 view .LVU159
 603               		.loc 1 307 7 is_stmt 0 view .LVU160
 604 0184 6CB9      		out 0xc,r22
 605               	/* epilogue start */
 308:ATMega32_utility_bib.cpp **** }
 606               		.loc 1 308 1 view .LVU161
 607 0186 0895      		ret
 608               		.cfi_endproc
 609               	.LFE28:
 611               	.global	_ZN5USART9UsartPutsEPc
 613               	_ZN5USART9UsartPutsEPc:
 614               	.LVL37:
 615               	.LFB29:
 309:ATMega32_utility_bib.cpp **** 
 310:ATMega32_utility_bib.cpp **** 
 311:ATMega32_utility_bib.cpp **** /*
 312:ATMega32_utility_bib.cpp ****  *  String auf USART-Kanal ausgeben
 313:ATMega32_utility_bib.cpp ****  */
 314:ATMega32_utility_bib.cpp **** void USART::UsartPuts(char* pString)
 315:ATMega32_utility_bib.cpp **** {
 616               		.loc 1 315 1 is_stmt 1 view -0
 617               		.cfi_startproc
 618               		.loc 1 315 1 is_stmt 0 view .LVU163
 619 0188 0F93      		push r16
 620               	.LCFI12:
 621               		.cfi_def_cfa_offset 3
 622               		.cfi_offset 16, -2
 623 018a 1F93      		push r17
 624               	.LCFI13:
 625               		.cfi_def_cfa_offset 4
 626               		.cfi_offset 17, -3
 627 018c CF93      		push r28
 628               	.LCFI14:
 629               		.cfi_def_cfa_offset 5
 630               		.cfi_offset 28, -4
 631 018e DF93      		push r29
 632               	.LCFI15:
 633               		.cfi_def_cfa_offset 6
 634               		.cfi_offset 29, -5
 635               	/* prologue: function */
 636               	/* frame size = 0 */
 637               	/* stack size = 4 */
 638               	.L__stack_usage = 4
 639 0190 8C01      		movw r16,r24
 640 0192 EB01      		movw r28,r22
 316:ATMega32_utility_bib.cpp **** 	char* pData = pString;
 641               		.loc 1 316 2 is_stmt 1 view .LVU164
 642               	.LVL38:
 643               	.L38:
 317:ATMega32_utility_bib.cpp **** 	
 318:ATMega32_utility_bib.cpp ****   while (*pData != 0)
 644               		.loc 1 318 3 view .LVU165
 645               		.loc 1 318 17 view .LVU166
 646               		.loc 1 318 10 is_stmt 0 view .LVU167
 647 0194 6991      		ld r22,Y+
 648               	.LVL39:
 649               		.loc 1 318 17 view .LVU168
 650 0196 6623      		tst r22
 651 0198 01F0      		breq .L36
 319:ATMega32_utility_bib.cpp ****   {
 320:ATMega32_utility_bib.cpp ****     UsartPutc(*pData);
 652               		.loc 1 320 5 is_stmt 1 view .LVU169
 653               		.loc 1 320 14 is_stmt 0 view .LVU170
 654 019a C801      		movw r24,r16
 655 019c 0E94 0000 		call _ZN5USART9UsartPutcEh
 656               	.LVL40:
 321:ATMega32_utility_bib.cpp **** 	  pData++;
 657               		.loc 1 321 4 is_stmt 1 view .LVU171
 318:ATMega32_utility_bib.cpp ****   {
 658               		.loc 1 318 3 is_stmt 0 view .LVU172
 659 01a0 00C0      		rjmp .L38
 660               	.LVL41:
 661               	.L36:
 662               	/* epilogue start */
 322:ATMega32_utility_bib.cpp ****   }	
 323:ATMega32_utility_bib.cpp **** }
 663               		.loc 1 323 1 view .LVU173
 664 01a2 DF91      		pop r29
 665 01a4 CF91      		pop r28
 666               	.LVL42:
 667               		.loc 1 323 1 view .LVU174
 668 01a6 1F91      		pop r17
 669 01a8 0F91      		pop r16
 670               	.LVL43:
 671               		.loc 1 323 1 view .LVU175
 672 01aa 0895      		ret
 673               		.cfi_endproc
 674               	.LFE29:
 676               	.global	_ZN5USART9UsartGetcEv
 678               	_ZN5USART9UsartGetcEv:
 679               	.LFB30:
 324:ATMega32_utility_bib.cpp **** 
 325:ATMega32_utility_bib.cpp **** /*
 326:ATMega32_utility_bib.cpp ****  *  1 Zeichen von USART-Kanal einlesen
 327:ATMega32_utility_bib.cpp ****  */
 328:ATMega32_utility_bib.cpp **** uint8_t USART::UsartGetc(void)
 329:ATMega32_utility_bib.cpp **** {
 680               		.loc 1 329 1 is_stmt 1 view -0
 681               		.cfi_startproc
 682               	/* prologue: function */
 683               	/* frame size = 0 */
 684               	/* stack size = 0 */
 685               	.L__stack_usage = 0
 686               	.LVL44:
 687               	.L40:
 330:ATMega32_utility_bib.cpp **** 	uint8_t Data;
 688               		.loc 1 330 2 view .LVU177
 331:ATMega32_utility_bib.cpp **** 	
 332:ATMega32_utility_bib.cpp ****   while (!(UCSRA & (1 << RXC)));
 689               		.loc 1 332 3 view .LVU178
 690               		.loc 1 332 10 view .LVU179
 691 01ac 5F9B      		sbis 0xb,7
 692 01ae 00C0      		rjmp .L40
 333:ATMega32_utility_bib.cpp ****   Data = UDR;
 693               		.loc 1 333 3 view .LVU180
 694               		.loc 1 333 8 is_stmt 0 view .LVU181
 695 01b0 8CB1      		in r24,0xc
 696               	.LVL45:
 334:ATMega32_utility_bib.cpp ****   
 335:ATMega32_utility_bib.cpp ****   return(Data);
 697               		.loc 1 335 3 is_stmt 1 view .LVU182
 698               	/* epilogue start */
 336:ATMega32_utility_bib.cpp **** }
 699               		.loc 1 336 1 is_stmt 0 view .LVU183
 700 01b2 0895      		ret
 701               		.cfi_endproc
 702               	.LFE30:
 704               	.Letext0:
 705               		.file 3 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/stdint.h"
 706               		.file 4 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/lib/avr-gcc/9/gcc/avr/9.3.0/include/stddef.h"
 707               		.file 5 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/stdio.h"
 708               		.file 6 "/opt/homebrew/Cellar/avr-gcc@9/9.3.0_3/avr/include/stdlib.h"
 709               		.file 7 "ATMega32_utility_bib.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 ATMega32_utility_bib.cpp
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2      *ABS*:000000000000003e __SP_H__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3      *ABS*:000000000000003d __SP_L__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:4      *ABS*:000000000000003f __SREG__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:5      *ABS*:0000000000000000 __tmp_reg__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:6      *ABS*:0000000000000001 __zero_reg__
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:12     .text:0000000000000000 _ZN8ADC_readC2Eh
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:16     .text:0000000000000000 .Loc.0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:17     .text:0000000000000000 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:23     .text:0000000000000000 .Loc.1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:28     .text:0000000000000004 .Loc.2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:30     .text:0000000000000006 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:12     .text:0000000000000000 _ZN8ADC_readC1Eh
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:37     .text:0000000000000006 _ZN8ADC_read7adcwertEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:40     .text:0000000000000006 .Loc.3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:41     .text:0000000000000006 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:46     .text:0000000000000006 .Loc.4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:48     .text:0000000000000008 .Loc.5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:50     .text:0000000000000008 .Loc.6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:51     .text:0000000000000008 .Loc.7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:53     .text:000000000000000a .Loc.8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:55     .text:000000000000000a .Loc.9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:56     .text:000000000000000a .Loc.10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:58     .text:000000000000000c .Loc.11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:61     .text:000000000000000e .Loc.12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:64     .text:0000000000000010 .Loc.13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:66     .text:0000000000000012 .Loc.14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:68     .text:0000000000000014 .Loc.15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:71     .text:0000000000000016 .Loc.16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:72     .text:0000000000000016 .Loc.17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:75     .text:000000000000001a .Loc.18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:76     .text:000000000000001a .Loc.19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:79     .text:000000000000001c .Loc.20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:80     .text:000000000000001c .Loc.21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:83     .text:0000000000000020 .Loc.22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:84     .text:0000000000000020 .Loc.23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:88     .text:0000000000000024 .Loc.24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:90     .text:0000000000000024 .Loc.25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:92     .text:0000000000000026 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:97     .text:0000000000000026 _ZN6ButtonC2Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:100    .text:0000000000000026 .Loc.26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:101    .text:0000000000000026 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:107    .text:0000000000000026 .Loc.27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:109    .text:0000000000000028 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:97     .text:0000000000000026 _ZN5TimerC1Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:97     .text:0000000000000026 _ZN5TimerC2Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:97     .text:0000000000000026 _ZN6ButtonC1Ev
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:120    .text:0000000000000028 _ZN6Button11Button_readEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:123    .text:0000000000000028 .Loc.28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:124    .text:0000000000000028 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:125    .text:0000000000000028 .Loc.29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:145    .text:0000000000000032 .Loc.30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:147    .text:0000000000000032 .Loc.31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:150    .text:0000000000000032 .Loc.32
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:153    .text:0000000000000032 .Loc.33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:156    .text:0000000000000034 .Loc.34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:159    .text:0000000000000036 .Loc.35
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:163    .text:0000000000000036 .Loc.36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:164    .text:0000000000000036 .Loc.37
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:171    .text:0000000000000040 .Loc.38
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:173    .text:0000000000000042 .Loc.39
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:178    .text:0000000000000042 .Loc.40
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:180    .text:0000000000000042 .Loc.41
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:181    .text:0000000000000042 .Loc.42
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:182    .text:0000000000000042 .Loc.43
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:183    .text:0000000000000042 .Loc.44
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:184    .text:0000000000000042 .Loc.45
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:185    .text:0000000000000042 .Loc.46
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:186    .text:0000000000000042 .Loc.47
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:191    .text:000000000000004c L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:194    .text:000000000000004e .Loc.48
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:197    .text:000000000000004e .Loc.49
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:199    .text:0000000000000050 .Loc.50
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:200    .text:0000000000000050 .Loc.51
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:204    .text:0000000000000056 .Loc.52
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:208    .text:000000000000005c .Loc.53
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:209    .text:000000000000005c .Loc.54
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:212    .text:0000000000000060 .Loc.55
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:216    .text:0000000000000066 .Loc.56
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:217    .text:0000000000000066 .Loc.57
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:220    .text:000000000000006a .Loc.58
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:224    .text:0000000000000070 .Loc.59
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:225    .text:0000000000000070 .Loc.60
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:228    .text:0000000000000074 .Loc.61
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:231    .text:0000000000000078 .Loc.62
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:232    .text:0000000000000078 .Loc.63
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:236    .text:000000000000007c .Loc.64
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:238    .text:000000000000007e .Loc.65
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:242    .text:0000000000000084 .Loc.66
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:245    .text:0000000000000086 .Loc.67
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:246    .text:0000000000000086 .Loc.68
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:250    .text:0000000000000088 .Loc.69
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:255    .text:000000000000008a .Loc.70
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:262    .text:0000000000000092 .Loc.71
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:266    .text:0000000000000096 .Loc.72
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:270    .text:000000000000009a .Loc.73
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:273    .text:000000000000009e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:278    .text:000000000000009e _ZN5Timer25Timer_0_Overflow_ISR_initEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:281    .text:000000000000009e .Loc.74
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:282    .text:000000000000009e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:287    .text:000000000000009e .Loc.75
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:288    .text:000000000000009e .Loc.76
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:290    .text:00000000000000a0 .Loc.77
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:291    .text:00000000000000a0 .Loc.78
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:293    .text:00000000000000a2 .Loc.79
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:294    .text:00000000000000a2 .Loc.80
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:297    .text:00000000000000a4 .Loc.81
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:299    .text:00000000000000a6 .Loc.82
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:300    .text:00000000000000a6 .Loc.83
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:303    .text:00000000000000aa .Loc.84
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:304    .text:00000000000000aa .Loc.85
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:309    .text:00000000000000ac .Loc.86
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:312    .text:00000000000000ac .Loc.87
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:314    .text:00000000000000ae L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:319    .text:00000000000000ae _ZN5Timer24Timer_0_Compare_ISR_initEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:322    .text:00000000000000ae .Loc.88
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:323    .text:00000000000000ae L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:328    .text:00000000000000ae .Loc.89
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:329    .text:00000000000000ae .Loc.90
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:331    .text:00000000000000b0 .Loc.91
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:332    .text:00000000000000b0 .Loc.92
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:335    .text:00000000000000b2 .Loc.93
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:337    .text:00000000000000b4 .Loc.94
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:338    .text:00000000000000b4 .Loc.95
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:341    .text:00000000000000b8 .Loc.96
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:342    .text:00000000000000b8 .Loc.97
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:345    .text:00000000000000bc .Loc.98
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:346    .text:00000000000000bc .Loc.99
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:351    .text:00000000000000be .Loc.100
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:354    .text:00000000000000be .Loc.101
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:356    .text:00000000000000c0 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:361    .text:00000000000000c0 _ZN5USARTC2Ehhhm
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:364    .text:00000000000000c0 .Loc.102
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:365    .text:00000000000000c0 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:366    .text:00000000000000c0 .Loc.103
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:407    .text:00000000000000d6 .Loc.104
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:415    .text:00000000000000e4 .Loc.105
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:416    .text:00000000000000e4 .Loc.106
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:418    .text:00000000000000e6 .Loc.107
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:421    .text:00000000000000ea .Loc.108
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:422    .text:00000000000000ea .Loc.109
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:425    .text:00000000000000ec .Loc.110
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:426    .text:00000000000000ec .Loc.111
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:428    .text:00000000000000ee .Loc.112
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:431    .text:00000000000000f2 .Loc.113
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:432    .text:00000000000000f2 .Loc.114
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:436    .text:00000000000000f4 .Loc.115
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:439    .text:00000000000000f6 .Loc.116
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:448    .text:0000000000000104 .Loc.117
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:449    .text:0000000000000104 .Loc.118
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:452    .text:0000000000000106 .Loc.119
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:455    .text:0000000000000108 .Loc.120
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:464    .text:0000000000000116 .Loc.121
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:470    .text:000000000000011e .Loc.122
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:473    .text:0000000000000122 .Loc.123
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:476    .text:0000000000000126 .Loc.124
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:478    .text:0000000000000128 .Loc.125
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:479    .text:0000000000000128 .Loc.126
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:484    .text:0000000000000130 .Loc.127
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:489    .text:0000000000000138 .Loc.128
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:491    .text:000000000000013a .Loc.129
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:492    .text:000000000000013a .Loc.130
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:498    .text:0000000000000140 .Loc.131
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:504    .text:0000000000000148 .Loc.132
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:513    .text:0000000000000152 .Loc.133
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:516    .text:0000000000000156 .Loc.134
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:517    .text:0000000000000156 .Loc.135
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:521    .text:000000000000015a .Loc.136
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:524    .text:000000000000015e .Loc.137
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:525    .text:000000000000015e .Loc.138
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:528    .text:0000000000000160 .Loc.139
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:532    .text:0000000000000164 .Loc.140
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:535    .text:0000000000000168 .Loc.141
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:536    .text:0000000000000168 .Loc.142
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:537    .text:0000000000000168 .Loc.143
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:540    .text:000000000000016a .Loc.144
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:541    .text:000000000000016a .Loc.145
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:546    .text:0000000000000170 .Loc.146
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:547    .text:0000000000000170 .Loc.147
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:548    .text:0000000000000170 .Loc.148
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:552    .text:0000000000000174 .Loc.149
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:554    .text:0000000000000176 .Loc.150
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:557    .text:0000000000000178 .Loc.151
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:558    .text:0000000000000178 .Loc.152
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:559    .text:0000000000000178 .Loc.153
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:564    .text:000000000000017e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:361    .text:00000000000000c0 _ZN5USARTC1Ehhhm
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:571    .text:000000000000017e _ZN5USART9UsartInitEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:574    .text:000000000000017e .Loc.154
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:575    .text:000000000000017e L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:581    .text:000000000000017e .Loc.155
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:583    .text:0000000000000180 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:588    .text:0000000000000180 _ZN5USART9UsartPutcEh
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:590    .text:0000000000000180 .Loc.156
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:591    .text:0000000000000180 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:598    .text:0000000000000180 .Loc.157
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:599    .text:0000000000000180 .Loc.158
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:602    .text:0000000000000184 .Loc.159
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:603    .text:0000000000000184 .Loc.160
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:606    .text:0000000000000186 .Loc.161
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:608    .text:0000000000000188 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:613    .text:0000000000000188 _ZN5USART9UsartPutsEPc
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:616    .text:0000000000000188 .Loc.162
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:617    .text:0000000000000188 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:618    .text:0000000000000188 .Loc.163
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:641    .text:0000000000000194 .Loc.164
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:644    .text:0000000000000194 .Loc.165
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:645    .text:0000000000000194 .Loc.166
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:646    .text:0000000000000194 .Loc.167
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:649    .text:0000000000000196 .Loc.168
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:652    .text:000000000000019a .Loc.169
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:653    .text:000000000000019a .Loc.170
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:657    .text:00000000000001a0 .Loc.171
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:658    .text:00000000000001a0 .Loc.172
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:663    .text:00000000000001a2 .Loc.173
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:667    .text:00000000000001a6 .Loc.174
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:671    .text:00000000000001aa .Loc.175
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:673    .text:00000000000001ac L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:678    .text:00000000000001ac _ZN5USART9UsartGetcEv
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:680    .text:00000000000001ac .Loc.176
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:681    .text:00000000000001ac L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:688    .text:00000000000001ac .Loc.177
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:689    .text:00000000000001ac .Loc.178
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:690    .text:00000000000001ac .Loc.179
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:693    .text:00000000000001b0 .Loc.180
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:694    .text:00000000000001b0 .Loc.181
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:697    .text:00000000000001b2 .Loc.182
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:699    .text:00000000000001b2 .Loc.183
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:701    .text:00000000000001b4 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:710    .text:00000000000001b4 L0
                     .debug_frame:0000000000000000 L0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:78     .text:000000000000001c .L3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:189    .text:0000000000000046 .L11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:249    .text:0000000000000088 .L9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:261    .text:0000000000000092 .L10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:265    .text:0000000000000096 .L11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:269    .text:000000000000009a .L12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:253    .text:000000000000008a .L7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:511    .text:0000000000000152 .L17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:520    .text:000000000000015a .L20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:539    .text:000000000000016a .L30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:531    .text:0000000000000164 .L23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:545    .text:0000000000000170 .L24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:556    .text:0000000000000178 .L25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:457    .text:000000000000010a .L12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:424    .text:00000000000000ec .L19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:438    .text:00000000000000f6 .L21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:435    .text:00000000000000f4 .L28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:447    .text:0000000000000104 .L26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:551    .text:0000000000000174 .L29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:597    .text:0000000000000180 .L33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:661    .text:00000000000001a2 .L36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:643    .text:0000000000000194 .L38
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:687    .text:00000000000001ac .L40
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:1730   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:8      .text:0000000000000000 .Ltext0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:704    .text:00000000000001b4 .Letext0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3258   .debug_line:0000000000000000 .Ldebug_line0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:679    .text:00000000000001ac .LFB30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:702    .text:00000000000001b4 .LFE30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2509   .debug_loc:0000000000000004 .LLST26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2504   .debug_loc:0000000000000000 .LVUS26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2531   .debug_loc:000000000000002c .LLST27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2528   .debug_loc:000000000000002a .LVUS27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:615    .text:0000000000000188 .LFB29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:674    .text:00000000000001ac .LFE29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2538   .debug_loc:000000000000003f .LLST22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2578   .debug_loc:000000000000008e .LLST23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2571   .debug_loc:0000000000000088 .LVUS23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2611   .debug_loc:00000000000000c8 .LLST24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2606   .debug_loc:00000000000000c4 .LVUS24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2639   .debug_loc:00000000000000f6 .LLST25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2630   .debug_loc:00000000000000ee .LVUS25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:656    .text:00000000000001a0 .LVL40
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:589    .text:0000000000000180 .LFB28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:609    .text:0000000000000188 .LFE28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2675   .debug_loc:000000000000013a .LLST20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2672   .debug_loc:0000000000000138 .LVUS20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2690   .debug_loc:0000000000000154 .LLST21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2687   .debug_loc:0000000000000152 .LVUS21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:573    .text:000000000000017e .LFB27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:584    .text:0000000000000180 .LFE27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:363    .text:00000000000000c0 .LFB25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:565    .text:000000000000017e .LFE25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2697   .debug_loc:0000000000000167 .LLST14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2765   .debug_loc:00000000000001ee .LLST15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2754   .debug_loc:00000000000001e4 .LVUS15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2818   .debug_loc:000000000000024a .LLST16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2811   .debug_loc:0000000000000244 .LVUS16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2843   .debug_loc:000000000000027c .LLST17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2836   .debug_loc:0000000000000276 .LVUS17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2868   .debug_loc:00000000000002ae .LLST18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2861   .debug_loc:00000000000002a8 .LVUS18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2893   .debug_loc:00000000000002e0 .LLST19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2886   .debug_loc:00000000000002da .LVUS19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:321    .text:00000000000000ae .LFB23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:357    .text:00000000000000c0 .LFE23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2938   .debug_loc:0000000000000326 .LLST13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2933   .debug_loc:0000000000000322 .LVUS13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:280    .text:000000000000009e .LFB22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:315    .text:00000000000000ae .LFE22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2962   .debug_loc:0000000000000350 .LLST12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2957   .debug_loc:000000000000034c .LVUS12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:122    .text:0000000000000028 .LFB18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:274    .text:000000000000009e .LFE18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:2981   .debug_loc:0000000000000376 .LLST3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3018   .debug_loc:00000000000003c2 .LLST4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3013   .debug_loc:00000000000003be .LVUS4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3046   .debug_loc:00000000000003f0 .LLST5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3037   .debug_loc:00000000000003e8 .LVUS5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3078   .debug_loc:0000000000000430 .LLST6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3069   .debug_loc:0000000000000428 .LVUS6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:149    .text:0000000000000032 .LBI10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:148    .text:0000000000000032 .LBB10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:162    .text:0000000000000036 .LBE10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3117   .debug_loc:0000000000000478 .LLST7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3114   .debug_loc:0000000000000476 .LVUS7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3128   .debug_loc:000000000000048e .LLST8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3125   .debug_loc:000000000000048c .LVUS8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:176    .text:0000000000000042 .LBI13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:175    .text:0000000000000042 .LBB13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:196    .text:000000000000004e .LBE13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3140   .debug_loc:00000000000004a5 .LLST9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3137   .debug_loc:00000000000004a3 .LVUS9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3152   .debug_loc:00000000000004bf .LLST10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3149   .debug_loc:00000000000004bd .LVUS10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3164   .debug_loc:00000000000004d9 .LLST11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3161   .debug_loc:00000000000004d7 .LVUS11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:168    .text:000000000000003e .LVL13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:99     .text:0000000000000026 .LFB16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:110    .text:0000000000000028 .LFE16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:39     .text:0000000000000006 .LFB14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:93     .text:0000000000000026 .LFE14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3178   .debug_loc:00000000000004f3 .LLST0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3173   .debug_loc:00000000000004ef .LVUS0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3204   .debug_loc:000000000000051f .LLST1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3199   .debug_loc:000000000000051b .LVUS1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3228   .debug_loc:0000000000000549 .LLST2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:3221   .debug_loc:0000000000000543 .LVUS2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:14     .text:0000000000000000 .LFB12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:31     .text:0000000000000006 .LFE12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:686    .text:00000000000001ac .LVL44
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:696    .text:00000000000001b2 .LVL45
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:620    .text:000000000000018a .LCFI12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:624    .text:000000000000018c .LCFI13
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:628    .text:000000000000018e .LCFI14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:632    .text:0000000000000190 .LCFI15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:614    .text:0000000000000188 .LVL37
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:642    .text:0000000000000194 .LVL38
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:670    .text:00000000000001aa .LVL43
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:648    .text:0000000000000196 .LVL39
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:660    .text:00000000000001a2 .LVL41
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:666    .text:00000000000001a6 .LVL42
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:596    .text:0000000000000180 .LVL36
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:368    .text:00000000000000c2 .LCFI4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:372    .text:00000000000000c4 .LCFI5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:376    .text:00000000000000c6 .LCFI6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:380    .text:00000000000000c8 .LCFI7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:384    .text:00000000000000ca .LCFI8
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:388    .text:00000000000000cc .LCFI9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:392    .text:00000000000000ce .LCFI10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:396    .text:00000000000000d0 .LCFI11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:362    .text:00000000000000c0 .LVL26
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:434    .text:00000000000000f4 .LVL27
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:472    .text:0000000000000122 .LVL31
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:510    .text:0000000000000152 .LVL33
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:527    .text:0000000000000160 .LVL34
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:469    .text:000000000000011e .LVL30
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:451    .text:0000000000000106 .LVL28
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:454    .text:0000000000000108 .LVL29
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:503    .text:0000000000000148 .LVL32
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:320    .text:00000000000000ae .LVL24
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:334    .text:00000000000000b2 .LVL25
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:279    .text:000000000000009e .LVL22
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:296    .text:00000000000000a4 .LVL23
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:127    .text:000000000000002a .LCFI0
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:131    .text:000000000000002c .LCFI1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:135    .text:000000000000002e .LCFI2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:139    .text:0000000000000032 .LCFI3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:121    .text:0000000000000028 .LVL9
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:155    .text:0000000000000034 .LVL11
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:146    .text:0000000000000032 .LVL10
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:244    .text:0000000000000086 .LVL18
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:248    .text:0000000000000088 .LVL19
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:252    .text:000000000000008a .LVL20
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:260    .text:0000000000000092 .LVL21
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:170    .text:0000000000000040 .LVL14
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:235    .text:000000000000007c .LVL17
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:158    .text:0000000000000036 .LVL12
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:174    .text:0000000000000042 .LVL15
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:193    .text:000000000000004e .LVL16
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:38     .text:0000000000000006 .LVL1
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:60     .text:000000000000000e .LVL4
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:49     .text:0000000000000008 .LVL2
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:87     .text:0000000000000024 .LVL7
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:54     .text:000000000000000a .LVL3
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:63     .text:0000000000000010 .LVL5
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:70     .text:0000000000000016 .LVL6
/var/folders/t1/hcvhy4kn4wqf61nvgxt8qfpc0000gn/T//ccVyAoW7.s:711    .debug_info:0000000000000000 .Ldebug_info0

UNDEFINED SYMBOLS
__udivmodsi4
