Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Fri Dec 26 19:40:49 2025
| Host         : dan-alencar running 64-bit Linux Mint 22.2
| Command      : report_control_sets -verbose -file fpga_unified_top_control_sets_placed.rpt
| Design       : fpga_unified_top
| Device       : xcau15p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              90 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             192 |           42 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------+-------------------------+------------------+----------------+--------------+
|       Clock Signal       |               Enable Signal              |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+------------------------------------------+-------------------------+------------------+----------------+--------------+
|  clock_gen/inst/clk_out1 |                                          | mgr/reset               |                1 |              1 |         1.00 |
|  clock_gen/inst/clk_out2 |                                          | mgr/reset               |                1 |              1 |         1.00 |
|  clock_gen/inst/clk_out3 |                                          | mgr/reset               |                1 |              1 |         1.00 |
|  clock_gen/inst/clk_out3 | u_arb/FSM_sequential_state[1]_i_1__1_n_0 | u_mon/reset_sync_reg[2] |                1 |              2 |         2.00 |
|  clock_gen/inst/clk_out3 | mgr/FSM_sequential_state[2]_i_1__0_n_0   | sweep_rst_n             |                1 |              3 |         3.00 |
|  clock_gen/inst/clk_out3 |                                          | fpga_button_IBUF_inst/O |                1 |              3 |         3.00 |
|  clock_gen/inst/clk_out3 | u_mon/FSM_sequential_state[2]_i_1_n_0    | u_mon/reset_sync_reg[2] |                1 |              3 |         3.00 |
|  clock_gen/inst/clk_out3 | u_mon/FSM_sequential_tx_state[2]_i_1_n_0 | u_mon/reset_sync_reg[2] |                2 |              3 |         1.50 |
|  clock_gen/inst/clk_out3 |                                          |                         |                3 |              3 |         1.00 |
|  clock_gen/inst/clk_out3 |                                          | sweep_rst_n             |                4 |              4 |         1.00 |
|  clock_gen/inst/clk_out3 | u_mon/byte_index[0]                      | u_mon/reset_sync_reg[2] |                3 |              4 |         1.33 |
|  clock_gen/inst/clk_out3 | u_mon/bit_index[3]_i_1_n_0               | u_mon/reset_sync_reg[2] |                1 |              4 |         4.00 |
|  clock_gen/inst/clk_out3 | mgr/stab_count_2[0]                      | sweep_rst_n             |                2 |              7 |         3.50 |
|  clock_gen/inst/clk_out3 | u_mon/tx_shift_reg_0[0]                  | u_mon/reset_sync_reg[2] |                1 |              9 |         9.00 |
|  clock_gen/inst/clk_out3 | u_mon/baud_counter[9]_i_1_n_0            | u_mon/reset_sync_reg[2] |                2 |             10 |         5.00 |
|  clock_gen/inst/clk_out3 | mgr/send_pulse_cnt_1[0]                  | sweep_rst_n             |                4 |             10 |         2.50 |
|  clock_gen/inst/clk_out3 | u_router/E[0]                            | u_mon/reset_sync_reg[2] |                5 |             13 |         2.60 |
|  clock_gen/inst/clk_out3 | u_mon/byte_delay_counter_1[0]            | u_mon/reset_sync_reg[2] |                5 |             14 |         2.80 |
|  clock_gen/inst/clk_out3 | u_mon/timeout_cnt[0]                     | u_mon/reset_sync_reg[2] |                6 |             14 |         2.33 |
|  clock_gen/inst/clk_out3 | mgr/display_value[15]_i_1_n_0            | sweep_rst_n             |                5 |             16 |         3.20 |
|  clock_gen/inst/clk_out3 | mgr/phase_limit_cnt_0[0]                 | sweep_rst_n             |                4 |             16 |         4.00 |
|  clock_gen/inst/clk_out3 | u_mon/reg_vcc[0]                         | u_mon/reset_sync_reg[2] |                7 |             16 |         2.29 |
|  clock_gen/inst/clk_out3 | u_mon/reg_temp[0]                        | u_mon/reset_sync_reg[2] |                6 |             16 |         2.67 |
|  clock_gen/inst/psdone   |                                          | sweep_rst_n             |                3 |             16 |         5.33 |
|  clock_gen/inst/clk_out3 | u_router/tx_idle_timer_0[0]              | u_mon/reset_sync_reg[2] |                6 |             32 |         5.33 |
|  clock_gen/inst/clk_out3 |                                          | u_mon/reset_sync_reg[2] |               12 |             64 |         5.33 |
+--------------------------+------------------------------------------+-------------------------+------------------+----------------+--------------+


