{
  "module_name": "clk-mt8192-vdec.c",
  "hash_id": "2db243d86fdac5a50d2404b727a5ea29f4d6c2f3e641452645922c56660f5936",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8192-vdec.c",
  "human_readable_source": "\n\n\n\n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt8192-clk.h>\n\nstatic const struct mtk_gate_regs vdec0_cg_regs = {\n\t.set_ofs = 0x0,\n\t.clr_ofs = 0x4,\n\t.sta_ofs = 0x0,\n};\n\nstatic const struct mtk_gate_regs vdec1_cg_regs = {\n\t.set_ofs = 0x200,\n\t.clr_ofs = 0x204,\n\t.sta_ofs = 0x200,\n};\n\nstatic const struct mtk_gate_regs vdec2_cg_regs = {\n\t.set_ofs = 0x8,\n\t.clr_ofs = 0xc,\n\t.sta_ofs = 0x8,\n};\n\n#define GATE_VDEC0(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &vdec0_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\n#define GATE_VDEC1(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &vdec1_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\n#define GATE_VDEC2(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &vdec2_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\nstatic const struct mtk_gate vdec_clks[] = {\n\t \n\tGATE_VDEC0(CLK_VDEC_VDEC, \"vdec_vdec\", \"vdec_sel\", 0),\n\tGATE_VDEC0(CLK_VDEC_ACTIVE, \"vdec_active\", \"vdec_sel\", 4),\n\t \n\tGATE_VDEC1(CLK_VDEC_LAT, \"vdec_lat\", \"vdec_sel\", 0),\n\tGATE_VDEC1(CLK_VDEC_LAT_ACTIVE, \"vdec_lat_active\", \"vdec_sel\", 4),\n\t \n\tGATE_VDEC2(CLK_VDEC_LARB1, \"vdec_larb1\", \"vdec_sel\", 0),\n};\n\nstatic const struct mtk_gate vdec_soc_clks[] = {\n\t \n\tGATE_VDEC0(CLK_VDEC_SOC_VDEC, \"vdec_soc_vdec\", \"vdec_sel\", 0),\n\tGATE_VDEC0(CLK_VDEC_SOC_VDEC_ACTIVE, \"vdec_soc_vdec_active\", \"vdec_sel\", 4),\n\t \n\tGATE_VDEC1(CLK_VDEC_SOC_LAT, \"vdec_soc_lat\", \"vdec_sel\", 0),\n\tGATE_VDEC1(CLK_VDEC_SOC_LAT_ACTIVE, \"vdec_soc_lat_active\", \"vdec_sel\", 4),\n\t \n\tGATE_VDEC2(CLK_VDEC_SOC_LARB1, \"vdec_soc_larb1\", \"vdec_sel\", 0),\n};\n\nstatic const struct mtk_clk_desc vdec_desc = {\n\t.clks = vdec_clks,\n\t.num_clks = ARRAY_SIZE(vdec_clks),\n};\n\nstatic const struct mtk_clk_desc vdec_soc_desc = {\n\t.clks = vdec_soc_clks,\n\t.num_clks = ARRAY_SIZE(vdec_soc_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8192_vdec[] = {\n\t{\n\t\t.compatible = \"mediatek,mt8192-vdecsys\",\n\t\t.data = &vdec_desc,\n\t}, {\n\t\t.compatible = \"mediatek,mt8192-vdecsys_soc\",\n\t\t.data = &vdec_soc_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8192_vdec);\n\nstatic struct platform_driver clk_mt8192_vdec_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8192-vdec\",\n\t\t.of_match_table = of_match_clk_mt8192_vdec,\n\t},\n};\nmodule_platform_driver(clk_mt8192_vdec_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}