0.6
2019.2
Nov  6 2019
21:57:16
D:/MyStuff/Projects/Vivado/HDL-project/HDL-mean-filter/HDL-mean-filter.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1600680081,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_4;blk_mem_gen_v8_4_4_mem_module;blk_mem_gen_v8_4_4_output_stage;blk_mem_gen_v8_4_4_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,,,,,,,
