// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_rasterization2_HH_
#define _a0_rasterization2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_rendering_urem_16dEe.h"
#include "a0_rendering_udiv_16eOg.h"
#include "a0_rendering_ama_subfYi.h"
#include "a0_rendering_am_submbkb.h"

namespace ap_rtl {

struct a0_rasterization2 : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<2> > flag_V;
    sc_in< sc_lv<8> > max_min_0_V_read;
    sc_in< sc_lv<8> > max_min_2_V_read;
    sc_in< sc_lv<8> > max_min_4_V_read;
    sc_in< sc_lv<16> > max_index_0_V_read;
    sc_in< sc_lv<8> > triangle_2d_same_x0_V;
    sc_in< sc_lv<8> > triangle_2d_same_y0_V;
    sc_in< sc_lv<8> > triangle_2d_same_x1_V;
    sc_in< sc_lv<8> > triangle_2d_same_y1_V;
    sc_in< sc_lv<8> > triangle_2d_same_x2_V;
    sc_in< sc_lv<8> > triangle_2d_same_y2_V;
    sc_in< sc_lv<8> > triangle_2d_same_z_V;
    sc_out< sc_lv<9> > fragment2_x_V_address0;
    sc_out< sc_logic > fragment2_x_V_ce0;
    sc_out< sc_logic > fragment2_x_V_we0;
    sc_out< sc_lv<8> > fragment2_x_V_d0;
    sc_out< sc_lv<9> > fragment2_y_V_address0;
    sc_out< sc_logic > fragment2_y_V_ce0;
    sc_out< sc_logic > fragment2_y_V_we0;
    sc_out< sc_lv<8> > fragment2_y_V_d0;
    sc_out< sc_lv<9> > fragment2_z_V_address0;
    sc_out< sc_logic > fragment2_z_V_ce0;
    sc_out< sc_logic > fragment2_z_V_we0;
    sc_out< sc_lv<8> > fragment2_z_V_d0;
    sc_out< sc_lv<9> > fragment2_color_V_address0;
    sc_out< sc_logic > fragment2_color_V_ce0;
    sc_out< sc_logic > fragment2_color_V_we0;
    sc_out< sc_lv<8> > fragment2_color_V_d0;
    sc_out< sc_lv<16> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    a0_rasterization2(sc_module_name name);
    SC_HAS_PROCESS(a0_rasterization2);

    ~a0_rasterization2();

    sc_trace_file* mVcdFile;

    a0_rendering_urem_16dEe<1,20,16,8,8>* rendering_urem_16dEe_U35;
    a0_rendering_udiv_16eOg<1,20,16,8,8>* rendering_udiv_16eOg_U36;
    a0_rendering_ama_subfYi<1,1,8,8,9,18,18>* rendering_ama_subfYi_U37;
    a0_rendering_am_submbkb<1,1,8,8,9,18>* rendering_am_submbkb_U38;
    a0_rendering_ama_subfYi<1,1,8,8,9,18,18>* rendering_ama_subfYi_U39;
    a0_rendering_am_submbkb<1,1,8,8,9,18>* rendering_am_submbkb_U40;
    a0_rendering_ama_subfYi<1,1,8,8,9,18,18>* rendering_ama_subfYi_U41;
    a0_rendering_am_submbkb<1,1,8,8,9,18>* rendering_am_submbkb_U42;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > t_V_4_reg_197;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_fu_220_p2;
    sc_signal< sc_lv<1> > tmp_reg_472;
    sc_signal< sc_lv<16> > tmp_4_cast_fu_226_p1;
    sc_signal< sc_lv<16> > tmp_4_cast_reg_483;
    sc_signal< sc_lv<9> > rhs_V_12_fu_230_p1;
    sc_signal< sc_lv<9> > rhs_V_12_reg_489;
    sc_signal< sc_lv<9> > lhs_V_14_fu_234_p1;
    sc_signal< sc_lv<9> > lhs_V_14_reg_494;
    sc_signal< sc_lv<9> > rhs_V_13_fu_238_p1;
    sc_signal< sc_lv<9> > rhs_V_13_reg_499;
    sc_signal< sc_lv<18> > rhs_V_2_fu_248_p1;
    sc_signal< sc_lv<18> > rhs_V_2_reg_504;
    sc_signal< sc_lv<9> > lhs_V_15_fu_252_p1;
    sc_signal< sc_lv<9> > lhs_V_15_reg_509;
    sc_signal< sc_lv<18> > rhs_V_3_fu_262_p1;
    sc_signal< sc_lv<18> > rhs_V_3_reg_514;
    sc_signal< sc_lv<9> > lhs_V_16_fu_266_p1;
    sc_signal< sc_lv<9> > lhs_V_16_reg_519;
    sc_signal< sc_lv<18> > rhs_V_7_fu_276_p1;
    sc_signal< sc_lv<18> > rhs_V_7_reg_524;
    sc_signal< sc_lv<9> > lhs_V_17_fu_280_p1;
    sc_signal< sc_lv<9> > lhs_V_17_reg_529;
    sc_signal< sc_lv<18> > rhs_V_8_fu_290_p1;
    sc_signal< sc_lv<18> > rhs_V_8_reg_534;
    sc_signal< sc_lv<18> > rhs_V_4_fu_300_p1;
    sc_signal< sc_lv<18> > rhs_V_4_reg_539;
    sc_signal< sc_lv<18> > rhs_V_fu_310_p1;
    sc_signal< sc_lv<18> > rhs_V_reg_544;
    sc_signal< sc_lv<1> > exitcond_fu_319_p2;
    sc_signal< sc_lv<1> > exitcond_reg_549;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_reg_549_pp0_iter18_reg;
    sc_signal< sc_lv<16> > k_V_fu_324_p2;
    sc_signal< sc_lv<16> > k_V_reg_553;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<16> > t_V_5_reg_558;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_lv<16> > ap_phi_mux_t_V_4_phi_fu_201_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > ap_phi_mux_agg_result_V_phi_fu_213_p4;
    sc_signal< sc_lv<16> > agg_result_V_reg_209;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<64> > tmp_8_fu_388_p1;
    sc_signal< sc_lv<1> > tmp_10_fu_380_p3;
    sc_signal< sc_lv<16> > t_V_fu_68;
    sc_signal< sc_lv<16> > i_V_fu_396_p2;
    sc_signal< sc_lv<8> > x_V_fu_347_p2;
    sc_signal< sc_lv<8> > y_V_fu_357_p2;
    sc_signal< sc_lv<9> > r_V_6_fu_242_p2;
    sc_signal< sc_lv<9> > r_V_9_fu_256_p2;
    sc_signal< sc_lv<9> > r_V_13_fu_270_p2;
    sc_signal< sc_lv<9> > r_V_1_fu_284_p2;
    sc_signal< sc_lv<9> > r_V_2_fu_294_p2;
    sc_signal< sc_lv<9> > r_V_3_fu_304_p2;
    sc_signal< sc_lv<8> > grp_fu_330_p1;
    sc_signal< sc_lv<8> > grp_fu_335_p1;
    sc_signal< sc_lv<8> > grp_fu_330_p2;
    sc_signal< sc_lv<8> > r_V_fu_343_p1;
    sc_signal< sc_lv<8> > grp_fu_335_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_353_p1;
    sc_signal< sc_lv<18> > grp_fu_407_p4;
    sc_signal< sc_lv<18> > grp_fu_422_p4;
    sc_signal< sc_lv<18> > tmp1_fu_371_p2;
    sc_signal< sc_lv<18> > grp_fu_437_p4;
    sc_signal< sc_lv<18> > tmp_i_fu_375_p2;
    sc_signal< sc_lv<8> > grp_fu_407_p0;
    sc_signal< sc_lv<9> > lhs_V_fu_363_p1;
    sc_signal< sc_lv<8> > grp_fu_407_p1;
    sc_signal< sc_lv<9> > grp_fu_407_p2;
    sc_signal< sc_lv<18> > grp_fu_415_p3;
    sc_signal< sc_lv<8> > grp_fu_415_p0;
    sc_signal< sc_lv<9> > lhs_V_5_fu_367_p1;
    sc_signal< sc_lv<8> > grp_fu_415_p1;
    sc_signal< sc_lv<9> > grp_fu_415_p2;
    sc_signal< sc_lv<8> > grp_fu_422_p0;
    sc_signal< sc_lv<8> > grp_fu_422_p1;
    sc_signal< sc_lv<9> > grp_fu_422_p2;
    sc_signal< sc_lv<18> > grp_fu_430_p3;
    sc_signal< sc_lv<8> > grp_fu_430_p0;
    sc_signal< sc_lv<8> > grp_fu_430_p1;
    sc_signal< sc_lv<9> > grp_fu_430_p2;
    sc_signal< sc_lv<8> > grp_fu_437_p0;
    sc_signal< sc_lv<8> > grp_fu_437_p1;
    sc_signal< sc_lv<9> > grp_fu_437_p2;
    sc_signal< sc_lv<18> > grp_fu_445_p3;
    sc_signal< sc_lv<8> > grp_fu_445_p0;
    sc_signal< sc_lv<8> > grp_fu_445_p1;
    sc_signal< sc_lv<9> > grp_fu_445_p2;
    sc_signal< sc_lv<16> > ap_return_preg;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state22;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<8> ap_const_lv8_64;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state22();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_agg_result_V_phi_fu_213_p4();
    void thread_ap_phi_mux_t_V_4_phi_fu_201_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_exitcond_fu_319_p2();
    void thread_fragment2_color_V_address0();
    void thread_fragment2_color_V_ce0();
    void thread_fragment2_color_V_d0();
    void thread_fragment2_color_V_we0();
    void thread_fragment2_x_V_address0();
    void thread_fragment2_x_V_ce0();
    void thread_fragment2_x_V_d0();
    void thread_fragment2_x_V_we0();
    void thread_fragment2_y_V_address0();
    void thread_fragment2_y_V_ce0();
    void thread_fragment2_y_V_d0();
    void thread_fragment2_y_V_we0();
    void thread_fragment2_z_V_address0();
    void thread_fragment2_z_V_ce0();
    void thread_fragment2_z_V_d0();
    void thread_fragment2_z_V_we0();
    void thread_grp_fu_330_p1();
    void thread_grp_fu_335_p1();
    void thread_grp_fu_407_p0();
    void thread_grp_fu_407_p1();
    void thread_grp_fu_407_p2();
    void thread_grp_fu_415_p0();
    void thread_grp_fu_415_p1();
    void thread_grp_fu_415_p2();
    void thread_grp_fu_422_p0();
    void thread_grp_fu_422_p1();
    void thread_grp_fu_422_p2();
    void thread_grp_fu_430_p0();
    void thread_grp_fu_430_p1();
    void thread_grp_fu_430_p2();
    void thread_grp_fu_437_p0();
    void thread_grp_fu_437_p1();
    void thread_grp_fu_437_p2();
    void thread_grp_fu_445_p0();
    void thread_grp_fu_445_p1();
    void thread_grp_fu_445_p2();
    void thread_i_V_fu_396_p2();
    void thread_k_V_fu_324_p2();
    void thread_lhs_V_14_fu_234_p1();
    void thread_lhs_V_15_fu_252_p1();
    void thread_lhs_V_16_fu_266_p1();
    void thread_lhs_V_17_fu_280_p1();
    void thread_lhs_V_5_fu_367_p1();
    void thread_lhs_V_fu_363_p1();
    void thread_r_V_13_fu_270_p2();
    void thread_r_V_1_fu_284_p2();
    void thread_r_V_2_fu_294_p2();
    void thread_r_V_3_fu_304_p2();
    void thread_r_V_6_fu_242_p2();
    void thread_r_V_9_fu_256_p2();
    void thread_r_V_fu_343_p1();
    void thread_rhs_V_12_fu_230_p1();
    void thread_rhs_V_13_fu_238_p1();
    void thread_rhs_V_2_fu_248_p1();
    void thread_rhs_V_3_fu_262_p1();
    void thread_rhs_V_4_fu_300_p1();
    void thread_rhs_V_7_fu_276_p1();
    void thread_rhs_V_8_fu_290_p1();
    void thread_rhs_V_fu_310_p1();
    void thread_tmp1_fu_371_p2();
    void thread_tmp_10_fu_380_p3();
    void thread_tmp_4_cast_fu_226_p1();
    void thread_tmp_8_fu_388_p1();
    void thread_tmp_9_fu_353_p1();
    void thread_tmp_fu_220_p2();
    void thread_tmp_i_fu_375_p2();
    void thread_x_V_fu_347_p2();
    void thread_y_V_fu_357_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
