<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="39" Path="/home/alkozyre/cernbox/Alexey_BTL/scripts/example/lpgbt-fpga-kcu105_Ver_9/lpgbt-fpga-kcu105_Ver_9.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="bbb0bea417a74a48ae6cd61fbeccbac6"/>
    <Option Name="Part" Val="xcku040-ffva1156-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="xilinx.com:kcu105:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSABoardId" Val="kcu105"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="287"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="34"/>
    <Option Name="WTModelSimExportSim" Val="34"/>
    <Option Name="WTQuestaExportSim" Val="34"/>
    <Option Name="WTIesExportSim" Val="34"/>
    <Option Name="WTVcsExportSim" Val="34"/>
    <Option Name="WTRivieraExportSim" Val="34"/>
    <Option Name="WTActivehdlExportSim" Val="34"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ip/gig_ethernet_pcs_pma_basex_156_25/gig_ethernet_pcs_pma_basex_156_25.xci"/>
          <Attr Name="ImportTime" Val="1574084554"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ip/temac_gbe_v9_0/temac_gbe_v9_0.xci"/>
          <Attr Name="ImportTime" Val="1574084391"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_clock_div.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_clock_div.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/clocks_us_serdes.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/clocks_us_serdes.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_package.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_package.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_51bitOrder49.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_51bitOrder49.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_53bitOrder49.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_53bitOrder49.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_58bitOrder58.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_58bitOrder58.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_60bitOrder58.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/descrambler_60bitOrder58.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/emac_hostbus_decl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/emac_hostbus_decl.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/eth_us_1000basex.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/eth_us_1000basex.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN15K13.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN15K13.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN31K29.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/fec_rsDecoderN31K29.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/prbs_pattern_generator.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/PRBS/prbs_pattern_generator.vhd"/>
          <Attr Name="ImportTime" Val="1574126752"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/gbt_rx_checker.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/PRBS/gbt_rx_checker.vhd"/>
          <Attr Name="ImportTime" Val="1567699516"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SCA/sca_pkg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/SCA/sca_pkg.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/GBT-SC/gbtsc_top.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/gbt-sc-master-GBT-SC/GBT-SC/gbtsc_top.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/GBT-SC/IC/ic_deserializer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/gbt-sc-master-GBT-SC/GBT-SC/IC/ic_deserializer.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/GBT-SC/IC/ic_rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/gbt-sc-master-GBT-SC/GBT-SC/IC/ic_rx.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/GBT-SC/IC/ic_rx_fifo.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/gbt-sc-master-GBT-SC/GBT-SC/IC/ic_rx_fifo.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/GBT-SC/IC/ic_top.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/gbt-sc-master-GBT-SC/GBT-SC/IC/ic_top.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/GBT-SC/IC/ic_tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/gbt-sc-master-GBT-SC/GBT-SC/IC/ic_tx.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_package.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_package.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_trans_decl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_trans_decl.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_reg_types.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_reg_types.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_decode_ipbus_example.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_decode_ipbus_example.vhd"/>
          <Attr Name="ImportTime" Val="1574703214"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_fabric_sel.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_fabric_sel.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ipBUS_EC_bram.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105_Ver_3/lpgbt-fpga-kcu105_Ver_3.srcs/sources_1/new/ipBUS_EC_bram.vhd"/>
          <Attr Name="ImportTime" Val="1579354505"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_bram.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_bram.vhd"/>
          <Attr Name="ImportTime" Val="1574706476"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_ipaddr_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_ipaddr_block.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rarp_block.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_rarp_block.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_arp.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_build_arp.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_payload.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_build_payload.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_ping.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_build_ping.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_resend.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_build_resend.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_build_status.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_build_status.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_status_buffer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_status_buffer.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_byte_sum.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_byte_sum.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_do_rx_reset.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_do_rx_reset.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_packet_parser.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_packet_parser.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_mux.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_rxram_mux.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_dualportram.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_buffer_selector.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_buffer_selector.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxram_shim.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_rxram_shim.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram_rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_dualportram_rx.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_dualportram_tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_dualportram_tx.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_rxtransactor_if_simple.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_rxtransactor_if_simple.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_tx_mux.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_tx_mux.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_txtransactor_if_simple.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_txtransactor_if_simple.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_clock_crossing_if.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/udp_if_flat.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/udp_if_flat.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/trans_arb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/trans_arb.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor_if.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/transactor_if.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor_sm.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/transactor_sm.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor_cfg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/transactor_cfg.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/transactor.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/transactor.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_ctrl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_ctrl.vhd"/>
          <Attr Name="ImportTime" Val="1572016844"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_ctrlreg_v.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_ctrlreg_v.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_reg_v.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_reg_v.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/PRBS/prbs.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/PRBS/prbs.vhd"/>
          <Attr Name="ImportTime" Val="1567511461"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/led_stretcher.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/led_stretcher.vhd"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/ipbus_example.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ipbus_example.vhd"/>
          <Attr Name="ImportTime" Val="1575295427"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/kcu105_basex_infra.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/kcu105_basex_infra.vhd"/>
          <Attr Name="ImportTime" Val="1574069772"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpbgtfpga_downlink.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/lpgbtfpga_10g24.vhd"/>
          <Attr Name="ImportTime" Val="1571990946"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_decoder.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_deinterleaver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_deinterleaver.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_descrambler.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_encoder.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_framealigner.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_framealigner.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_interleaver.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_interleaver.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/ipBUS_Lib/sources_1/payload_example.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/payload_example.vhd"/>
          <Attr Name="ImportTime" Val="1574705336"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/lpgbtfpga_patternchecker.vhd"/>
          <Attr Name="ImportTime" Val="1571990954"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/lpgbtfpga_patterngen.vhd"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_rxgearbox.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/uplink/lpgbtfpga_rxgearbox.vhd"/>
          <Attr Name="ImportTime" Val="1571820907"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_scrambler.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_scrambler.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_txgearbox.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/lpgbtfpga_txgearbox.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/lpgbtfpga_uplink.vhd"/>
          <Attr Name="ImportTime" Val="1571820994"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/prbs/prbs7_16b_checker.vhd"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/prbs/prbs7_2b_generator.vhd"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/prbs/prbs7_32b_checker.vhd"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_checker.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_checker.vhd"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/prbs/prbs7_4b_generator.vhd"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_checker.vhd"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_generator.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/prbs/prbs7_8b_generator.vhd"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/rs_encoder_N7K5.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/LpGBT-FPGA/downlink/rs_encoder_N7K5.vhd"/>
          <Attr Name="ImportTime" Val="1571652680"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SCA/sca_deserializer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/SCA/sca_deserializer.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SCA/sca_rx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/SCA/sca_rx.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SCA/sca_rx_fifo.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/SCA/sca_rx_fifo.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SCA/sca_top.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/SCA/sca_top.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/SCA/sca_tx.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../SCA_ASIC/SCA/sca_tx.vhd"/>
          <Attr Name="ImportTime" Val="1543500534"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/Mgt/xlx_ku_mgt_ip_reset_synchronizer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/Mgt/xlx_ku_mgt_ip_reset_synchronizer.vhd"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_10g24.vhd"/>
          <Attr Name="ImportTime" Val="1571827447"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/home/alkozyre/cernbox/Alexey_BTL/lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/hdl/lpgbtfpga_kcu105_10g24_top.vhd"/>
          <Attr Name="ImportTime" Val="1575821128"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="lpgbtfpga_kcu105_10g24_top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_clks.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/constraints/kcu105_clks.xdc"/>
          <Attr Name="ImportTime" Val="1571652658"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/Alexey_BTL/lpgbt-fpga-kcu105/constraints/kcu105_io.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/constraints/kcu105_io.xdc"/>
          <Attr Name="ImportTime" Val="1571824996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/clock_utils.tcl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/constrs_1/clock_utils.tcl"/>
          <Attr Name="ImportTime" Val="1571910779"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/Alexey_BTL/ipBUS_Lib/constrs_1/kcu105_basex.tcl">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/constrs_1/kcu105_basex.tcl"/>
          <Attr Name="ImportTime" Val="1574222116"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/SCA_work_TB.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105_Ver_2/lpgbt-fpga-kcu105_Ver_2.srcs/sim_1/new/SCA_work_TB.vhd"/>
          <Attr Name="ImportTime" Val="1579351334"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Alexey_BTL/A/EC_bits_TB.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../A/EC_bits_TB.vhd"/>
          <Attr Name="ImportTime" Val="1575296304"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/SCA_TB.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105_Ver_1/lpgbt-fpga-kcu105_Ver_1.srcs/sim_1/new/SCA_TB.vhd"/>
          <Attr Name="ImportTime" Val="1575826104"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Alexey_BTL/lpgbt-fpga-kcu105_Ver_1/EC_bits_TB_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105_Ver_1/EC_bits_TB_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1575892210"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/lpgbt-fpga-kcu105_Ver_3/SCA_work_TB_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105_Ver_3/SCA_work_TB_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1579466654"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="SCA_work_TB"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../../../lpgbt-fpga-kcu105_Ver_1/EC_bits_TB_behav.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../../../lpgbt-fpga-kcu105_Ver_3/SCA_work_TB_behav.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="vio_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vio_0">
      <File Path="$PSRCDIR/sources_1/ip/vio_0/vio_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../lpgbt-fpga-kcu105/Vivado/lpgbt-fpga-kcu105-10g24.srcs/sources_1/ip/vio_0/vio_0.xci"/>
          <Attr Name="ImportTime" Val="1571828578"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="vio_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="xlx_ku_mgt_ip_10g24" Type="BlockSrcs" RelSrcDir="$PSRCDIR/xlx_ku_mgt_ip_10g24">
      <File Path="$PSRCDIR/xlx_ku_mgt_ip_10g24/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../software/lpGBT/lpgbt-fpga-kcu105/mgt/10g24/xlx_ku_mgt_ip_10g24.xci"/>
          <Attr Name="ImportTime" Val="1571824916"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="xlx_ku_mgt_ip_10g24"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="blk_mem_gen_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/blk_mem_gen_0">
      <File Path="$PSRCDIR/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../ipBUS_Lib/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci"/>
          <Attr Name="ImportTime" Val="1574219073"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="blk_mem_gen_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xcku040-ffva1156-2-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="vio_0_synth_1" Type="Ft3:Synth" SrcSet="vio_0" Part="xcku040-ffva1156-2-e" ConstrsSet="vio_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vio_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="xlx_ku_mgt_ip_10g24_synth_1" Type="Ft3:Synth" SrcSet="xlx_ku_mgt_ip_10g24" Part="xcku040-ffva1156-2-e" ConstrsSet="xlx_ku_mgt_ip_10g24" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/xlx_ku_mgt_ip_10g24_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="blk_mem_gen_0_synth_1" Type="Ft3:Synth" SrcSet="blk_mem_gen_0" Part="xcku040-ffva1156-2-e" ConstrsSet="blk_mem_gen_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/blk_mem_gen_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xcku040-ffva1156-2-e" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="vio_0_impl_1" Type="Ft2:EntireDesign" Part="xcku040-ffva1156-2-e" ConstrsSet="vio_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vio_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="xlx_ku_mgt_ip_10g24_impl_1" Type="Ft2:EntireDesign" Part="xcku040-ffva1156-2-e" ConstrsSet="xlx_ku_mgt_ip_10g24" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="xlx_ku_mgt_ip_10g24_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="blk_mem_gen_0_impl_1" Type="Ft2:EntireDesign" Part="xcku040-ffva1156-2-e" ConstrsSet="blk_mem_gen_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="blk_mem_gen_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
  <BootPmcSettings Version="1" Minor="0">
    <Parameters/>
  </BootPmcSettings>
</Project>
