Version 4
SHEET 1 880 680
WIRE 368 -48 80 -48
WIRE 64 32 -80 32
WIRE 64 64 64 32
WIRE 80 64 80 -48
WIRE 48 80 -32 80
WIRE 144 80 144 32
WIRE 144 80 96 80
WIRE 368 80 368 -48
WIRE 368 80 336 80
WIRE 432 80 368 80
WIRE 80 160 80 96
WIRE 144 160 80 160
WIRE 208 160 208 80
WIRE 208 160 144 160
WIRE -32 208 -32 80
WIRE 272 240 272 144
FLAG -80 32 A[3:0]
IOPIN -80 32 In
FLAG -32 208 cin
IOPIN -32 208 In
FLAG 144 32 cout
IOPIN 144 32 Out
FLAG 432 80 S[3:0]
IOPIN 432 80 Out
FLAG 272 240 clock
IOPIN 272 240 In
FLAG 144 160 Sout[3:0]
SYMBOL Full_adder 16 96 R0
SYMATTR InstName X1
SYMBOL D_latch_3 176 96 R0
SYMATTR InstName X2
TEXT 456 -16 Left 2 !.global VDD\n.lib ON_C5.lib
