
Lab2_IMU_SERVO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008210  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08008408  08008408  00018408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008448  08008448  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008448  08008448  00018448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008450  08008450  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008450  08008450  00018450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008454  08008454  00018454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008458  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000860  20000070  080084c8  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200008d0  080084c8  000208d0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eca1  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a30  00000000  00000000  0003ed3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ce8  00000000  00000000  00041770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001bc0  00000000  00000000  00043458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b780  00000000  00000000  00045018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021dfe  00000000  00000000  00070798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112a1a  00000000  00000000  00092596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a4fb0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008130  00000000  00000000  001a5000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000070 	.word	0x20000070
 8000214:	00000000 	.word	0x00000000
 8000218:	080083f0 	.word	0x080083f0

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000074 	.word	0x20000074
 8000234:	080083f0 	.word	0x080083f0

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b974 	b.w	8000538 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	4604      	mov	r4, r0
 8000270:	468e      	mov	lr, r1
 8000272:	2b00      	cmp	r3, #0
 8000274:	d14d      	bne.n	8000312 <__udivmoddi4+0xaa>
 8000276:	428a      	cmp	r2, r1
 8000278:	4694      	mov	ip, r2
 800027a:	d969      	bls.n	8000350 <__udivmoddi4+0xe8>
 800027c:	fab2 f282 	clz	r2, r2
 8000280:	b152      	cbz	r2, 8000298 <__udivmoddi4+0x30>
 8000282:	fa01 f302 	lsl.w	r3, r1, r2
 8000286:	f1c2 0120 	rsb	r1, r2, #32
 800028a:	fa20 f101 	lsr.w	r1, r0, r1
 800028e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000292:	ea41 0e03 	orr.w	lr, r1, r3
 8000296:	4094      	lsls	r4, r2
 8000298:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800029c:	0c21      	lsrs	r1, r4, #16
 800029e:	fbbe f6f8 	udiv	r6, lr, r8
 80002a2:	fa1f f78c 	uxth.w	r7, ip
 80002a6:	fb08 e316 	mls	r3, r8, r6, lr
 80002aa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002ae:	fb06 f107 	mul.w	r1, r6, r7
 80002b2:	4299      	cmp	r1, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x64>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f106 30ff 	add.w	r0, r6, #4294967295
 80002be:	f080 811f 	bcs.w	8000500 <__udivmoddi4+0x298>
 80002c2:	4299      	cmp	r1, r3
 80002c4:	f240 811c 	bls.w	8000500 <__udivmoddi4+0x298>
 80002c8:	3e02      	subs	r6, #2
 80002ca:	4463      	add	r3, ip
 80002cc:	1a5b      	subs	r3, r3, r1
 80002ce:	b2a4      	uxth	r4, r4
 80002d0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002d4:	fb08 3310 	mls	r3, r8, r0, r3
 80002d8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002dc:	fb00 f707 	mul.w	r7, r0, r7
 80002e0:	42a7      	cmp	r7, r4
 80002e2:	d90a      	bls.n	80002fa <__udivmoddi4+0x92>
 80002e4:	eb1c 0404 	adds.w	r4, ip, r4
 80002e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ec:	f080 810a 	bcs.w	8000504 <__udivmoddi4+0x29c>
 80002f0:	42a7      	cmp	r7, r4
 80002f2:	f240 8107 	bls.w	8000504 <__udivmoddi4+0x29c>
 80002f6:	4464      	add	r4, ip
 80002f8:	3802      	subs	r0, #2
 80002fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002fe:	1be4      	subs	r4, r4, r7
 8000300:	2600      	movs	r6, #0
 8000302:	b11d      	cbz	r5, 800030c <__udivmoddi4+0xa4>
 8000304:	40d4      	lsrs	r4, r2
 8000306:	2300      	movs	r3, #0
 8000308:	e9c5 4300 	strd	r4, r3, [r5]
 800030c:	4631      	mov	r1, r6
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	428b      	cmp	r3, r1
 8000314:	d909      	bls.n	800032a <__udivmoddi4+0xc2>
 8000316:	2d00      	cmp	r5, #0
 8000318:	f000 80ef 	beq.w	80004fa <__udivmoddi4+0x292>
 800031c:	2600      	movs	r6, #0
 800031e:	e9c5 0100 	strd	r0, r1, [r5]
 8000322:	4630      	mov	r0, r6
 8000324:	4631      	mov	r1, r6
 8000326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032a:	fab3 f683 	clz	r6, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d14a      	bne.n	80003c8 <__udivmoddi4+0x160>
 8000332:	428b      	cmp	r3, r1
 8000334:	d302      	bcc.n	800033c <__udivmoddi4+0xd4>
 8000336:	4282      	cmp	r2, r0
 8000338:	f200 80f9 	bhi.w	800052e <__udivmoddi4+0x2c6>
 800033c:	1a84      	subs	r4, r0, r2
 800033e:	eb61 0303 	sbc.w	r3, r1, r3
 8000342:	2001      	movs	r0, #1
 8000344:	469e      	mov	lr, r3
 8000346:	2d00      	cmp	r5, #0
 8000348:	d0e0      	beq.n	800030c <__udivmoddi4+0xa4>
 800034a:	e9c5 4e00 	strd	r4, lr, [r5]
 800034e:	e7dd      	b.n	800030c <__udivmoddi4+0xa4>
 8000350:	b902      	cbnz	r2, 8000354 <__udivmoddi4+0xec>
 8000352:	deff      	udf	#255	; 0xff
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	2a00      	cmp	r2, #0
 800035a:	f040 8092 	bne.w	8000482 <__udivmoddi4+0x21a>
 800035e:	eba1 010c 	sub.w	r1, r1, ip
 8000362:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000366:	fa1f fe8c 	uxth.w	lr, ip
 800036a:	2601      	movs	r6, #1
 800036c:	0c20      	lsrs	r0, r4, #16
 800036e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000372:	fb07 1113 	mls	r1, r7, r3, r1
 8000376:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800037a:	fb0e f003 	mul.w	r0, lr, r3
 800037e:	4288      	cmp	r0, r1
 8000380:	d908      	bls.n	8000394 <__udivmoddi4+0x12c>
 8000382:	eb1c 0101 	adds.w	r1, ip, r1
 8000386:	f103 38ff 	add.w	r8, r3, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x12a>
 800038c:	4288      	cmp	r0, r1
 800038e:	f200 80cb 	bhi.w	8000528 <__udivmoddi4+0x2c0>
 8000392:	4643      	mov	r3, r8
 8000394:	1a09      	subs	r1, r1, r0
 8000396:	b2a4      	uxth	r4, r4
 8000398:	fbb1 f0f7 	udiv	r0, r1, r7
 800039c:	fb07 1110 	mls	r1, r7, r0, r1
 80003a0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003a4:	fb0e fe00 	mul.w	lr, lr, r0
 80003a8:	45a6      	cmp	lr, r4
 80003aa:	d908      	bls.n	80003be <__udivmoddi4+0x156>
 80003ac:	eb1c 0404 	adds.w	r4, ip, r4
 80003b0:	f100 31ff 	add.w	r1, r0, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x154>
 80003b6:	45a6      	cmp	lr, r4
 80003b8:	f200 80bb 	bhi.w	8000532 <__udivmoddi4+0x2ca>
 80003bc:	4608      	mov	r0, r1
 80003be:	eba4 040e 	sub.w	r4, r4, lr
 80003c2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003c6:	e79c      	b.n	8000302 <__udivmoddi4+0x9a>
 80003c8:	f1c6 0720 	rsb	r7, r6, #32
 80003cc:	40b3      	lsls	r3, r6
 80003ce:	fa22 fc07 	lsr.w	ip, r2, r7
 80003d2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003d6:	fa20 f407 	lsr.w	r4, r0, r7
 80003da:	fa01 f306 	lsl.w	r3, r1, r6
 80003de:	431c      	orrs	r4, r3
 80003e0:	40f9      	lsrs	r1, r7
 80003e2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003e6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ea:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ee:	0c20      	lsrs	r0, r4, #16
 80003f0:	fa1f fe8c 	uxth.w	lr, ip
 80003f4:	fb09 1118 	mls	r1, r9, r8, r1
 80003f8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003fc:	fb08 f00e 	mul.w	r0, r8, lr
 8000400:	4288      	cmp	r0, r1
 8000402:	fa02 f206 	lsl.w	r2, r2, r6
 8000406:	d90b      	bls.n	8000420 <__udivmoddi4+0x1b8>
 8000408:	eb1c 0101 	adds.w	r1, ip, r1
 800040c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000410:	f080 8088 	bcs.w	8000524 <__udivmoddi4+0x2bc>
 8000414:	4288      	cmp	r0, r1
 8000416:	f240 8085 	bls.w	8000524 <__udivmoddi4+0x2bc>
 800041a:	f1a8 0802 	sub.w	r8, r8, #2
 800041e:	4461      	add	r1, ip
 8000420:	1a09      	subs	r1, r1, r0
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb1 f0f9 	udiv	r0, r1, r9
 8000428:	fb09 1110 	mls	r1, r9, r0, r1
 800042c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	458e      	cmp	lr, r1
 8000436:	d908      	bls.n	800044a <__udivmoddi4+0x1e2>
 8000438:	eb1c 0101 	adds.w	r1, ip, r1
 800043c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000440:	d26c      	bcs.n	800051c <__udivmoddi4+0x2b4>
 8000442:	458e      	cmp	lr, r1
 8000444:	d96a      	bls.n	800051c <__udivmoddi4+0x2b4>
 8000446:	3802      	subs	r0, #2
 8000448:	4461      	add	r1, ip
 800044a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800044e:	fba0 9402 	umull	r9, r4, r0, r2
 8000452:	eba1 010e 	sub.w	r1, r1, lr
 8000456:	42a1      	cmp	r1, r4
 8000458:	46c8      	mov	r8, r9
 800045a:	46a6      	mov	lr, r4
 800045c:	d356      	bcc.n	800050c <__udivmoddi4+0x2a4>
 800045e:	d053      	beq.n	8000508 <__udivmoddi4+0x2a0>
 8000460:	b15d      	cbz	r5, 800047a <__udivmoddi4+0x212>
 8000462:	ebb3 0208 	subs.w	r2, r3, r8
 8000466:	eb61 010e 	sbc.w	r1, r1, lr
 800046a:	fa01 f707 	lsl.w	r7, r1, r7
 800046e:	fa22 f306 	lsr.w	r3, r2, r6
 8000472:	40f1      	lsrs	r1, r6
 8000474:	431f      	orrs	r7, r3
 8000476:	e9c5 7100 	strd	r7, r1, [r5]
 800047a:	2600      	movs	r6, #0
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	f1c2 0320 	rsb	r3, r2, #32
 8000486:	40d8      	lsrs	r0, r3
 8000488:	fa0c fc02 	lsl.w	ip, ip, r2
 800048c:	fa21 f303 	lsr.w	r3, r1, r3
 8000490:	4091      	lsls	r1, r2
 8000492:	4301      	orrs	r1, r0
 8000494:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fbb3 f0f7 	udiv	r0, r3, r7
 80004a0:	fb07 3610 	mls	r6, r7, r0, r3
 80004a4:	0c0b      	lsrs	r3, r1, #16
 80004a6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004aa:	fb00 f60e 	mul.w	r6, r0, lr
 80004ae:	429e      	cmp	r6, r3
 80004b0:	fa04 f402 	lsl.w	r4, r4, r2
 80004b4:	d908      	bls.n	80004c8 <__udivmoddi4+0x260>
 80004b6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ba:	f100 38ff 	add.w	r8, r0, #4294967295
 80004be:	d22f      	bcs.n	8000520 <__udivmoddi4+0x2b8>
 80004c0:	429e      	cmp	r6, r3
 80004c2:	d92d      	bls.n	8000520 <__udivmoddi4+0x2b8>
 80004c4:	3802      	subs	r0, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	1b9b      	subs	r3, r3, r6
 80004ca:	b289      	uxth	r1, r1
 80004cc:	fbb3 f6f7 	udiv	r6, r3, r7
 80004d0:	fb07 3316 	mls	r3, r7, r6, r3
 80004d4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004d8:	fb06 f30e 	mul.w	r3, r6, lr
 80004dc:	428b      	cmp	r3, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x28a>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004e8:	d216      	bcs.n	8000518 <__udivmoddi4+0x2b0>
 80004ea:	428b      	cmp	r3, r1
 80004ec:	d914      	bls.n	8000518 <__udivmoddi4+0x2b0>
 80004ee:	3e02      	subs	r6, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	1ac9      	subs	r1, r1, r3
 80004f4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004f8:	e738      	b.n	800036c <__udivmoddi4+0x104>
 80004fa:	462e      	mov	r6, r5
 80004fc:	4628      	mov	r0, r5
 80004fe:	e705      	b.n	800030c <__udivmoddi4+0xa4>
 8000500:	4606      	mov	r6, r0
 8000502:	e6e3      	b.n	80002cc <__udivmoddi4+0x64>
 8000504:	4618      	mov	r0, r3
 8000506:	e6f8      	b.n	80002fa <__udivmoddi4+0x92>
 8000508:	454b      	cmp	r3, r9
 800050a:	d2a9      	bcs.n	8000460 <__udivmoddi4+0x1f8>
 800050c:	ebb9 0802 	subs.w	r8, r9, r2
 8000510:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000514:	3801      	subs	r0, #1
 8000516:	e7a3      	b.n	8000460 <__udivmoddi4+0x1f8>
 8000518:	4646      	mov	r6, r8
 800051a:	e7ea      	b.n	80004f2 <__udivmoddi4+0x28a>
 800051c:	4620      	mov	r0, r4
 800051e:	e794      	b.n	800044a <__udivmoddi4+0x1e2>
 8000520:	4640      	mov	r0, r8
 8000522:	e7d1      	b.n	80004c8 <__udivmoddi4+0x260>
 8000524:	46d0      	mov	r8, sl
 8000526:	e77b      	b.n	8000420 <__udivmoddi4+0x1b8>
 8000528:	3b02      	subs	r3, #2
 800052a:	4461      	add	r1, ip
 800052c:	e732      	b.n	8000394 <__udivmoddi4+0x12c>
 800052e:	4630      	mov	r0, r6
 8000530:	e709      	b.n	8000346 <__udivmoddi4+0xde>
 8000532:	4464      	add	r4, ip
 8000534:	3802      	subs	r0, #2
 8000536:	e742      	b.n	80003be <__udivmoddi4+0x156>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <bno055_init>:
 *  make sure your changes will not
 *  affect the reference value of the parameter
 *  (Better case don't change the reference value of the parameter)
 */
BNO055_RETURN_FUNCTION_TYPE bno055_init(struct bno055_t *bno055)
{
 800053c:	b590      	push	{r4, r7, lr}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000544:	23ff      	movs	r3, #255	; 0xff
 8000546:	73fb      	strb	r3, [r7, #15]
    u8 data_u8 = BNO055_INIT_VALUE;
 8000548:	2300      	movs	r3, #0
 800054a:	73bb      	strb	r3, [r7, #14]
    u8 bno055_page_zero_u8 = BNO055_PAGE_ZERO;
 800054c:	2300      	movs	r3, #0
 800054e:	737b      	strb	r3, [r7, #13]

    /* Array holding the Software revision id
     */
    u8 a_SW_ID_u8[BNO055_REV_ID_SIZE] = { BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 8000550:	2300      	movs	r3, #0
 8000552:	813b      	strh	r3, [r7, #8]

    /* stuct parameters are assign to bno055*/
    p_bno055 = bno055;
 8000554:	4a58      	ldr	r2, [pc, #352]	; (80006b8 <bno055_init+0x17c>)
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	6013      	str	r3, [r2, #0]

    /* Write the default page as zero*/
    com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 800055a:	4b57      	ldr	r3, [pc, #348]	; (80006b8 <bno055_init+0x17c>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	68dc      	ldr	r4, [r3, #12]
 8000560:	4b55      	ldr	r3, [pc, #340]	; (80006b8 <bno055_init+0x17c>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	7a58      	ldrb	r0, [r3, #9]
 8000566:	f107 020d 	add.w	r2, r7, #13
 800056a:	2301      	movs	r3, #1
 800056c:	2107      	movs	r1, #7
 800056e:	47a0      	blx	r4
 8000570:	4603      	mov	r3, r0
 8000572:	73fb      	strb	r3, [r7, #15]
                                               &bno055_page_zero_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);

    /* Read the chip id of the sensor from page
     * zero 0x00 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000574:	4b50      	ldr	r3, [pc, #320]	; (80006b8 <bno055_init+0x17c>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	691c      	ldr	r4, [r3, #16]
 800057a:	4b4f      	ldr	r3, [pc, #316]	; (80006b8 <bno055_init+0x17c>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	7a58      	ldrb	r0, [r3, #9]
 8000580:	f107 020e 	add.w	r2, r7, #14
 8000584:	2301      	movs	r3, #1
 8000586:	2100      	movs	r1, #0
 8000588:	47a0      	blx	r4
 800058a:	4603      	mov	r3, r0
 800058c:	b2da      	uxtb	r2, r3
 800058e:	7bfb      	ldrb	r3, [r7, #15]
 8000590:	4413      	add	r3, r2
 8000592:	b2db      	uxtb	r3, r3
 8000594:	73fb      	strb	r3, [r7, #15]
                                               BNO055_CHIP_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->chip_id = data_u8;
 8000596:	4b48      	ldr	r3, [pc, #288]	; (80006b8 <bno055_init+0x17c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	7bba      	ldrb	r2, [r7, #14]
 800059c:	701a      	strb	r2, [r3, #0]

    /* Read the accel revision id from page
     * zero 0x01 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800059e:	4b46      	ldr	r3, [pc, #280]	; (80006b8 <bno055_init+0x17c>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	691c      	ldr	r4, [r3, #16]
 80005a4:	4b44      	ldr	r3, [pc, #272]	; (80006b8 <bno055_init+0x17c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	7a58      	ldrb	r0, [r3, #9]
 80005aa:	f107 020e 	add.w	r2, r7, #14
 80005ae:	2301      	movs	r3, #1
 80005b0:	2101      	movs	r1, #1
 80005b2:	47a0      	blx	r4
 80005b4:	4603      	mov	r3, r0
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	7bfb      	ldrb	r3, [r7, #15]
 80005ba:	4413      	add	r3, r2
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	73fb      	strb	r3, [r7, #15]
                                               BNO055_ACCEL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->accel_rev_id = data_u8;
 80005c0:	4b3d      	ldr	r3, [pc, #244]	; (80006b8 <bno055_init+0x17c>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	7bba      	ldrb	r2, [r7, #14]
 80005c6:	715a      	strb	r2, [r3, #5]

    /* Read the mag revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80005c8:	4b3b      	ldr	r3, [pc, #236]	; (80006b8 <bno055_init+0x17c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	691c      	ldr	r4, [r3, #16]
 80005ce:	4b3a      	ldr	r3, [pc, #232]	; (80006b8 <bno055_init+0x17c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	7a58      	ldrb	r0, [r3, #9]
 80005d4:	f107 020e 	add.w	r2, r7, #14
 80005d8:	2301      	movs	r3, #1
 80005da:	2102      	movs	r1, #2
 80005dc:	47a0      	blx	r4
 80005de:	4603      	mov	r3, r0
 80005e0:	b2da      	uxtb	r2, r3
 80005e2:	7bfb      	ldrb	r3, [r7, #15]
 80005e4:	4413      	add	r3, r2
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	73fb      	strb	r3, [r7, #15]
                                               BNO055_MAG_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->mag_rev_id = data_u8;
 80005ea:	4b33      	ldr	r3, [pc, #204]	; (80006b8 <bno055_init+0x17c>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	7bba      	ldrb	r2, [r7, #14]
 80005f0:	719a      	strb	r2, [r3, #6]

    /* Read the gyro revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80005f2:	4b31      	ldr	r3, [pc, #196]	; (80006b8 <bno055_init+0x17c>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	691c      	ldr	r4, [r3, #16]
 80005f8:	4b2f      	ldr	r3, [pc, #188]	; (80006b8 <bno055_init+0x17c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	7a58      	ldrb	r0, [r3, #9]
 80005fe:	f107 020e 	add.w	r2, r7, #14
 8000602:	2301      	movs	r3, #1
 8000604:	2103      	movs	r1, #3
 8000606:	47a0      	blx	r4
 8000608:	4603      	mov	r3, r0
 800060a:	b2da      	uxtb	r2, r3
 800060c:	7bfb      	ldrb	r3, [r7, #15]
 800060e:	4413      	add	r3, r2
 8000610:	b2db      	uxtb	r3, r3
 8000612:	73fb      	strb	r3, [r7, #15]
                                               BNO055_GYRO_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->gyro_rev_id = data_u8;
 8000614:	4b28      	ldr	r3, [pc, #160]	; (80006b8 <bno055_init+0x17c>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	7bba      	ldrb	r2, [r7, #14]
 800061a:	71da      	strb	r2, [r3, #7]

    /* Read the boot loader revision from page
     * zero 0x06 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800061c:	4b26      	ldr	r3, [pc, #152]	; (80006b8 <bno055_init+0x17c>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	691c      	ldr	r4, [r3, #16]
 8000622:	4b25      	ldr	r3, [pc, #148]	; (80006b8 <bno055_init+0x17c>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	7a58      	ldrb	r0, [r3, #9]
 8000628:	f107 020e 	add.w	r2, r7, #14
 800062c:	2301      	movs	r3, #1
 800062e:	2106      	movs	r1, #6
 8000630:	47a0      	blx	r4
 8000632:	4603      	mov	r3, r0
 8000634:	b2da      	uxtb	r2, r3
 8000636:	7bfb      	ldrb	r3, [r7, #15]
 8000638:	4413      	add	r3, r2
 800063a:	b2db      	uxtb	r3, r3
 800063c:	73fb      	strb	r3, [r7, #15]
                                               BNO055_BL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->bl_rev_id = data_u8;
 800063e:	4b1e      	ldr	r3, [pc, #120]	; (80006b8 <bno055_init+0x17c>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	7bba      	ldrb	r2, [r7, #14]
 8000644:	721a      	strb	r2, [r3, #8]

    /* Read the software revision id from page
     * zero 0x04 and 0x05 register( 2 bytes of data)*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000646:	4b1c      	ldr	r3, [pc, #112]	; (80006b8 <bno055_init+0x17c>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	691c      	ldr	r4, [r3, #16]
 800064c:	4b1a      	ldr	r3, [pc, #104]	; (80006b8 <bno055_init+0x17c>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	7a58      	ldrb	r0, [r3, #9]
 8000652:	f107 0208 	add.w	r2, r7, #8
 8000656:	2302      	movs	r3, #2
 8000658:	2104      	movs	r1, #4
 800065a:	47a0      	blx	r4
 800065c:	4603      	mov	r3, r0
 800065e:	b2da      	uxtb	r2, r3
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	4413      	add	r3, r2
 8000664:	b2db      	uxtb	r3, r3
 8000666:	73fb      	strb	r3, [r7, #15]
                                               BNO055_SW_REV_ID_LSB_REG,
                                               a_SW_ID_u8,
                                               BNO055_LSB_MSB_READ_LENGTH);
    a_SW_ID_u8[BNO055_SW_ID_LSB] = BNO055_GET_BITSLICE(a_SW_ID_u8[BNO055_SW_ID_LSB], BNO055_SW_REV_ID_LSB);
 8000668:	7a3b      	ldrb	r3, [r7, #8]
 800066a:	723b      	strb	r3, [r7, #8]
    p_bno055->sw_rev_id =
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 800066c:	7a7b      	ldrb	r3, [r7, #9]
 800066e:	b29b      	uxth	r3, r3
 8000670:	021b      	lsls	r3, r3, #8
 8000672:	b299      	uxth	r1, r3
 8000674:	7a3b      	ldrb	r3, [r7, #8]
 8000676:	b29a      	uxth	r2, r3
    p_bno055->sw_rev_id =
 8000678:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <bno055_init+0x17c>)
 800067a:	681b      	ldr	r3, [r3, #0]
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 800067c:	430a      	orrs	r2, r1
 800067e:	b292      	uxth	r2, r2
    p_bno055->sw_rev_id =
 8000680:	805a      	strh	r2, [r3, #2]

    /* Read the page id from the register 0x07*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000682:	4b0d      	ldr	r3, [pc, #52]	; (80006b8 <bno055_init+0x17c>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	691c      	ldr	r4, [r3, #16]
 8000688:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <bno055_init+0x17c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	7a58      	ldrb	r0, [r3, #9]
 800068e:	f107 020e 	add.w	r2, r7, #14
 8000692:	2301      	movs	r3, #1
 8000694:	2107      	movs	r1, #7
 8000696:	47a0      	blx	r4
 8000698:	4603      	mov	r3, r0
 800069a:	b2da      	uxtb	r2, r3
 800069c:	7bfb      	ldrb	r3, [r7, #15]
 800069e:	4413      	add	r3, r2
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	73fb      	strb	r3, [r7, #15]
                                               BNO055_PAGE_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->page_id = data_u8;
 80006a4:	4b04      	ldr	r3, [pc, #16]	; (80006b8 <bno055_init+0x17c>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	7bba      	ldrb	r2, [r7, #14]
 80006aa:	711a      	strb	r2, [r3, #4]

    return com_rslt;
 80006ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd90      	pop	{r4, r7, pc}
 80006b8:	2000008c 	.word	0x2000008c

080006bc <bno055_write_register>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_register(u8 addr_u8, u8 *data_u8, u8 len_u8)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b085      	sub	sp, #20
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	6039      	str	r1, [r7, #0]
 80006c6:	71fb      	strb	r3, [r7, #7]
 80006c8:	4613      	mov	r3, r2
 80006ca:	71bb      	strb	r3, [r7, #6]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80006cc:	23ff      	movs	r3, #255	; 0xff
 80006ce:	73fb      	strb	r3, [r7, #15]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 80006d0:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <bno055_write_register+0x48>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d102      	bne.n	80006de <bno055_write_register+0x22>
    {
        return BNO055_E_NULL_PTR;
 80006d8:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80006dc:	e00d      	b.n	80006fa <bno055_write_register+0x3e>
    }
    else
    {
        /* Write the values of respective given register */
        com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr, addr_u8, data_u8, len_u8);
 80006de:	4b09      	ldr	r3, [pc, #36]	; (8000704 <bno055_write_register+0x48>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	68dc      	ldr	r4, [r3, #12]
 80006e4:	4b07      	ldr	r3, [pc, #28]	; (8000704 <bno055_write_register+0x48>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	7a58      	ldrb	r0, [r3, #9]
 80006ea:	79bb      	ldrb	r3, [r7, #6]
 80006ec:	79f9      	ldrb	r1, [r7, #7]
 80006ee:	683a      	ldr	r2, [r7, #0]
 80006f0:	47a0      	blx	r4
 80006f2:	4603      	mov	r3, r0
 80006f4:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 80006f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3714      	adds	r7, #20
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd90      	pop	{r4, r7, pc}
 8000702:	bf00      	nop
 8000704:	2000008c 	.word	0x2000008c

08000708 <bno055_write_page_id>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_page_id(u8 page_id_u8)
{
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000712:	23ff      	movs	r3, #255	; 0xff
 8000714:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000716:	2300      	movs	r3, #0
 8000718:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 800071a:	4b1e      	ldr	r3, [pc, #120]	; (8000794 <bno055_write_page_id+0x8c>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d102      	bne.n	8000728 <bno055_write_page_id+0x20>
    {
        return BNO055_E_NULL_PTR;
 8000722:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000726:	e030      	b.n	800078a <bno055_write_page_id+0x82>
    }
    else
    {
        /* Read the current page*/
        com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000728:	4b1a      	ldr	r3, [pc, #104]	; (8000794 <bno055_write_page_id+0x8c>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	691c      	ldr	r4, [r3, #16]
 800072e:	4b19      	ldr	r3, [pc, #100]	; (8000794 <bno055_write_page_id+0x8c>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	7a58      	ldrb	r0, [r3, #9]
 8000734:	f107 020e 	add.w	r2, r7, #14
 8000738:	2301      	movs	r3, #1
 800073a:	2107      	movs	r1, #7
 800073c:	47a0      	blx	r4
 800073e:	4603      	mov	r3, r0
 8000740:	73fb      	strb	r3, [r7, #15]
                                                  BNO055_PAGE_ID_REG,
                                                  &data_u8r,
                                                  BNO055_GEN_READ_WRITE_LENGTH);

        /* Check condition for communication BNO055_SUCCESS*/
        if (com_rslt == BNO055_SUCCESS)
 8000742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d11b      	bne.n	8000782 <bno055_write_page_id+0x7a>
        {
            data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_PAGE_ID, page_id_u8);
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	73bb      	strb	r3, [r7, #14]

            /* Write the page id*/
            com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 800074e:	4b11      	ldr	r3, [pc, #68]	; (8000794 <bno055_write_page_id+0x8c>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	68dc      	ldr	r4, [r3, #12]
 8000754:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <bno055_write_page_id+0x8c>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	7a58      	ldrb	r0, [r3, #9]
 800075a:	f107 020e 	add.w	r2, r7, #14
 800075e:	2301      	movs	r3, #1
 8000760:	2107      	movs	r1, #7
 8000762:	47a0      	blx	r4
 8000764:	4603      	mov	r3, r0
 8000766:	b2da      	uxtb	r2, r3
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	4413      	add	r3, r2
 800076c:	b2db      	uxtb	r3, r3
 800076e:	73fb      	strb	r3, [r7, #15]
                                                        BNO055_PAGE_ID_REG,
                                                        &data_u8r,
                                                        BNO055_GEN_READ_WRITE_LENGTH);
            if (com_rslt == BNO055_SUCCESS)
 8000770:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d106      	bne.n	8000786 <bno055_write_page_id+0x7e>
            {
                p_bno055->page_id = page_id_u8;
 8000778:	4b06      	ldr	r3, [pc, #24]	; (8000794 <bno055_write_page_id+0x8c>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	79fa      	ldrb	r2, [r7, #7]
 800077e:	711a      	strb	r2, [r3, #4]
 8000780:	e001      	b.n	8000786 <bno055_write_page_id+0x7e>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000782:	23ff      	movs	r3, #255	; 0xff
 8000784:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000786:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800078a:	4618      	mov	r0, r3
 800078c:	3714      	adds	r7, #20
 800078e:	46bd      	mov	sp, r7
 8000790:	bd90      	pop	{r4, r7, pc}
 8000792:	bf00      	nop
 8000794:	2000008c 	.word	0x2000008c

08000798 <bno055_read_accel_xyz>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_read_accel_xyz(struct bno055_accel_t *accel)
{
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80007a0:	23ff      	movs	r3, #255	; 0xff
 80007a2:	73fb      	strb	r3, [r7, #15]
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] - z->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] - z->MSB
     */
    u8 data_u8[BNO055_ACCEL_XYZ_DATA_SIZE] = {
 80007a4:	4a31      	ldr	r2, [pc, #196]	; (800086c <bno055_read_accel_xyz+0xd4>)
 80007a6:	f107 0308 	add.w	r3, r7, #8
 80007aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007ae:	6018      	str	r0, [r3, #0]
 80007b0:	3304      	adds	r3, #4
 80007b2:	8019      	strh	r1, [r3, #0]
        BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE
    };
    s8 stat_s8 = BNO055_ERROR;
 80007b4:	23ff      	movs	r3, #255	; 0xff
 80007b6:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 80007b8:	4b2d      	ldr	r3, [pc, #180]	; (8000870 <bno055_read_accel_xyz+0xd8>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d102      	bne.n	80007c6 <bno055_read_accel_xyz+0x2e>
    {
        return BNO055_E_NULL_PTR;
 80007c0:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80007c4:	e04e      	b.n	8000864 <bno055_read_accel_xyz+0xcc>
    }
    else
    {
        /*condition check for page, chip id is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 80007c6:	4b2a      	ldr	r3, [pc, #168]	; (8000870 <bno055_read_accel_xyz+0xd8>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	791b      	ldrb	r3, [r3, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d004      	beq.n	80007da <bno055_read_accel_xyz+0x42>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 80007d0:	2000      	movs	r0, #0
 80007d2:	f7ff ff99 	bl	8000708 <bno055_write_page_id>
 80007d6:	4603      	mov	r3, r0
 80007d8:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 80007da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d004      	beq.n	80007ec <bno055_read_accel_xyz+0x54>
 80007e2:	4b23      	ldr	r3, [pc, #140]	; (8000870 <bno055_read_accel_xyz+0xd8>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	791b      	ldrb	r3, [r3, #4]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d137      	bne.n	800085c <bno055_read_accel_xyz+0xc4>
        {
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80007ec:	4b20      	ldr	r3, [pc, #128]	; (8000870 <bno055_read_accel_xyz+0xd8>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	691c      	ldr	r4, [r3, #16]
 80007f2:	4b1f      	ldr	r3, [pc, #124]	; (8000870 <bno055_read_accel_xyz+0xd8>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	7a58      	ldrb	r0, [r3, #9]
 80007f8:	f107 0208 	add.w	r2, r7, #8
 80007fc:	2306      	movs	r3, #6
 80007fe:	2108      	movs	r1, #8
 8000800:	47a0      	blx	r4
 8000802:	4603      	mov	r3, r0
 8000804:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_ACCEL_DATA_X_LSB_VALUEX_REG,
                                                      data_u8,
                                                      BNO055_ACCEL_XYZ_DATA_SIZE);

            /* Data X*/
            data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB],
 8000806:	7a3b      	ldrb	r3, [r7, #8]
 8000808:	723b      	strb	r3, [r7, #8]
                                                                        BNO055_ACCEL_DATA_X_LSB_VALUEX);
            data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB],
 800080a:	7a7b      	ldrb	r3, [r7, #9]
 800080c:	727b      	strb	r3, [r7, #9]
                                                                        BNO055_ACCEL_DATA_X_MSB_VALUEX);
            accel->x =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 800080e:	7a7b      	ldrb	r3, [r7, #9]
 8000810:	b25b      	sxtb	r3, r3
 8000812:	021b      	lsls	r3, r3, #8
 8000814:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB]));
 8000816:	7a3b      	ldrb	r3, [r7, #8]
 8000818:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 800081a:	4313      	orrs	r3, r2
 800081c:	b21a      	sxth	r2, r3
            accel->x =
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	801a      	strh	r2, [r3, #0]

            /* Data Y*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB],
 8000822:	7abb      	ldrb	r3, [r7, #10]
 8000824:	72bb      	strb	r3, [r7, #10]
                                                                        BNO055_ACCEL_DATA_Y_LSB_VALUEY);
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB],
 8000826:	7afb      	ldrb	r3, [r7, #11]
 8000828:	72fb      	strb	r3, [r7, #11]
                                                                        BNO055_ACCEL_DATA_Y_MSB_VALUEY);
            accel->y =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 800082a:	7afb      	ldrb	r3, [r7, #11]
 800082c:	b25b      	sxtb	r3, r3
 800082e:	021b      	lsls	r3, r3, #8
 8000830:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB]));
 8000832:	7abb      	ldrb	r3, [r7, #10]
 8000834:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000836:	4313      	orrs	r3, r2
 8000838:	b21a      	sxth	r2, r3
            accel->y =
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	805a      	strh	r2, [r3, #2]

            /* Data Z*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB],
 800083e:	7b3b      	ldrb	r3, [r7, #12]
 8000840:	733b      	strb	r3, [r7, #12]
                                                                        BNO055_ACCEL_DATA_Z_LSB_VALUEZ);
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB],
 8000842:	7b7b      	ldrb	r3, [r7, #13]
 8000844:	737b      	strb	r3, [r7, #13]
                                                                        BNO055_ACCEL_DATA_Z_MSB_VALUEZ);
            accel->z =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000846:	7b7b      	ldrb	r3, [r7, #13]
 8000848:	b25b      	sxtb	r3, r3
 800084a:	021b      	lsls	r3, r3, #8
 800084c:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB]));
 800084e:	7b3b      	ldrb	r3, [r7, #12]
 8000850:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000852:	4313      	orrs	r3, r2
 8000854:	b21a      	sxth	r2, r3
            accel->z =
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	809a      	strh	r2, [r3, #4]
 800085a:	e001      	b.n	8000860 <bno055_read_accel_xyz+0xc8>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 800085c:	23ff      	movs	r3, #255	; 0xff
 800085e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000860:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000864:	4618      	mov	r0, r3
 8000866:	3714      	adds	r7, #20
 8000868:	46bd      	mov	sp, r7
 800086a:	bd90      	pop	{r4, r7, pc}
 800086c:	08008408 	.word	0x08008408
 8000870:	2000008c 	.word	0x2000008c

08000874 <bno055_read_gyro_xyz>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_read_gyro_xyz(struct bno055_gyro_t *gyro)
{
 8000874:	b590      	push	{r4, r7, lr}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 800087c:	23ff      	movs	r3, #255	; 0xff
 800087e:	73fb      	strb	r3, [r7, #15]
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] - z->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] - z->MSB
     */
    u8 data_u8[BNO055_GYRO_XYZ_DATA_SIZE] = {
 8000880:	4a31      	ldr	r2, [pc, #196]	; (8000948 <bno055_read_gyro_xyz+0xd4>)
 8000882:	f107 0308 	add.w	r3, r7, #8
 8000886:	e892 0003 	ldmia.w	r2, {r0, r1}
 800088a:	6018      	str	r0, [r3, #0]
 800088c:	3304      	adds	r3, #4
 800088e:	8019      	strh	r1, [r3, #0]
        BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE
    };
    s8 stat_s8 = BNO055_ERROR;
 8000890:	23ff      	movs	r3, #255	; 0xff
 8000892:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000894:	4b2d      	ldr	r3, [pc, #180]	; (800094c <bno055_read_gyro_xyz+0xd8>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d102      	bne.n	80008a2 <bno055_read_gyro_xyz+0x2e>
    {
        return BNO055_E_NULL_PTR;
 800089c:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80008a0:	e04e      	b.n	8000940 <bno055_read_gyro_xyz+0xcc>
    }
    else
    {
        /*condition check for page, chip id is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 80008a2:	4b2a      	ldr	r3, [pc, #168]	; (800094c <bno055_read_gyro_xyz+0xd8>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	791b      	ldrb	r3, [r3, #4]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d004      	beq.n	80008b6 <bno055_read_gyro_xyz+0x42>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 80008ac:	2000      	movs	r0, #0
 80008ae:	f7ff ff2b 	bl	8000708 <bno055_write_page_id>
 80008b2:	4603      	mov	r3, r0
 80008b4:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 80008b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d004      	beq.n	80008c8 <bno055_read_gyro_xyz+0x54>
 80008be:	4b23      	ldr	r3, [pc, #140]	; (800094c <bno055_read_gyro_xyz+0xd8>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	791b      	ldrb	r3, [r3, #4]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d137      	bne.n	8000938 <bno055_read_gyro_xyz+0xc4>
        {
            /* Read the six bytes data of gyro xyz*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80008c8:	4b20      	ldr	r3, [pc, #128]	; (800094c <bno055_read_gyro_xyz+0xd8>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	691c      	ldr	r4, [r3, #16]
 80008ce:	4b1f      	ldr	r3, [pc, #124]	; (800094c <bno055_read_gyro_xyz+0xd8>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	7a58      	ldrb	r0, [r3, #9]
 80008d4:	f107 0208 	add.w	r2, r7, #8
 80008d8:	2306      	movs	r3, #6
 80008da:	2114      	movs	r1, #20
 80008dc:	47a0      	blx	r4
 80008de:	4603      	mov	r3, r0
 80008e0:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_GYRO_DATA_X_LSB_VALUEX_REG,
                                                      data_u8,
                                                      BNO055_GYRO_XYZ_DATA_SIZE);

            /* Data x*/
            data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB],
 80008e2:	7a3b      	ldrb	r3, [r7, #8]
 80008e4:	723b      	strb	r3, [r7, #8]
                                                                        BNO055_GYRO_DATA_X_LSB_VALUEX);
            data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB],
 80008e6:	7a7b      	ldrb	r3, [r7, #9]
 80008e8:	727b      	strb	r3, [r7, #9]
                                                                        BNO055_GYRO_DATA_X_MSB_VALUEX);
            gyro->x =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80008ea:	7a7b      	ldrb	r3, [r7, #9]
 80008ec:	b25b      	sxtb	r3, r3
 80008ee:	021b      	lsls	r3, r3, #8
 80008f0:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB]));
 80008f2:	7a3b      	ldrb	r3, [r7, #8]
 80008f4:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80008f6:	4313      	orrs	r3, r2
 80008f8:	b21a      	sxth	r2, r3
            gyro->x =
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	801a      	strh	r2, [r3, #0]

            /* Data y*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB],
 80008fe:	7abb      	ldrb	r3, [r7, #10]
 8000900:	72bb      	strb	r3, [r7, #10]
                                                                        BNO055_GYRO_DATA_Y_LSB_VALUEY);
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB],
 8000902:	7afb      	ldrb	r3, [r7, #11]
 8000904:	72fb      	strb	r3, [r7, #11]
                                                                        BNO055_GYRO_DATA_Y_MSB_VALUEY);
            gyro->y =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000906:	7afb      	ldrb	r3, [r7, #11]
 8000908:	b25b      	sxtb	r3, r3
 800090a:	021b      	lsls	r3, r3, #8
 800090c:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB]));
 800090e:	7abb      	ldrb	r3, [r7, #10]
 8000910:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000912:	4313      	orrs	r3, r2
 8000914:	b21a      	sxth	r2, r3
            gyro->y =
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	805a      	strh	r2, [r3, #2]

            /* Data z*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB],
 800091a:	7b3b      	ldrb	r3, [r7, #12]
 800091c:	733b      	strb	r3, [r7, #12]
                                                                        BNO055_GYRO_DATA_Z_LSB_VALUEZ);
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB],
 800091e:	7b7b      	ldrb	r3, [r7, #13]
 8000920:	737b      	strb	r3, [r7, #13]
                                                                        BNO055_GYRO_DATA_Z_MSB_VALUEZ);
            gyro->z =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000922:	7b7b      	ldrb	r3, [r7, #13]
 8000924:	b25b      	sxtb	r3, r3
 8000926:	021b      	lsls	r3, r3, #8
 8000928:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB]));
 800092a:	7b3b      	ldrb	r3, [r7, #12]
 800092c:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 800092e:	4313      	orrs	r3, r2
 8000930:	b21a      	sxth	r2, r3
            gyro->z =
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	809a      	strh	r2, [r3, #4]
 8000936:	e001      	b.n	800093c <bno055_read_gyro_xyz+0xc8>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000938:	23ff      	movs	r3, #255	; 0xff
 800093a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 800093c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000940:	4618      	mov	r0, r3
 8000942:	3714      	adds	r7, #20
 8000944:	46bd      	mov	sp, r7
 8000946:	bd90      	pop	{r4, r7, pc}
 8000948:	08008408 	.word	0x08008408
 800094c:	2000008c 	.word	0x2000008c

08000950 <bno055_convert_double_accel_xyz_msq>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_convert_double_accel_xyz_msq(struct bno055_accel_double_t *accel_xyz)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000958:	23ff      	movs	r3, #255	; 0xff
 800095a:	75fb      	strb	r3, [r7, #23]
    struct bno055_accel_t reg_accel_xyz = { BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 800095c:	2300      	movs	r3, #0
 800095e:	823b      	strh	r3, [r7, #16]
 8000960:	2300      	movs	r3, #0
 8000962:	827b      	strh	r3, [r7, #18]
 8000964:	2300      	movs	r3, #0
 8000966:	82bb      	strh	r3, [r7, #20]
    u8 accel_unit_u8 = BNO055_INIT_VALUE;
 8000968:	2300      	movs	r3, #0
 800096a:	73fb      	strb	r3, [r7, #15]

    /* Read the current accel unit and set the
     * unit as m/s2 if the unit is in mg*/
    com_rslt = bno055_get_accel_unit(&accel_unit_u8);
 800096c:	f107 030f 	add.w	r3, r7, #15
 8000970:	4618      	mov	r0, r3
 8000972:	f000 f8c5 	bl	8000b00 <bno055_get_accel_unit>
 8000976:	4603      	mov	r3, r0
 8000978:	75fb      	strb	r3, [r7, #23]
    if (accel_unit_u8 != BNO055_ACCEL_UNIT_MSQ)
 800097a:	7bfb      	ldrb	r3, [r7, #15]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d008      	beq.n	8000992 <bno055_convert_double_accel_xyz_msq+0x42>
    {
        com_rslt += bno055_set_accel_unit(BNO055_ACCEL_UNIT_MSQ);
 8000980:	2000      	movs	r0, #0
 8000982:	f000 f8ff 	bl	8000b84 <bno055_set_accel_unit>
 8000986:	4603      	mov	r3, r0
 8000988:	b2da      	uxtb	r2, r3
 800098a:	7dfb      	ldrb	r3, [r7, #23]
 800098c:	4413      	add	r3, r2
 800098e:	b2db      	uxtb	r3, r3
 8000990:	75fb      	strb	r3, [r7, #23]
    }
    if (com_rslt == BNO055_SUCCESS)
 8000992:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d139      	bne.n	8000a0e <bno055_convert_double_accel_xyz_msq+0xbe>
    {
        /* Read the accel raw xyz data*/
        com_rslt += bno055_read_accel_xyz(&reg_accel_xyz);
 800099a:	f107 0310 	add.w	r3, r7, #16
 800099e:	4618      	mov	r0, r3
 80009a0:	f7ff fefa 	bl	8000798 <bno055_read_accel_xyz>
 80009a4:	4603      	mov	r3, r0
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	7dfb      	ldrb	r3, [r7, #23]
 80009aa:	4413      	add	r3, r2
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	75fb      	strb	r3, [r7, #23]
        if (com_rslt == BNO055_SUCCESS)
 80009b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d127      	bne.n	8000a08 <bno055_convert_double_accel_xyz_msq+0xb8>
        {
            /* Convert raw xyz to m/s2*/
            accel_xyz->x = (double)(reg_accel_xyz.x / BNO055_ACCEL_DIV_MSQ);
 80009b8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80009bc:	ee07 3a90 	vmov	s15, r3
 80009c0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80009c4:	ed9f 5b16 	vldr	d5, [pc, #88]	; 8000a20 <bno055_convert_double_accel_xyz_msq+0xd0>
 80009c8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	ed83 7b00 	vstr	d7, [r3]
            accel_xyz->y = (double)(reg_accel_xyz.y / BNO055_ACCEL_DIV_MSQ);
 80009d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80009d6:	ee07 3a90 	vmov	s15, r3
 80009da:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80009de:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8000a20 <bno055_convert_double_accel_xyz_msq+0xd0>
 80009e2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	ed83 7b02 	vstr	d7, [r3, #8]
            accel_xyz->z = (double)(reg_accel_xyz.z / BNO055_ACCEL_DIV_MSQ);
 80009ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80009f0:	ee07 3a90 	vmov	s15, r3
 80009f4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80009f8:	ed9f 5b09 	vldr	d5, [pc, #36]	; 8000a20 <bno055_convert_double_accel_xyz_msq+0xd0>
 80009fc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	ed83 7b04 	vstr	d7, [r3, #16]
 8000a06:	e004      	b.n	8000a12 <bno055_convert_double_accel_xyz_msq+0xc2>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000a08:	23ff      	movs	r3, #255	; 0xff
 8000a0a:	75fb      	strb	r3, [r7, #23]
 8000a0c:	e001      	b.n	8000a12 <bno055_convert_double_accel_xyz_msq+0xc2>
        }
    }
    else
    {
        com_rslt = BNO055_ERROR;
 8000a0e:	23ff      	movs	r3, #255	; 0xff
 8000a10:	75fb      	strb	r3, [r7, #23]
    }

    return com_rslt;
 8000a12:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	00000000 	.word	0x00000000
 8000a24:	40590000 	.word	0x40590000

08000a28 <bno055_convert_double_gyro_xyz_rps>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_convert_double_gyro_xyz_rps(struct bno055_gyro_double_t *gyro_xyz)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b086      	sub	sp, #24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000a30:	23ff      	movs	r3, #255	; 0xff
 8000a32:	75fb      	strb	r3, [r7, #23]
    struct bno055_gyro_t reg_gyro_xyz = { BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 8000a34:	2300      	movs	r3, #0
 8000a36:	823b      	strh	r3, [r7, #16]
 8000a38:	2300      	movs	r3, #0
 8000a3a:	827b      	strh	r3, [r7, #18]
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	82bb      	strh	r3, [r7, #20]
    u8 gyro_unit_u8 = BNO055_INIT_VALUE;
 8000a40:	2300      	movs	r3, #0
 8000a42:	73fb      	strb	r3, [r7, #15]

    /* Read the current gyro unit and set the
     * unit as rps if the unit is in dps */
    com_rslt = bno055_get_gyro_unit(&gyro_unit_u8);
 8000a44:	f107 030f 	add.w	r3, r7, #15
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f000 f915 	bl	8000c78 <bno055_get_gyro_unit>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	75fb      	strb	r3, [r7, #23]
    if (gyro_unit_u8 != BNO055_GYRO_UNIT_RPS)
 8000a52:	7bfb      	ldrb	r3, [r7, #15]
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d008      	beq.n	8000a6a <bno055_convert_double_gyro_xyz_rps+0x42>
    {
        com_rslt += bno055_set_gyro_unit(BNO055_GYRO_UNIT_RPS);
 8000a58:	2001      	movs	r0, #1
 8000a5a:	f000 f951 	bl	8000d00 <bno055_set_gyro_unit>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	b2da      	uxtb	r2, r3
 8000a62:	7dfb      	ldrb	r3, [r7, #23]
 8000a64:	4413      	add	r3, r2
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	75fb      	strb	r3, [r7, #23]
    }
    if (com_rslt == BNO055_SUCCESS)
 8000a6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d139      	bne.n	8000ae6 <bno055_convert_double_gyro_xyz_rps+0xbe>
    {
        /* Read gyro raw x data */
        com_rslt += bno055_read_gyro_xyz(&reg_gyro_xyz);
 8000a72:	f107 0310 	add.w	r3, r7, #16
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff fefc 	bl	8000874 <bno055_read_gyro_xyz>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	b2da      	uxtb	r2, r3
 8000a80:	7dfb      	ldrb	r3, [r7, #23]
 8000a82:	4413      	add	r3, r2
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	75fb      	strb	r3, [r7, #23]
        if (com_rslt == BNO055_SUCCESS)
 8000a88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d127      	bne.n	8000ae0 <bno055_convert_double_gyro_xyz_rps+0xb8>
        {
            /* Convert the raw gyro xyz to rps*/
            gyro_xyz->x = (double)(reg_gyro_xyz.x / BNO055_GYRO_DIV_RPS);
 8000a90:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000a94:	ee07 3a90 	vmov	s15, r3
 8000a98:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000a9c:	ed9f 5b16 	vldr	d5, [pc, #88]	; 8000af8 <bno055_convert_double_gyro_xyz_rps+0xd0>
 8000aa0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	ed83 7b00 	vstr	d7, [r3]
            gyro_xyz->y = (double)(reg_gyro_xyz.y / BNO055_GYRO_DIV_RPS);
 8000aaa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000aae:	ee07 3a90 	vmov	s15, r3
 8000ab2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000ab6:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8000af8 <bno055_convert_double_gyro_xyz_rps+0xd0>
 8000aba:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	ed83 7b02 	vstr	d7, [r3, #8]
            gyro_xyz->z = (double)(reg_gyro_xyz.z / BNO055_GYRO_DIV_RPS);
 8000ac4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ac8:	ee07 3a90 	vmov	s15, r3
 8000acc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000ad0:	ed9f 5b09 	vldr	d5, [pc, #36]	; 8000af8 <bno055_convert_double_gyro_xyz_rps+0xd0>
 8000ad4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	ed83 7b04 	vstr	d7, [r3, #16]
 8000ade:	e004      	b.n	8000aea <bno055_convert_double_gyro_xyz_rps+0xc2>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000ae0:	23ff      	movs	r3, #255	; 0xff
 8000ae2:	75fb      	strb	r3, [r7, #23]
 8000ae4:	e001      	b.n	8000aea <bno055_convert_double_gyro_xyz_rps+0xc2>
        }
    }
    else
    {
        com_rslt = BNO055_ERROR;
 8000ae6:	23ff      	movs	r3, #255	; 0xff
 8000ae8:	75fb      	strb	r3, [r7, #23]
    }

    return com_rslt;
 8000aea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3718      	adds	r7, #24
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	00000000 	.word	0x00000000
 8000afc:	408c2000 	.word	0x408c2000

08000b00 <bno055_get_accel_unit>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_get_accel_unit(u8 *accel_unit_u8)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b085      	sub	sp, #20
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000b08:	23ff      	movs	r3, #255	; 0xff
 8000b0a:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	737b      	strb	r3, [r7, #13]
    s8 stat_s8 = BNO055_ERROR;
 8000b10:	23ff      	movs	r3, #255	; 0xff
 8000b12:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000b14:	4b1a      	ldr	r3, [pc, #104]	; (8000b80 <bno055_get_accel_unit+0x80>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d102      	bne.n	8000b22 <bno055_get_accel_unit+0x22>
    {
        return BNO055_E_NULL_PTR;
 8000b1c:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000b20:	e02a      	b.n	8000b78 <bno055_get_accel_unit+0x78>
    }
    else
    {
        /*condition check for page, accel unit is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8000b22:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <bno055_get_accel_unit+0x80>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	791b      	ldrb	r3, [r3, #4]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d004      	beq.n	8000b36 <bno055_get_accel_unit+0x36>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f7ff fdeb 	bl	8000708 <bno055_write_page_id>
 8000b32:	4603      	mov	r3, r0
 8000b34:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000b36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d004      	beq.n	8000b48 <bno055_get_accel_unit+0x48>
 8000b3e:	4b10      	ldr	r3, [pc, #64]	; (8000b80 <bno055_get_accel_unit+0x80>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	791b      	ldrb	r3, [r3, #4]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d113      	bne.n	8000b70 <bno055_get_accel_unit+0x70>
        {
            /* Read the accel unit */
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000b48:	4b0d      	ldr	r3, [pc, #52]	; (8000b80 <bno055_get_accel_unit+0x80>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	691c      	ldr	r4, [r3, #16]
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <bno055_get_accel_unit+0x80>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	7a58      	ldrb	r0, [r3, #9]
 8000b54:	f107 020d 	add.w	r2, r7, #13
 8000b58:	2301      	movs	r3, #1
 8000b5a:	213b      	movs	r1, #59	; 0x3b
 8000b5c:	47a0      	blx	r4
 8000b5e:	4603      	mov	r3, r0
 8000b60:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_ACCEL_UNIT_REG,
                                                      &data_u8r,
                                                      BNO055_GEN_READ_WRITE_LENGTH);
            *accel_unit_u8 = BNO055_GET_BITSLICE(data_u8r, BNO055_ACCEL_UNIT);
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	f003 0301 	and.w	r3, r3, #1
 8000b68:	b2da      	uxtb	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	701a      	strb	r2, [r3, #0]
 8000b6e:	e001      	b.n	8000b74 <bno055_get_accel_unit+0x74>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000b70:	23ff      	movs	r3, #255	; 0xff
 8000b72:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000b74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd90      	pop	{r4, r7, pc}
 8000b80:	2000008c 	.word	0x2000008c

08000b84 <bno055_set_accel_unit>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_accel_unit(u8 accel_unit_u8)
{
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000b8e:	23ff      	movs	r3, #255	; 0xff
 8000b90:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000b92:	2300      	movs	r3, #0
 8000b94:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 8000b96:	2300      	movs	r3, #0
 8000b98:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 8000b9a:	23ff      	movs	r3, #255	; 0xff
 8000b9c:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000b9e:	4b35      	ldr	r3, [pc, #212]	; (8000c74 <bno055_set_accel_unit+0xf0>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d102      	bne.n	8000bac <bno055_set_accel_unit+0x28>
    {
        return BNO055_E_NULL_PTR;
 8000ba6:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000baa:	e05f      	b.n	8000c6c <bno055_set_accel_unit+0xe8>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8000bac:	f107 030c 	add.w	r3, r7, #12
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 f921 	bl	8000df8 <bno055_get_operation_mode>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 8000bba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d143      	bne.n	8000c4a <bno055_set_accel_unit+0xc6>
        {
            if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000bc2:	7b3b      	ldrb	r3, [r7, #12]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d008      	beq.n	8000bda <bno055_set_accel_unit+0x56>
            {
                stat_s8 += bno055_set_operation_mode(BNO055_OPERATION_MODE_CONFIG);
 8000bc8:	2000      	movs	r0, #0
 8000bca:	f000 f957 	bl	8000e7c <bno055_set_operation_mode>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	b2da      	uxtb	r2, r3
 8000bd2:	7bbb      	ldrb	r3, [r7, #14]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	73bb      	strb	r3, [r7, #14]
            }
            if (stat_s8 == BNO055_SUCCESS)
 8000bda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d130      	bne.n	8000c44 <bno055_set_accel_unit+0xc0>
            {
                /* Write the accel unit */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000be2:	4b24      	ldr	r3, [pc, #144]	; (8000c74 <bno055_set_accel_unit+0xf0>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	691c      	ldr	r4, [r3, #16]
 8000be8:	4b22      	ldr	r3, [pc, #136]	; (8000c74 <bno055_set_accel_unit+0xf0>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	7a58      	ldrb	r0, [r3, #9]
 8000bee:	f107 020d 	add.w	r2, r7, #13
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	213b      	movs	r1, #59	; 0x3b
 8000bf6:	47a0      	blx	r4
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_ACCEL_UNIT_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000bfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d124      	bne.n	8000c4e <bno055_set_accel_unit+0xca>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_ACCEL_UNIT, accel_unit_u8);
 8000c04:	7b7b      	ldrb	r3, [r7, #13]
 8000c06:	b25b      	sxtb	r3, r3
 8000c08:	f023 0301 	bic.w	r3, r3, #1
 8000c0c:	b25a      	sxtb	r2, r3
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	b25b      	sxtb	r3, r3
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	b25b      	sxtb	r3, r3
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <bno055_set_accel_unit+0xf0>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	68dc      	ldr	r4, [r3, #12]
 8000c26:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <bno055_set_accel_unit+0xf0>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	7a58      	ldrb	r0, [r3, #9]
 8000c2c:	f107 020d 	add.w	r2, r7, #13
 8000c30:	2301      	movs	r3, #1
 8000c32:	213b      	movs	r1, #59	; 0x3b
 8000c34:	47a0      	blx	r4
 8000c36:	4603      	mov	r3, r0
 8000c38:	b2da      	uxtb	r2, r3
 8000c3a:	7bfb      	ldrb	r3, [r7, #15]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	73fb      	strb	r3, [r7, #15]
 8000c42:	e004      	b.n	8000c4e <bno055_set_accel_unit+0xca>
                                                                BNO055_GEN_READ_WRITE_LENGTH);
                }
            }
            else
            {
                com_rslt = BNO055_ERROR;
 8000c44:	23ff      	movs	r3, #255	; 0xff
 8000c46:	73fb      	strb	r3, [r7, #15]
 8000c48:	e001      	b.n	8000c4e <bno055_set_accel_unit+0xca>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000c4a:	23ff      	movs	r3, #255	; 0xff
 8000c4c:	73fb      	strb	r3, [r7, #15]
        }
    }
    if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000c4e:	7b3b      	ldrb	r3, [r7, #12]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d009      	beq.n	8000c68 <bno055_set_accel_unit+0xe4>
    {
        /* set the operation mode
         * of previous operation mode*/
        com_rslt += bno055_set_operation_mode(prev_opmode_u8);
 8000c54:	7b3b      	ldrb	r3, [r7, #12]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 f910 	bl	8000e7c <bno055_set_operation_mode>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	b2da      	uxtb	r2, r3
 8000c60:	7bfb      	ldrb	r3, [r7, #15]
 8000c62:	4413      	add	r3, r2
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 8000c68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3714      	adds	r7, #20
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd90      	pop	{r4, r7, pc}
 8000c74:	2000008c 	.word	0x2000008c

08000c78 <bno055_get_gyro_unit>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_get_gyro_unit(u8 *gyro_unit_u8)
{
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000c80:	23ff      	movs	r3, #255	; 0xff
 8000c82:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	737b      	strb	r3, [r7, #13]
    s8 stat_s8 = BNO055_ERROR;
 8000c88:	23ff      	movs	r3, #255	; 0xff
 8000c8a:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000c8c:	4b1b      	ldr	r3, [pc, #108]	; (8000cfc <bno055_get_gyro_unit+0x84>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d102      	bne.n	8000c9a <bno055_get_gyro_unit+0x22>
    {
        return BNO055_E_NULL_PTR;
 8000c94:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000c98:	e02c      	b.n	8000cf4 <bno055_get_gyro_unit+0x7c>
    }
    else
    {
        /*condition check for page, gyro unit is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8000c9a:	4b18      	ldr	r3, [pc, #96]	; (8000cfc <bno055_get_gyro_unit+0x84>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	791b      	ldrb	r3, [r3, #4]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d004      	beq.n	8000cae <bno055_get_gyro_unit+0x36>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f7ff fd2f 	bl	8000708 <bno055_write_page_id>
 8000caa:	4603      	mov	r3, r0
 8000cac:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000cae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d004      	beq.n	8000cc0 <bno055_get_gyro_unit+0x48>
 8000cb6:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <bno055_get_gyro_unit+0x84>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	791b      	ldrb	r3, [r3, #4]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d115      	bne.n	8000cec <bno055_get_gyro_unit+0x74>
        {
            /* Read the gyro unit */
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000cc0:	4b0e      	ldr	r3, [pc, #56]	; (8000cfc <bno055_get_gyro_unit+0x84>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	691c      	ldr	r4, [r3, #16]
 8000cc6:	4b0d      	ldr	r3, [pc, #52]	; (8000cfc <bno055_get_gyro_unit+0x84>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	7a58      	ldrb	r0, [r3, #9]
 8000ccc:	f107 020d 	add.w	r2, r7, #13
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	213b      	movs	r1, #59	; 0x3b
 8000cd4:	47a0      	blx	r4
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_GYRO_UNIT_REG,
                                                      &data_u8r,
                                                      BNO055_GEN_READ_WRITE_LENGTH);
            *gyro_unit_u8 = BNO055_GET_BITSLICE(data_u8r, BNO055_GYRO_UNIT);
 8000cda:	7b7b      	ldrb	r3, [r7, #13]
 8000cdc:	105b      	asrs	r3, r3, #1
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	f003 0301 	and.w	r3, r3, #1
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	701a      	strb	r2, [r3, #0]
 8000cea:	e001      	b.n	8000cf0 <bno055_get_gyro_unit+0x78>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000cec:	23ff      	movs	r3, #255	; 0xff
 8000cee:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000cf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd90      	pop	{r4, r7, pc}
 8000cfc:	2000008c 	.word	0x2000008c

08000d00 <bno055_set_gyro_unit>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_gyro_unit(u8 gyro_unit_u8)
{
 8000d00:	b590      	push	{r4, r7, lr}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000d0a:	23ff      	movs	r3, #255	; 0xff
 8000d0c:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 8000d12:	2300      	movs	r3, #0
 8000d14:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 8000d16:	23ff      	movs	r3, #255	; 0xff
 8000d18:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000d1a:	4b36      	ldr	r3, [pc, #216]	; (8000df4 <bno055_set_gyro_unit+0xf4>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d102      	bne.n	8000d28 <bno055_set_gyro_unit+0x28>
    {
        return BNO055_E_NULL_PTR;
 8000d22:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000d26:	e060      	b.n	8000dea <bno055_set_gyro_unit+0xea>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f000 f863 	bl	8000df8 <bno055_get_operation_mode>
 8000d32:	4603      	mov	r3, r0
 8000d34:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 8000d36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d144      	bne.n	8000dc8 <bno055_set_gyro_unit+0xc8>
        {
            if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000d3e:	7b3b      	ldrb	r3, [r7, #12]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d008      	beq.n	8000d56 <bno055_set_gyro_unit+0x56>
            {
                stat_s8 += bno055_set_operation_mode(BNO055_OPERATION_MODE_CONFIG);
 8000d44:	2000      	movs	r0, #0
 8000d46:	f000 f899 	bl	8000e7c <bno055_set_operation_mode>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	7bbb      	ldrb	r3, [r7, #14]
 8000d50:	4413      	add	r3, r2
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	73bb      	strb	r3, [r7, #14]
            }
            if (stat_s8 == BNO055_SUCCESS)
 8000d56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d131      	bne.n	8000dc2 <bno055_set_gyro_unit+0xc2>
            {
                /* Write the gyro unit */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000d5e:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <bno055_set_gyro_unit+0xf4>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	691c      	ldr	r4, [r3, #16]
 8000d64:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <bno055_set_gyro_unit+0xf4>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	7a58      	ldrb	r0, [r3, #9]
 8000d6a:	f107 020d 	add.w	r2, r7, #13
 8000d6e:	2301      	movs	r3, #1
 8000d70:	213b      	movs	r1, #59	; 0x3b
 8000d72:	47a0      	blx	r4
 8000d74:	4603      	mov	r3, r0
 8000d76:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_GYRO_UNIT_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000d78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d125      	bne.n	8000dcc <bno055_set_gyro_unit+0xcc>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_GYRO_UNIT, gyro_unit_u8);
 8000d80:	7b7b      	ldrb	r3, [r7, #13]
 8000d82:	b25b      	sxtb	r3, r3
 8000d84:	f023 0302 	bic.w	r3, r3, #2
 8000d88:	b25a      	sxtb	r2, r3
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	005b      	lsls	r3, r3, #1
 8000d8e:	b25b      	sxtb	r3, r3
 8000d90:	f003 0302 	and.w	r3, r3, #2
 8000d94:	b25b      	sxtb	r3, r3
 8000d96:	4313      	orrs	r3, r2
 8000d98:	b25b      	sxtb	r3, r3
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000d9e:	4b15      	ldr	r3, [pc, #84]	; (8000df4 <bno055_set_gyro_unit+0xf4>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	68dc      	ldr	r4, [r3, #12]
 8000da4:	4b13      	ldr	r3, [pc, #76]	; (8000df4 <bno055_set_gyro_unit+0xf4>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	7a58      	ldrb	r0, [r3, #9]
 8000daa:	f107 020d 	add.w	r2, r7, #13
 8000dae:	2301      	movs	r3, #1
 8000db0:	213b      	movs	r1, #59	; 0x3b
 8000db2:	47a0      	blx	r4
 8000db4:	4603      	mov	r3, r0
 8000db6:	b2da      	uxtb	r2, r3
 8000db8:	7bfb      	ldrb	r3, [r7, #15]
 8000dba:	4413      	add	r3, r2
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	73fb      	strb	r3, [r7, #15]
 8000dc0:	e004      	b.n	8000dcc <bno055_set_gyro_unit+0xcc>
                                                                BNO055_GEN_READ_WRITE_LENGTH);
                }
            }
            else
            {
                com_rslt = BNO055_ERROR;
 8000dc2:	23ff      	movs	r3, #255	; 0xff
 8000dc4:	73fb      	strb	r3, [r7, #15]
 8000dc6:	e001      	b.n	8000dcc <bno055_set_gyro_unit+0xcc>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000dc8:	23ff      	movs	r3, #255	; 0xff
 8000dca:	73fb      	strb	r3, [r7, #15]
        }
    }
    if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000dcc:	7b3b      	ldrb	r3, [r7, #12]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d009      	beq.n	8000de6 <bno055_set_gyro_unit+0xe6>
    {
        /* set the operation mode
         * of previous operation mode*/
        com_rslt += bno055_set_operation_mode(prev_opmode_u8);
 8000dd2:	7b3b      	ldrb	r3, [r7, #12]
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f000 f851 	bl	8000e7c <bno055_set_operation_mode>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	7bfb      	ldrb	r3, [r7, #15]
 8000de0:	4413      	add	r3, r2
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 8000de6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3714      	adds	r7, #20
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd90      	pop	{r4, r7, pc}
 8000df2:	bf00      	nop
 8000df4:	2000008c 	.word	0x2000008c

08000df8 <bno055_get_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_get_operation_mode(u8 *operation_mode_u8)
{
 8000df8:	b590      	push	{r4, r7, lr}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000e00:	23ff      	movs	r3, #255	; 0xff
 8000e02:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	737b      	strb	r3, [r7, #13]
    s8 stat_s8 = BNO055_ERROR;
 8000e08:	23ff      	movs	r3, #255	; 0xff
 8000e0a:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <bno055_get_operation_mode+0x80>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d102      	bne.n	8000e1a <bno055_get_operation_mode+0x22>
    {
        return BNO055_E_NULL_PTR;
 8000e14:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000e18:	e02a      	b.n	8000e70 <bno055_get_operation_mode+0x78>
    }
    else
    {
        /*condition check for page, operation mode is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8000e1a:	4b17      	ldr	r3, [pc, #92]	; (8000e78 <bno055_get_operation_mode+0x80>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	791b      	ldrb	r3, [r3, #4]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d004      	beq.n	8000e2e <bno055_get_operation_mode+0x36>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8000e24:	2000      	movs	r0, #0
 8000e26:	f7ff fc6f 	bl	8000708 <bno055_write_page_id>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000e2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d004      	beq.n	8000e40 <bno055_get_operation_mode+0x48>
 8000e36:	4b10      	ldr	r3, [pc, #64]	; (8000e78 <bno055_get_operation_mode+0x80>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	791b      	ldrb	r3, [r3, #4]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d113      	bne.n	8000e68 <bno055_get_operation_mode+0x70>
        {
            /* Read the value of operation mode*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000e40:	4b0d      	ldr	r3, [pc, #52]	; (8000e78 <bno055_get_operation_mode+0x80>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	691c      	ldr	r4, [r3, #16]
 8000e46:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <bno055_get_operation_mode+0x80>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	7a58      	ldrb	r0, [r3, #9]
 8000e4c:	f107 020d 	add.w	r2, r7, #13
 8000e50:	2301      	movs	r3, #1
 8000e52:	213d      	movs	r1, #61	; 0x3d
 8000e54:	47a0      	blx	r4
 8000e56:	4603      	mov	r3, r0
 8000e58:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_OPERATION_MODE_REG,
                                                      &data_u8r,
                                                      BNO055_GEN_READ_WRITE_LENGTH);
            *operation_mode_u8 = BNO055_GET_BITSLICE(data_u8r, BNO055_OPERATION_MODE);
 8000e5a:	7b7b      	ldrb	r3, [r7, #13]
 8000e5c:	f003 030f 	and.w	r3, r3, #15
 8000e60:	b2da      	uxtb	r2, r3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	701a      	strb	r2, [r3, #0]
 8000e66:	e001      	b.n	8000e6c <bno055_get_operation_mode+0x74>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000e68:	23ff      	movs	r3, #255	; 0xff
 8000e6a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3714      	adds	r7, #20
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd90      	pop	{r4, r7, pc}
 8000e78:	2000008c 	.word	0x2000008c

08000e7c <bno055_set_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_operation_mode(u8 operation_mode_u8)
{
 8000e7c:	b590      	push	{r4, r7, lr}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000e86:	23ff      	movs	r3, #255	; 0xff
 8000e88:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 8000e92:	23ff      	movs	r3, #255	; 0xff
 8000e94:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000e96:	4b5c      	ldr	r3, [pc, #368]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d102      	bne.n	8000ea4 <bno055_set_operation_mode+0x28>
    {
        return BNO055_E_NULL_PTR;
 8000e9e:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8000ea2:	e0ac      	b.n	8000ffe <bno055_set_operation_mode+0x182>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8000ea4:	f107 030c 	add.w	r3, r7, #12
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ffa5 	bl	8000df8 <bno055_get_operation_mode>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 8000eb2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f040 809d 	bne.w	8000ff6 <bno055_set_operation_mode+0x17a>
        {
            /* If the previous operation mode is config it is
             * directly write the operation mode */
            if (prev_opmode_u8 == BNO055_OPERATION_MODE_CONFIG)
 8000ebc:	7b3b      	ldrb	r3, [r7, #12]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d137      	bne.n	8000f32 <bno055_set_operation_mode+0xb6>
            {
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000ec2:	4b51      	ldr	r3, [pc, #324]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	691c      	ldr	r4, [r3, #16]
 8000ec8:	4b4f      	ldr	r3, [pc, #316]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	7a58      	ldrb	r0, [r3, #9]
 8000ece:	f107 020d 	add.w	r2, r7, #13
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	213d      	movs	r1, #61	; 0x3d
 8000ed6:	47a0      	blx	r4
 8000ed8:	4603      	mov	r3, r0
 8000eda:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000edc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	f040 808a 	bne.w	8000ffa <bno055_set_operation_mode+0x17e>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 8000ee6:	7b7b      	ldrb	r3, [r7, #13]
 8000ee8:	b25b      	sxtb	r3, r3
 8000eea:	f023 030f 	bic.w	r3, r3, #15
 8000eee:	b25a      	sxtb	r2, r3
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	f003 030f 	and.w	r3, r3, #15
 8000ef8:	b25b      	sxtb	r3, r3
 8000efa:	4313      	orrs	r3, r2
 8000efc:	b25b      	sxtb	r3, r3
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000f02:	4b41      	ldr	r3, [pc, #260]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	68dc      	ldr	r4, [r3, #12]
 8000f08:	4b3f      	ldr	r3, [pc, #252]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	7a58      	ldrb	r0, [r3, #9]
 8000f0e:	f107 020d 	add.w	r2, r7, #13
 8000f12:	2301      	movs	r3, #1
 8000f14:	213d      	movs	r1, #61	; 0x3d
 8000f16:	47a0      	blx	r4
 8000f18:	4603      	mov	r3, r0
 8000f1a:	b2da      	uxtb	r2, r3
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	4413      	add	r3, r2
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	73fb      	strb	r3, [r7, #15]
                                                                BNO055_GEN_READ_WRITE_LENGTH);

                    /* Config mode to other
                     * operation mode switching
                     * required delay of 600ms*/
                    p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 8000f24:	4b38      	ldr	r3, [pc, #224]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	695b      	ldr	r3, [r3, #20]
 8000f2a:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000f2e:	4798      	blx	r3
 8000f30:	e063      	b.n	8000ffa <bno055_set_operation_mode+0x17e>
            else
            {
                /* If the previous operation
                 * mode is not config it is
                 * write the config mode */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000f32:	4b35      	ldr	r3, [pc, #212]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	691c      	ldr	r4, [r3, #16]
 8000f38:	4b33      	ldr	r3, [pc, #204]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	7a58      	ldrb	r0, [r3, #9]
 8000f3e:	f107 020d 	add.w	r2, r7, #13
 8000f42:	2301      	movs	r3, #1
 8000f44:	213d      	movs	r1, #61	; 0x3d
 8000f46:	47a0      	blx	r4
 8000f48:	4603      	mov	r3, r0
 8000f4a:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d116      	bne.n	8000f82 <bno055_set_operation_mode+0x106>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, BNO055_OPERATION_MODE_CONFIG);
 8000f54:	7b7b      	ldrb	r3, [r7, #13]
 8000f56:	f023 030f 	bic.w	r3, r3, #15
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	737b      	strb	r3, [r7, #13]
                    com_rslt +=
                        bno055_write_register(BNO055_OPERATION_MODE_REG, &data_u8r, BNO055_GEN_READ_WRITE_LENGTH);
 8000f5e:	f107 030d 	add.w	r3, r7, #13
 8000f62:	2201      	movs	r2, #1
 8000f64:	4619      	mov	r1, r3
 8000f66:	203d      	movs	r0, #61	; 0x3d
 8000f68:	f7ff fba8 	bl	80006bc <bno055_write_register>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	b2da      	uxtb	r2, r3
                    com_rslt +=
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	4413      	add	r3, r2
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	73fb      	strb	r3, [r7, #15]

                    /* other mode to config mode switching
                     * required delay of 20ms*/
                    p_bno055->delay_msec(BNO055_CONFIG_MODE_SWITCHING_DELAY);
 8000f78:	4b23      	ldr	r3, [pc, #140]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	695b      	ldr	r3, [r3, #20]
 8000f7e:	2014      	movs	r0, #20
 8000f80:	4798      	blx	r3
                }

                /* Write the operation mode */
                if (operation_mode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d038      	beq.n	8000ffa <bno055_set_operation_mode+0x17e>
                {
                    com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000f88:	4b1f      	ldr	r3, [pc, #124]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	691c      	ldr	r4, [r3, #16]
 8000f8e:	4b1e      	ldr	r3, [pc, #120]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	7a58      	ldrb	r0, [r3, #9]
 8000f94:	f107 020d 	add.w	r2, r7, #13
 8000f98:	2301      	movs	r3, #1
 8000f9a:	213d      	movs	r1, #61	; 0x3d
 8000f9c:	47a0      	blx	r4
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	73fb      	strb	r3, [r7, #15]
                                                              BNO055_OPERATION_MODE_REG,
                                                              &data_u8r,
                                                              BNO055_GEN_READ_WRITE_LENGTH);
                    if (com_rslt == BNO055_SUCCESS)
 8000fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d127      	bne.n	8000ffa <bno055_set_operation_mode+0x17e>
                    {
                        data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 8000faa:	7b7b      	ldrb	r3, [r7, #13]
 8000fac:	b25b      	sxtb	r3, r3
 8000fae:	f023 030f 	bic.w	r3, r3, #15
 8000fb2:	b25a      	sxtb	r2, r3
 8000fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb8:	f003 030f 	and.w	r3, r3, #15
 8000fbc:	b25b      	sxtb	r3, r3
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	737b      	strb	r3, [r7, #13]
                        com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000fc6:	4b10      	ldr	r3, [pc, #64]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	68dc      	ldr	r4, [r3, #12]
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	7a58      	ldrb	r0, [r3, #9]
 8000fd2:	f107 020d 	add.w	r2, r7, #13
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	213d      	movs	r1, #61	; 0x3d
 8000fda:	47a0      	blx	r4
 8000fdc:	4603      	mov	r3, r0
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	73fb      	strb	r3, [r7, #15]
                                                                    BNO055_GEN_READ_WRITE_LENGTH);

                        /* Config mode to other
                         * operation mode switching
                         * required delay of 600ms*/
                        p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 8000fe8:	4b07      	ldr	r3, [pc, #28]	; (8001008 <bno055_set_operation_mode+0x18c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000ff2:	4798      	blx	r3
 8000ff4:	e001      	b.n	8000ffa <bno055_set_operation_mode+0x17e>
                }
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000ff6:	23ff      	movs	r3, #255	; 0xff
 8000ff8:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bd90      	pop	{r4, r7, pc}
 8001006:	bf00      	nop
 8001008:	2000008c 	.word	0x2000008c

0800100c <bno055_set_power_mode>:
 *  @note For detailed about LOWPOWER mode
 *  refer data sheet 3.4.2
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_power_mode(u8 power_mode_u8)
{
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8001016:	23ff      	movs	r3, #255	; 0xff
 8001018:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 800101a:	2300      	movs	r3, #0
 800101c:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 800101e:	2300      	movs	r3, #0
 8001020:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 8001022:	23ff      	movs	r3, #255	; 0xff
 8001024:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8001026:	4b35      	ldr	r3, [pc, #212]	; (80010fc <bno055_set_power_mode+0xf0>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d102      	bne.n	8001034 <bno055_set_power_mode+0x28>
    {
        return BNO055_E_NULL_PTR;
 800102e:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 8001032:	e05f      	b.n	80010f4 <bno055_set_power_mode+0xe8>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8001034:	f107 030c 	add.w	r3, r7, #12
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff fedd 	bl	8000df8 <bno055_get_operation_mode>
 800103e:	4603      	mov	r3, r0
 8001040:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 8001042:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d143      	bne.n	80010d2 <bno055_set_power_mode+0xc6>
        {
            if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 800104a:	7b3b      	ldrb	r3, [r7, #12]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d008      	beq.n	8001062 <bno055_set_power_mode+0x56>
            {
                stat_s8 += bno055_set_operation_mode(BNO055_OPERATION_MODE_CONFIG);
 8001050:	2000      	movs	r0, #0
 8001052:	f7ff ff13 	bl	8000e7c <bno055_set_operation_mode>
 8001056:	4603      	mov	r3, r0
 8001058:	b2da      	uxtb	r2, r3
 800105a:	7bbb      	ldrb	r3, [r7, #14]
 800105c:	4413      	add	r3, r2
 800105e:	b2db      	uxtb	r3, r3
 8001060:	73bb      	strb	r3, [r7, #14]
            }
            if (stat_s8 == BNO055_SUCCESS)
 8001062:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d130      	bne.n	80010cc <bno055_set_power_mode+0xc0>
            {
                /* Write the value of power mode */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800106a:	4b24      	ldr	r3, [pc, #144]	; (80010fc <bno055_set_power_mode+0xf0>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	691c      	ldr	r4, [r3, #16]
 8001070:	4b22      	ldr	r3, [pc, #136]	; (80010fc <bno055_set_power_mode+0xf0>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	7a58      	ldrb	r0, [r3, #9]
 8001076:	f107 020d 	add.w	r2, r7, #13
 800107a:	2301      	movs	r3, #1
 800107c:	213e      	movs	r1, #62	; 0x3e
 800107e:	47a0      	blx	r4
 8001080:	4603      	mov	r3, r0
 8001082:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_POWER_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8001084:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d124      	bne.n	80010d6 <bno055_set_power_mode+0xca>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_POWER_MODE, power_mode_u8);
 800108c:	7b7b      	ldrb	r3, [r7, #13]
 800108e:	b25b      	sxtb	r3, r3
 8001090:	f023 0303 	bic.w	r3, r3, #3
 8001094:	b25a      	sxtb	r2, r3
 8001096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109a:	f003 0303 	and.w	r3, r3, #3
 800109e:	b25b      	sxtb	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b25b      	sxtb	r3, r3
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 80010a8:	4b14      	ldr	r3, [pc, #80]	; (80010fc <bno055_set_power_mode+0xf0>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	68dc      	ldr	r4, [r3, #12]
 80010ae:	4b13      	ldr	r3, [pc, #76]	; (80010fc <bno055_set_power_mode+0xf0>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	7a58      	ldrb	r0, [r3, #9]
 80010b4:	f107 020d 	add.w	r2, r7, #13
 80010b8:	2301      	movs	r3, #1
 80010ba:	213e      	movs	r1, #62	; 0x3e
 80010bc:	47a0      	blx	r4
 80010be:	4603      	mov	r3, r0
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	4413      	add	r3, r2
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	73fb      	strb	r3, [r7, #15]
 80010ca:	e004      	b.n	80010d6 <bno055_set_power_mode+0xca>
                                                                BNO055_GEN_READ_WRITE_LENGTH);
                }
            }
            else
            {
                com_rslt = BNO055_ERROR;
 80010cc:	23ff      	movs	r3, #255	; 0xff
 80010ce:	73fb      	strb	r3, [r7, #15]
 80010d0:	e001      	b.n	80010d6 <bno055_set_power_mode+0xca>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 80010d2:	23ff      	movs	r3, #255	; 0xff
 80010d4:	73fb      	strb	r3, [r7, #15]
        }
    }
    if (prev_opmode_u8 != BNO055_OPERATION_MODE_CONFIG)
 80010d6:	7b3b      	ldrb	r3, [r7, #12]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d009      	beq.n	80010f0 <bno055_set_power_mode+0xe4>
    {
        /* set the operation mode
         * of previous operation mode*/
        com_rslt += bno055_set_operation_mode(prev_opmode_u8);
 80010dc:	7b3b      	ldrb	r3, [r7, #12]
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fecc 	bl	8000e7c <bno055_set_operation_mode>
 80010e4:	4603      	mov	r3, r0
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	4413      	add	r3, r2
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 80010f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd90      	pop	{r4, r7, pc}
 80010fc:	2000008c 	.word	0x2000008c

08001100 <cobsEncode>:

/*	COBS encoding routine  */
#define FinishBlock(X) (*code_ptr = (X), code_ptr = dst++, code = 0x01)

void cobsEncode(const uint8_t *ptr, int length, uint8_t *dst)
{
 8001100:	b480      	push	{r7}
 8001102:	b089      	sub	sp, #36	; 0x24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
    const uint8_t *end = ptr + length;
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	4413      	add	r3, r2
 8001112:	617b      	str	r3, [r7, #20]
    uint8_t *code_ptr = dst++;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	1c5a      	adds	r2, r3, #1
 8001118:	607a      	str	r2, [r7, #4]
 800111a:	61fb      	str	r3, [r7, #28]
    uint8_t code = 0x01;
 800111c:	2301      	movs	r3, #1
 800111e:	76fb      	strb	r3, [r7, #27]
    
    while (ptr < end)
 8001120:	e025      	b.n	800116e <cobsEncode+0x6e>
    {
        if (*ptr == 0)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d109      	bne.n	800113e <cobsEncode+0x3e>
            FinishBlock(code);
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	7efa      	ldrb	r2, [r7, #27]
 800112e:	701a      	strb	r2, [r3, #0]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	1c5a      	adds	r2, r3, #1
 8001134:	607a      	str	r2, [r7, #4]
 8001136:	61fb      	str	r3, [r7, #28]
 8001138:	2301      	movs	r3, #1
 800113a:	76fb      	strb	r3, [r7, #27]
 800113c:	e014      	b.n	8001168 <cobsEncode+0x68>
        else
        {
            *dst++ = *ptr;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	1c5a      	adds	r2, r3, #1
 8001142:	607a      	str	r2, [r7, #4]
 8001144:	68fa      	ldr	r2, [r7, #12]
 8001146:	7812      	ldrb	r2, [r2, #0]
 8001148:	701a      	strb	r2, [r3, #0]
            if (++code == 0xFF)
 800114a:	7efb      	ldrb	r3, [r7, #27]
 800114c:	3301      	adds	r3, #1
 800114e:	76fb      	strb	r3, [r7, #27]
 8001150:	7efb      	ldrb	r3, [r7, #27]
 8001152:	2bff      	cmp	r3, #255	; 0xff
 8001154:	d108      	bne.n	8001168 <cobsEncode+0x68>
                FinishBlock(code);
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	7efa      	ldrb	r2, [r7, #27]
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	1c5a      	adds	r2, r3, #1
 8001160:	607a      	str	r2, [r7, #4]
 8001162:	61fb      	str	r3, [r7, #28]
 8001164:	2301      	movs	r3, #1
 8001166:	76fb      	strb	r3, [r7, #27]
        }
        ptr++;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	3301      	adds	r3, #1
 800116c:	60fb      	str	r3, [r7, #12]
    while (ptr < end)
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	429a      	cmp	r2, r3
 8001174:	d3d5      	bcc.n	8001122 <cobsEncode+0x22>
    }
    
    FinishBlock(code);
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	7efa      	ldrb	r2, [r7, #27]
 800117a:	701a      	strb	r2, [r3, #0]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	1c5a      	adds	r2, r3, #1
 8001180:	607a      	str	r2, [r7, #4]
 8001182:	61fb      	str	r3, [r7, #28]
 8001184:	2301      	movs	r3, #1
 8001186:	76fb      	strb	r3, [r7, #27]
}
 8001188:	bf00      	nop
 800118a:	3724      	adds	r7, #36	; 0x24
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <ertc_dlog_send>:
#ifdef STM32F767xx
#include "stm32f7xx_hal_uart.h"
#endif

int ertc_dlog_send(struct ertc_dlog *logger, void *data, int size)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]
	if (logger->tx_enable) {
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d01c      	beq.n	80011e2 <ertc_dlog_send+0x4e>
		cobsEncode((uint8_t *)data, size, logger->txbuff);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	3321      	adds	r3, #33	; 0x21
 80011ac:	461a      	mov	r2, r3
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	68b8      	ldr	r0, [r7, #8]
 80011b2:	f7ff ffa5 	bl	8001100 <cobsEncode>

		/* Add null terminator */
		logger->txbuff[size + 1] = 0x00;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	3301      	adds	r3, #1
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	4413      	add	r3, r2
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		/*	Send data packet */
		return HAL_UART_Transmit(&logger->uart_handle, (uint8_t *)logger->txbuff, size + 2, HAL_TIMEOUT);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	f103 0044 	add.w	r0, r3, #68	; 0x44
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	f103 0121 	add.w	r1, r3, #33	; 0x21
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	3302      	adds	r3, #2
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	2303      	movs	r3, #3
 80011da:	f006 fa15 	bl	8007608 <HAL_UART_Transmit>
 80011de:	4603      	mov	r3, r0
 80011e0:	e000      	b.n	80011e4 <ertc_dlog_send+0x50>
	}

	return 0;
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <ertc_dlog_update>:

int ertc_dlog_update(struct ertc_dlog *logger)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	if (HAL_UART_Receive(&logger->uart_handle, (uint8_t *)logger->rxbuff, 1, HAL_TIMEOUT) == HAL_OK) {
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f103 0044 	add.w	r0, r3, #68	; 0x44
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	1c59      	adds	r1, r3, #1
 80011fe:	2303      	movs	r3, #3
 8001200:	2201      	movs	r2, #1
 8001202:	f006 fa84 	bl	800770e <HAL_UART_Receive>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d112      	bne.n	8001232 <ertc_dlog_update+0x46>
		switch (logger->rxbuff[0]) {
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	785b      	ldrb	r3, [r3, #1]
 8001210:	2b41      	cmp	r3, #65	; 0x41
 8001212:	d002      	beq.n	800121a <ertc_dlog_update+0x2e>
 8001214:	2b42      	cmp	r3, #66	; 0x42
 8001216:	d004      	beq.n	8001222 <ertc_dlog_update+0x36>
 8001218:	e007      	b.n	800122a <ertc_dlog_update+0x3e>
			case TX_START_CMD:
				logger->tx_enable = true;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2201      	movs	r2, #1
 800121e:	701a      	strb	r2, [r3, #0]
				break;
 8001220:	e008      	b.n	8001234 <ertc_dlog_update+0x48>
			case TX_STOP_CMD:
				logger->tx_enable = false;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]
				break;
 8001228:	e004      	b.n	8001234 <ertc_dlog_update+0x48>
			default:
				logger->tx_enable = false;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	e000      	b.n	8001234 <ertc_dlog_update+0x48>
		}
	}
 8001232:	bf00      	nop
	return 0;
 8001234:	2300      	movs	r3, #0
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <bus_read_wrapper>:
/* structure used to read the gyro xyz data output as dps or rps */
struct bno055_gyro_double_t d_gyro_xyz;


int8_t bus_read_wrapper(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t r_len)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b088      	sub	sp, #32
 8001244:	af04      	add	r7, sp, #16
 8001246:	603a      	str	r2, [r7, #0]
 8001248:	461a      	mov	r2, r3
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
 800124e:	460b      	mov	r3, r1
 8001250:	71bb      	strb	r3, [r7, #6]
 8001252:	4613      	mov	r3, r2
 8001254:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status;
  status = HAL_I2C_Mem_Read(&hi2c1, dev_addr << 1, reg_addr, 1, reg_data, r_len, I2C_TIMEOUT);
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	b29b      	uxth	r3, r3
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	b299      	uxth	r1, r3
 800125e:	79bb      	ldrb	r3, [r7, #6]
 8001260:	b29a      	uxth	r2, r3
 8001262:	797b      	ldrb	r3, [r7, #5]
 8001264:	b29b      	uxth	r3, r3
 8001266:	20c8      	movs	r0, #200	; 0xc8
 8001268:	9002      	str	r0, [sp, #8]
 800126a:	9301      	str	r3, [sp, #4]
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	9300      	str	r3, [sp, #0]
 8001270:	2301      	movs	r3, #1
 8001272:	4805      	ldr	r0, [pc, #20]	; (8001288 <bus_read_wrapper+0x48>)
 8001274:	f003 f808 	bl	8004288 <HAL_I2C_Mem_Read>
 8001278:	4603      	mov	r3, r0
 800127a:	73fb      	strb	r3, [r7, #15]
  return (int8_t)status;
 800127c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	200000d8 	.word	0x200000d8

0800128c <bus_write_wrapper>:

int8_t bus_write_wrapper(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t wr_len)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b088      	sub	sp, #32
 8001290:	af04      	add	r7, sp, #16
 8001292:	603a      	str	r2, [r7, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
 800129a:	460b      	mov	r3, r1
 800129c:	71bb      	strb	r3, [r7, #6]
 800129e:	4613      	mov	r3, r2
 80012a0:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status;
  status = HAL_I2C_Mem_Write(&hi2c1, dev_addr << 1, reg_addr, 1, reg_data, wr_len, I2C_TIMEOUT);
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	b299      	uxth	r1, r3
 80012aa:	79bb      	ldrb	r3, [r7, #6]
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	797b      	ldrb	r3, [r7, #5]
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	20c8      	movs	r0, #200	; 0xc8
 80012b4:	9002      	str	r0, [sp, #8]
 80012b6:	9301      	str	r3, [sp, #4]
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	2301      	movs	r3, #1
 80012be:	4805      	ldr	r0, [pc, #20]	; (80012d4 <bus_write_wrapper+0x48>)
 80012c0:	f002 fece 	bl	8004060 <HAL_I2C_Mem_Write>
 80012c4:	4603      	mov	r3, r0
 80012c6:	73fb      	strb	r3, [r7, #15]
  return (int8_t)status;
 80012c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3710      	adds	r7, #16
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200000d8 	.word	0x200000d8

080012d8 <delay_wrapper>:

void delay_wrapper(u32 delay)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f002 f879 	bl	80033d8 <HAL_Delay>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <saturate>:

uint32_t saturate(uint32_t val, uint32_t min, uint32_t max){
 80012ee:	b480      	push	{r7}
 80012f0:	b085      	sub	sp, #20
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	60f8      	str	r0, [r7, #12]
 80012f6:	60b9      	str	r1, [r7, #8]
 80012f8:	607a      	str	r2, [r7, #4]
	if(val<min)
 80012fa:	68fa      	ldr	r2, [r7, #12]
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d201      	bcs.n	8001306 <saturate+0x18>
		return min;
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	e006      	b.n	8001314 <saturate+0x26>
	else if(val>max)
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	429a      	cmp	r2, r3
 800130c:	d901      	bls.n	8001312 <saturate+0x24>
		return max;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	e000      	b.n	8001314 <saturate+0x26>
	else
		return val;
 8001312:	68fb      	ldr	r3, [r7, #12]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001320:	b590      	push	{r4, r7, lr}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001326:	f001 fffa 	bl	800331e <HAL_Init>
  /* USER CODE BEGIN Init */
  // initialise_monitor_handles();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800132a:	f000 f945 	bl	80015b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800132e:	f001 f839 	bl	80023a4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001332:	f001 f807 	bl	8002344 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001336:	f000 f9b1 	bl	800169c <MX_ADC1_Init>
  MX_I2C1_Init();
 800133a:	f000 fa01 	bl	8001740 <MX_I2C1_Init>
  MX_I2C2_Init();
 800133e:	f000 fa3f 	bl	80017c0 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001342:	f000 fa7d 	bl	8001840 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001346:	f000 faf1 	bl	800192c <MX_TIM1_Init>
  MX_TIM2_Init();
 800134a:	f000 fbc1 	bl	8001ad0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800134e:	f000 fc59 	bl	8001c04 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001352:	f000 fcad 	bl	8001cb0 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001356:	f000 fd01 	bl	8001d5c <MX_TIM5_Init>
  MX_TIM8_Init();
 800135a:	f000 fd77 	bl	8001e4c <MX_TIM8_Init>
  MX_UART4_Init();
 800135e:	f000 ff31 	bl	80021c4 <MX_UART4_Init>
  MX_UART5_Init();
 8001362:	f000 ff5f 	bl	8002224 <MX_UART5_Init>
  MX_USART1_UART_Init();
 8001366:	f000 ff8d 	bl	8002284 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800136a:	f000 ffbb 	bl	80022e4 <MX_USART2_UART_Init>
  MX_TIM9_Init();
 800136e:	f000 fe3d 	bl	8001fec <MX_TIM9_Init>
  MX_SPI2_Init();
 8001372:	f000 faa3 	bl	80018bc <MX_SPI2_Init>
  MX_TIM11_Init();
 8001376:	f000 fe89 	bl	800208c <MX_TIM11_Init>
  MX_TIM13_Init();
 800137a:	f000 fed5 	bl	8002128 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  /* Configure data logger  */
  logger.uart_handle = huart3; // for serial
 800137e:	4b80      	ldr	r3, [pc, #512]	; (8001580 <main+0x260>)
 8001380:	4a80      	ldr	r2, [pc, #512]	; (8001584 <main+0x264>)
 8001382:	3344      	adds	r3, #68	; 0x44
 8001384:	4611      	mov	r1, r2
 8001386:	2288      	movs	r2, #136	; 0x88
 8001388:	4618      	mov	r0, r3
 800138a:	f006 fec9 	bl	8008120 <memcpy>
  //logger.uart_handle = huart2; // for wifi

  /* Disable LCD SPI SS */
  HAL_GPIO_WritePin(GPIO_OUT_SPI_CS_LCD_GPIO_Port, GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_SET);
 800138e:	2201      	movs	r2, #1
 8001390:	2110      	movs	r1, #16
 8001392:	487d      	ldr	r0, [pc, #500]	; (8001588 <main+0x268>)
 8001394:	f002 fd96 	bl	8003ec4 <HAL_GPIO_WritePin>

  bno055.bus_write = bus_write_wrapper;
 8001398:	4b7c      	ldr	r3, [pc, #496]	; (800158c <main+0x26c>)
 800139a:	4a7d      	ldr	r2, [pc, #500]	; (8001590 <main+0x270>)
 800139c:	60da      	str	r2, [r3, #12]
  bno055.bus_read = bus_read_wrapper;
 800139e:	4b7b      	ldr	r3, [pc, #492]	; (800158c <main+0x26c>)
 80013a0:	4a7c      	ldr	r2, [pc, #496]	; (8001594 <main+0x274>)
 80013a2:	611a      	str	r2, [r3, #16]
  bno055.delay_msec = delay_wrapper;
 80013a4:	4b79      	ldr	r3, [pc, #484]	; (800158c <main+0x26c>)
 80013a6:	4a7c      	ldr	r2, [pc, #496]	; (8001598 <main+0x278>)
 80013a8:	615a      	str	r2, [r3, #20]
  bno055.dev_addr = 0x28;
 80013aa:	4b78      	ldr	r3, [pc, #480]	; (800158c <main+0x26c>)
 80013ac:	2228      	movs	r2, #40	; 0x28
 80013ae:	725a      	strb	r2, [r3, #9]
  int32_t comres = bno055_init(&bno055);
 80013b0:	4876      	ldr	r0, [pc, #472]	; (800158c <main+0x26c>)
 80013b2:	f7ff f8c3 	bl	800053c <bno055_init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	60fb      	str	r3, [r7, #12]

  comres += bno055_set_power_mode(BNO055_POWER_MODE_NORMAL);
 80013ba:	2000      	movs	r0, #0
 80013bc:	f7ff fe26 	bl	800100c <bno055_set_power_mode>
 80013c0:	4603      	mov	r3, r0
 80013c2:	461a      	mov	r2, r3
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	4413      	add	r3, r2
 80013c8:	60fb      	str	r3, [r7, #12]
  comres += bno055_set_operation_mode(BNO055_OPERATION_MODE_AMG);
 80013ca:	2007      	movs	r0, #7
 80013cc:	f7ff fd56 	bl	8000e7c <bno055_set_operation_mode>
 80013d0:	4603      	mov	r3, r0
 80013d2:	461a      	mov	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4413      	add	r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80013da:	2104      	movs	r1, #4
 80013dc:	486f      	ldr	r0, [pc, #444]	; (800159c <main+0x27c>)
 80013de:	f004 fe55 	bl	800608c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80013e2:	2108      	movs	r1, #8
 80013e4:	486d      	ldr	r0, [pc, #436]	; (800159c <main+0x27c>)
 80013e6:	f004 fe51 	bl	800608c <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(20);
 80013ea:	2014      	movs	r0, #20
 80013ec:	f001 fff4 	bl	80033d8 <HAL_Delay>
	  bno055_convert_double_accel_xyz_msq(&d_accel_xyz);
 80013f0:	486b      	ldr	r0, [pc, #428]	; (80015a0 <main+0x280>)
 80013f2:	f7ff faad 	bl	8000950 <bno055_convert_double_accel_xyz_msq>
	  bno055_convert_double_gyro_xyz_rps(&d_gyro_xyz);
 80013f6:	486b      	ldr	r0, [pc, #428]	; (80015a4 <main+0x284>)
 80013f8:	f7ff fb16 	bl	8000a28 <bno055_convert_double_gyro_xyz_rps>
	  angle = (asin(d_accel_xyz.y/ 9.81)) * 180 / 3.14;
 80013fc:	4b68      	ldr	r3, [pc, #416]	; (80015a0 <main+0x280>)
 80013fe:	ed93 7b02 	vldr	d7, [r3, #8]
 8001402:	ed9f 5b55 	vldr	d5, [pc, #340]	; 8001558 <main+0x238>
 8001406:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800140a:	eeb0 0b46 	vmov.f64	d0, d6
 800140e:	f006 fe9d 	bl	800814c <asin>
 8001412:	eeb0 7b40 	vmov.f64	d7, d0
 8001416:	ed9f 6b52 	vldr	d6, [pc, #328]	; 8001560 <main+0x240>
 800141a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800141e:	ed9f 5b52 	vldr	d5, [pc, #328]	; 8001568 <main+0x248>
 8001422:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001426:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800142a:	4b5f      	ldr	r3, [pc, #380]	; (80015a8 <main+0x288>)
 800142c:	edc3 7a00 	vstr	s15, [r3]
	  tilt = -angle;
 8001430:	4b5d      	ldr	r3, [pc, #372]	; (80015a8 <main+0x288>)
 8001432:	edd3 7a00 	vldr	s15, [r3]
 8001436:	eef1 7a67 	vneg.f32	s15, s15
 800143a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800143e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001442:	793b      	ldrb	r3, [r7, #4]
 8001444:	b25a      	sxtb	r2, r3
 8001446:	4b59      	ldr	r3, [pc, #356]	; (80015ac <main+0x28c>)
 8001448:	701a      	strb	r2, [r3, #0]
	  angle = d_gyro_xyz.z * 180 / 3.14;
 800144a:	4b56      	ldr	r3, [pc, #344]	; (80015a4 <main+0x284>)
 800144c:	ed93 7b04 	vldr	d7, [r3, #16]
 8001450:	ed9f 6b43 	vldr	d6, [pc, #268]	; 8001560 <main+0x240>
 8001454:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001458:	ed9f 5b43 	vldr	d5, [pc, #268]	; 8001568 <main+0x248>
 800145c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001460:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001464:	4b50      	ldr	r3, [pc, #320]	; (80015a8 <main+0x288>)
 8001466:	edc3 7a00 	vstr	s15, [r3]
	  pan = -angle/8;
 800146a:	4b4f      	ldr	r3, [pc, #316]	; (80015a8 <main+0x288>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	eeb1 7a67 	vneg.f32	s14, s15
 8001474:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001478:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800147c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001480:	edc7 7a01 	vstr	s15, [r7, #4]
 8001484:	793b      	ldrb	r3, [r7, #4]
 8001486:	b25a      	sxtb	r2, r3
 8001488:	4b49      	ldr	r3, [pc, #292]	; (80015b0 <main+0x290>)
 800148a:	701a      	strb	r2, [r3, #0]

	  //logger_data.w1 = d_accel_xyz.x;
	  logger_data.w1 = pan;
 800148c:	4b48      	ldr	r3, [pc, #288]	; (80015b0 <main+0x290>)
 800148e:	f993 3000 	ldrsb.w	r3, [r3]
 8001492:	ee07 3a90 	vmov	s15, r3
 8001496:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800149a:	4b46      	ldr	r3, [pc, #280]	; (80015b4 <main+0x294>)
 800149c:	edc3 7a00 	vstr	s15, [r3]
	  logger_data.w2 = d_gyro_xyz.z;
 80014a0:	4b40      	ldr	r3, [pc, #256]	; (80015a4 <main+0x284>)
 80014a2:	ed93 7b04 	vldr	d7, [r3, #16]
 80014a6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80014aa:	4b42      	ldr	r3, [pc, #264]	; (80015b4 <main+0x294>)
 80014ac:	edc3 7a01 	vstr	s15, [r3, #4]
	  logger_data.u1 = tilt;
 80014b0:	4b3e      	ldr	r3, [pc, #248]	; (80015ac <main+0x28c>)
 80014b2:	f993 3000 	ldrsb.w	r3, [r3]
 80014b6:	ee07 3a90 	vmov	s15, r3
 80014ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014be:	4b3d      	ldr	r3, [pc, #244]	; (80015b4 <main+0x294>)
 80014c0:	edc3 7a02 	vstr	s15, [r3, #8]
	  logger_data.u2 = d_accel_xyz.y;
 80014c4:	4b36      	ldr	r3, [pc, #216]	; (80015a0 <main+0x280>)
 80014c6:	ed93 7b02 	vldr	d7, [r3, #8]
 80014ca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80014ce:	4b39      	ldr	r3, [pc, #228]	; (80015b4 <main+0x294>)
 80014d0:	edc3 7a03 	vstr	s15, [r3, #12]
	  /*logger_data.w3 = d_accel_xyz.z;
	  logger_data.u1 = d_gyro_xyz.x;
	  logger_data.u2 = d_gyro_xyz.y;
	  logger_data.u3 = d_gyro_xyz.z;*/
	  ertc_dlog_send(&logger, &logger_data, sizeof(logger_data));
 80014d4:	2210      	movs	r2, #16
 80014d6:	4937      	ldr	r1, [pc, #220]	; (80015b4 <main+0x294>)
 80014d8:	4829      	ldr	r0, [pc, #164]	; (8001580 <main+0x260>)
 80014da:	f7ff fe5b 	bl	8001194 <ertc_dlog_send>
	  ertc_dlog_update(&logger);
 80014de:	4828      	ldr	r0, [pc, #160]	; (8001580 <main+0x260>)
 80014e0:	f7ff fe84 	bl	80011ec <ertc_dlog_update>

	  /* update pan-tilt camera */
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,
 80014e4:	4b32      	ldr	r3, [pc, #200]	; (80015b0 <main+0x290>)
 80014e6:	f993 3000 	ldrsb.w	r3, [r3]
 80014ea:	ee07 3a90 	vmov	s15, r3
 80014ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80014f2:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8001570 <main+0x250>
 80014f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80014fa:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8001578 <main+0x258>
 80014fe:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001502:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001506:	4b25      	ldr	r3, [pc, #148]	; (800159c <main+0x27c>)
 8001508:	681c      	ldr	r4, [r3, #0]
 800150a:	22c8      	movs	r2, #200	; 0xc8
 800150c:	2164      	movs	r1, #100	; 0x64
 800150e:	ee17 0a90 	vmov	r0, s15
 8001512:	f7ff feec 	bl	80012ee <saturate>
 8001516:	4603      	mov	r3, r0
 8001518:	63e3      	str	r3, [r4, #60]	; 0x3c
					(uint32_t)saturate((150+pan*(50.0/45.0)), SERVO_MIN_VALUE, SERVO_MAX_VALUE)); // tilt
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,
 800151a:	4b24      	ldr	r3, [pc, #144]	; (80015ac <main+0x28c>)
 800151c:	f993 3000 	ldrsb.w	r3, [r3]
 8001520:	ee07 3a90 	vmov	s15, r3
 8001524:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001528:	ed9f 6b11 	vldr	d6, [pc, #68]	; 8001570 <main+0x250>
 800152c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001530:	ed9f 6b11 	vldr	d6, [pc, #68]	; 8001578 <main+0x258>
 8001534:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001538:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800153c:	4b17      	ldr	r3, [pc, #92]	; (800159c <main+0x27c>)
 800153e:	681c      	ldr	r4, [r3, #0]
 8001540:	22c8      	movs	r2, #200	; 0xc8
 8001542:	2164      	movs	r1, #100	; 0x64
 8001544:	ee17 0a90 	vmov	r0, s15
 8001548:	f7ff fed1 	bl	80012ee <saturate>
 800154c:	4603      	mov	r3, r0
 800154e:	63a3      	str	r3, [r4, #56]	; 0x38
	  HAL_Delay(20);
 8001550:	e74b      	b.n	80013ea <main+0xca>
 8001552:	bf00      	nop
 8001554:	f3af 8000 	nop.w
 8001558:	51eb851f 	.word	0x51eb851f
 800155c:	40239eb8 	.word	0x40239eb8
 8001560:	00000000 	.word	0x00000000
 8001564:	40668000 	.word	0x40668000
 8001568:	51eb851f 	.word	0x51eb851f
 800156c:	40091eb8 	.word	0x40091eb8
 8001570:	71c71c72 	.word	0x71c71c72
 8001574:	3ff1c71c 	.word	0x3ff1c71c
 8001578:	00000000 	.word	0x00000000
 800157c:	4062c000 	.word	0x4062c000
 8001580:	200007e8 	.word	0x200007e8
 8001584:	20000714 	.word	0x20000714
 8001588:	40021000 	.word	0x40021000
 800158c:	2000079c 	.word	0x2000079c
 8001590:	0800128d 	.word	0x0800128d
 8001594:	08001241 	.word	0x08001241
 8001598:	080012d9 	.word	0x080012d9
 800159c:	20000248 	.word	0x20000248
 80015a0:	200007b8 	.word	0x200007b8
 80015a4:	200007d0 	.word	0x200007d0
 80015a8:	200008c8 	.word	0x200008c8
 80015ac:	200008c5 	.word	0x200008c5
 80015b0:	200008c4 	.word	0x200008c4
 80015b4:	200008b4 	.word	0x200008b4

080015b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b094      	sub	sp, #80	; 0x50
 80015bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015be:	f107 031c 	add.w	r3, r7, #28
 80015c2:	2234      	movs	r2, #52	; 0x34
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f006 fdb8 	bl	800813c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015cc:	f107 0308 	add.w	r3, r7, #8
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80015dc:	f003 faa0 	bl	8004b20 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e0:	4b2c      	ldr	r3, [pc, #176]	; (8001694 <SystemClock_Config+0xdc>)
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	4a2b      	ldr	r2, [pc, #172]	; (8001694 <SystemClock_Config+0xdc>)
 80015e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ea:	6413      	str	r3, [r2, #64]	; 0x40
 80015ec:	4b29      	ldr	r3, [pc, #164]	; (8001694 <SystemClock_Config+0xdc>)
 80015ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f4:	607b      	str	r3, [r7, #4]
 80015f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80015f8:	4b27      	ldr	r3, [pc, #156]	; (8001698 <SystemClock_Config+0xe0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001600:	4a25      	ldr	r2, [pc, #148]	; (8001698 <SystemClock_Config+0xe0>)
 8001602:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	4b23      	ldr	r3, [pc, #140]	; (8001698 <SystemClock_Config+0xe0>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001610:	603b      	str	r3, [r7, #0]
 8001612:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001614:	2301      	movs	r3, #1
 8001616:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001618:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800161c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800161e:	2302      	movs	r3, #2
 8001620:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001622:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001626:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001628:	2304      	movs	r3, #4
 800162a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800162c:	2360      	movs	r3, #96	; 0x60
 800162e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001630:	2302      	movs	r3, #2
 8001632:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001634:	2304      	movs	r3, #4
 8001636:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001638:	2302      	movs	r3, #2
 800163a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800163c:	f107 031c 	add.w	r3, r7, #28
 8001640:	4618      	mov	r0, r3
 8001642:	f003 facd 	bl	8004be0 <HAL_RCC_OscConfig>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800164c:	f000 fff2 	bl	8002634 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001650:	f003 fa76 	bl	8004b40 <HAL_PWREx_EnableOverDrive>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800165a:	f000 ffeb 	bl	8002634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800165e:	230f      	movs	r3, #15
 8001660:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001662:	2302      	movs	r3, #2
 8001664:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800166a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800166e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001674:	f107 0308 	add.w	r3, r7, #8
 8001678:	2103      	movs	r1, #3
 800167a:	4618      	mov	r0, r3
 800167c:	f003 fd5e 	bl	800513c <HAL_RCC_ClockConfig>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001686:	f000 ffd5 	bl	8002634 <Error_Handler>
  }
}
 800168a:	bf00      	nop
 800168c:	3750      	adds	r7, #80	; 0x50
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800
 8001698:	40007000 	.word	0x40007000

0800169c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016a2:	463b      	mov	r3, r7
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016ae:	4b21      	ldr	r3, [pc, #132]	; (8001734 <MX_ADC1_Init+0x98>)
 80016b0:	4a21      	ldr	r2, [pc, #132]	; (8001738 <MX_ADC1_Init+0x9c>)
 80016b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016b4:	4b1f      	ldr	r3, [pc, #124]	; (8001734 <MX_ADC1_Init+0x98>)
 80016b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016bc:	4b1d      	ldr	r3, [pc, #116]	; (8001734 <MX_ADC1_Init+0x98>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80016c2:	4b1c      	ldr	r3, [pc, #112]	; (8001734 <MX_ADC1_Init+0x98>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80016c8:	4b1a      	ldr	r3, [pc, #104]	; (8001734 <MX_ADC1_Init+0x98>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016ce:	4b19      	ldr	r3, [pc, #100]	; (8001734 <MX_ADC1_Init+0x98>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016d6:	4b17      	ldr	r3, [pc, #92]	; (8001734 <MX_ADC1_Init+0x98>)
 80016d8:	2200      	movs	r2, #0
 80016da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016dc:	4b15      	ldr	r3, [pc, #84]	; (8001734 <MX_ADC1_Init+0x98>)
 80016de:	4a17      	ldr	r2, [pc, #92]	; (800173c <MX_ADC1_Init+0xa0>)
 80016e0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016e2:	4b14      	ldr	r3, [pc, #80]	; (8001734 <MX_ADC1_Init+0x98>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80016e8:	4b12      	ldr	r3, [pc, #72]	; (8001734 <MX_ADC1_Init+0x98>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016ee:	4b11      	ldr	r3, [pc, #68]	; (8001734 <MX_ADC1_Init+0x98>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016f6:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <MX_ADC1_Init+0x98>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016fc:	480d      	ldr	r0, [pc, #52]	; (8001734 <MX_ADC1_Init+0x98>)
 80016fe:	f001 fe8f 	bl	8003420 <HAL_ADC_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001708:	f000 ff94 	bl	8002634 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800170c:	2303      	movs	r3, #3
 800170e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001710:	2301      	movs	r3, #1
 8001712:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001714:	2300      	movs	r3, #0
 8001716:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001718:	463b      	mov	r3, r7
 800171a:	4619      	mov	r1, r3
 800171c:	4805      	ldr	r0, [pc, #20]	; (8001734 <MX_ADC1_Init+0x98>)
 800171e:	f001 fec3 	bl	80034a8 <HAL_ADC_ConfigChannel>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001728:	f000 ff84 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000090 	.word	0x20000090
 8001738:	40012000 	.word	0x40012000
 800173c:	0f000001 	.word	0x0f000001

08001740 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001744:	4b1b      	ldr	r3, [pc, #108]	; (80017b4 <MX_I2C1_Init+0x74>)
 8001746:	4a1c      	ldr	r2, [pc, #112]	; (80017b8 <MX_I2C1_Init+0x78>)
 8001748:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800174a:	4b1a      	ldr	r3, [pc, #104]	; (80017b4 <MX_I2C1_Init+0x74>)
 800174c:	4a1b      	ldr	r2, [pc, #108]	; (80017bc <MX_I2C1_Init+0x7c>)
 800174e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001750:	4b18      	ldr	r3, [pc, #96]	; (80017b4 <MX_I2C1_Init+0x74>)
 8001752:	2200      	movs	r2, #0
 8001754:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001756:	4b17      	ldr	r3, [pc, #92]	; (80017b4 <MX_I2C1_Init+0x74>)
 8001758:	2201      	movs	r2, #1
 800175a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800175c:	4b15      	ldr	r3, [pc, #84]	; (80017b4 <MX_I2C1_Init+0x74>)
 800175e:	2200      	movs	r2, #0
 8001760:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001762:	4b14      	ldr	r3, [pc, #80]	; (80017b4 <MX_I2C1_Init+0x74>)
 8001764:	2200      	movs	r2, #0
 8001766:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001768:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <MX_I2C1_Init+0x74>)
 800176a:	2200      	movs	r2, #0
 800176c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800176e:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <MX_I2C1_Init+0x74>)
 8001770:	2200      	movs	r2, #0
 8001772:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001774:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <MX_I2C1_Init+0x74>)
 8001776:	2200      	movs	r2, #0
 8001778:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800177a:	480e      	ldr	r0, [pc, #56]	; (80017b4 <MX_I2C1_Init+0x74>)
 800177c:	f002 fbe0 	bl	8003f40 <HAL_I2C_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001786:	f000 ff55 	bl	8002634 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800178a:	2100      	movs	r1, #0
 800178c:	4809      	ldr	r0, [pc, #36]	; (80017b4 <MX_I2C1_Init+0x74>)
 800178e:	f003 f92f 	bl	80049f0 <HAL_I2CEx_ConfigAnalogFilter>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001798:	f000 ff4c 	bl	8002634 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800179c:	2100      	movs	r1, #0
 800179e:	4805      	ldr	r0, [pc, #20]	; (80017b4 <MX_I2C1_Init+0x74>)
 80017a0:	f003 f971 	bl	8004a86 <HAL_I2CEx_ConfigDigitalFilter>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80017aa:	f000 ff43 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200000d8 	.word	0x200000d8
 80017b8:	40005400 	.word	0x40005400
 80017bc:	20303e5d 	.word	0x20303e5d

080017c0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017c4:	4b1b      	ldr	r3, [pc, #108]	; (8001834 <MX_I2C2_Init+0x74>)
 80017c6:	4a1c      	ldr	r2, [pc, #112]	; (8001838 <MX_I2C2_Init+0x78>)
 80017c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 80017ca:	4b1a      	ldr	r3, [pc, #104]	; (8001834 <MX_I2C2_Init+0x74>)
 80017cc:	4a1b      	ldr	r2, [pc, #108]	; (800183c <MX_I2C2_Init+0x7c>)
 80017ce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80017d0:	4b18      	ldr	r3, [pc, #96]	; (8001834 <MX_I2C2_Init+0x74>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017d6:	4b17      	ldr	r3, [pc, #92]	; (8001834 <MX_I2C2_Init+0x74>)
 80017d8:	2201      	movs	r2, #1
 80017da:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017dc:	4b15      	ldr	r3, [pc, #84]	; (8001834 <MX_I2C2_Init+0x74>)
 80017de:	2200      	movs	r2, #0
 80017e0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80017e2:	4b14      	ldr	r3, [pc, #80]	; (8001834 <MX_I2C2_Init+0x74>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <MX_I2C2_Init+0x74>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017ee:	4b11      	ldr	r3, [pc, #68]	; (8001834 <MX_I2C2_Init+0x74>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017f4:	4b0f      	ldr	r3, [pc, #60]	; (8001834 <MX_I2C2_Init+0x74>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80017fa:	480e      	ldr	r0, [pc, #56]	; (8001834 <MX_I2C2_Init+0x74>)
 80017fc:	f002 fba0 	bl	8003f40 <HAL_I2C_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001806:	f000 ff15 	bl	8002634 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800180a:	2100      	movs	r1, #0
 800180c:	4809      	ldr	r0, [pc, #36]	; (8001834 <MX_I2C2_Init+0x74>)
 800180e:	f003 f8ef 	bl	80049f0 <HAL_I2CEx_ConfigAnalogFilter>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001818:	f000 ff0c 	bl	8002634 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800181c:	2100      	movs	r1, #0
 800181e:	4805      	ldr	r0, [pc, #20]	; (8001834 <MX_I2C2_Init+0x74>)
 8001820:	f003 f931 	bl	8004a86 <HAL_I2CEx_ConfigDigitalFilter>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800182a:	f000 ff03 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	2000012c 	.word	0x2000012c
 8001838:	40005800 	.word	0x40005800
 800183c:	20303e5d 	.word	0x20303e5d

08001840 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001844:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <MX_SPI1_Init+0x74>)
 8001846:	4a1c      	ldr	r2, [pc, #112]	; (80018b8 <MX_SPI1_Init+0x78>)
 8001848:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800184a:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <MX_SPI1_Init+0x74>)
 800184c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001850:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001852:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <MX_SPI1_Init+0x74>)
 8001854:	2200      	movs	r2, #0
 8001856:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001858:	4b16      	ldr	r3, [pc, #88]	; (80018b4 <MX_SPI1_Init+0x74>)
 800185a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800185e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001860:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <MX_SPI1_Init+0x74>)
 8001862:	2200      	movs	r2, #0
 8001864:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001866:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <MX_SPI1_Init+0x74>)
 8001868:	2200      	movs	r2, #0
 800186a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800186c:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <MX_SPI1_Init+0x74>)
 800186e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001872:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001874:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <MX_SPI1_Init+0x74>)
 8001876:	2200      	movs	r2, #0
 8001878:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800187a:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <MX_SPI1_Init+0x74>)
 800187c:	2200      	movs	r2, #0
 800187e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001880:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <MX_SPI1_Init+0x74>)
 8001882:	2200      	movs	r2, #0
 8001884:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001886:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <MX_SPI1_Init+0x74>)
 8001888:	2200      	movs	r2, #0
 800188a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800188c:	4b09      	ldr	r3, [pc, #36]	; (80018b4 <MX_SPI1_Init+0x74>)
 800188e:	2207      	movs	r2, #7
 8001890:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001892:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <MX_SPI1_Init+0x74>)
 8001894:	2200      	movs	r2, #0
 8001896:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001898:	4b06      	ldr	r3, [pc, #24]	; (80018b4 <MX_SPI1_Init+0x74>)
 800189a:	2208      	movs	r2, #8
 800189c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800189e:	4805      	ldr	r0, [pc, #20]	; (80018b4 <MX_SPI1_Init+0x74>)
 80018a0:	f004 fa9a 	bl	8005dd8 <HAL_SPI_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80018aa:	f000 fec3 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000180 	.word	0x20000180
 80018b8:	40013000 	.word	0x40013000

080018bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80018c0:	4b18      	ldr	r3, [pc, #96]	; (8001924 <MX_SPI2_Init+0x68>)
 80018c2:	4a19      	ldr	r2, [pc, #100]	; (8001928 <MX_SPI2_Init+0x6c>)
 80018c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80018c6:	4b17      	ldr	r3, [pc, #92]	; (8001924 <MX_SPI2_Init+0x68>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018cc:	4b15      	ldr	r3, [pc, #84]	; (8001924 <MX_SPI2_Init+0x68>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80018d2:	4b14      	ldr	r3, [pc, #80]	; (8001924 <MX_SPI2_Init+0x68>)
 80018d4:	f44f 7240 	mov.w	r2, #768	; 0x300
 80018d8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018da:	4b12      	ldr	r3, [pc, #72]	; (8001924 <MX_SPI2_Init+0x68>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018e0:	4b10      	ldr	r3, [pc, #64]	; (8001924 <MX_SPI2_Init+0x68>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80018e6:	4b0f      	ldr	r3, [pc, #60]	; (8001924 <MX_SPI2_Init+0x68>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018ec:	4b0d      	ldr	r3, [pc, #52]	; (8001924 <MX_SPI2_Init+0x68>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80018f2:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <MX_SPI2_Init+0x68>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018f8:	4b0a      	ldr	r3, [pc, #40]	; (8001924 <MX_SPI2_Init+0x68>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80018fe:	4b09      	ldr	r3, [pc, #36]	; (8001924 <MX_SPI2_Init+0x68>)
 8001900:	2207      	movs	r2, #7
 8001902:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001904:	4b07      	ldr	r3, [pc, #28]	; (8001924 <MX_SPI2_Init+0x68>)
 8001906:	2200      	movs	r2, #0
 8001908:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800190a:	4b06      	ldr	r3, [pc, #24]	; (8001924 <MX_SPI2_Init+0x68>)
 800190c:	2200      	movs	r2, #0
 800190e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001910:	4804      	ldr	r0, [pc, #16]	; (8001924 <MX_SPI2_Init+0x68>)
 8001912:	f004 fa61 	bl	8005dd8 <HAL_SPI_Init>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 800191c:	f000 fe8a 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}
 8001924:	200001e4 	.word	0x200001e4
 8001928:	40003800 	.word	0x40003800

0800192c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b09a      	sub	sp, #104	; 0x68
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001932:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001940:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800194c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
 800195c:	615a      	str	r2, [r3, #20]
 800195e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001960:	1d3b      	adds	r3, r7, #4
 8001962:	222c      	movs	r2, #44	; 0x2c
 8001964:	2100      	movs	r1, #0
 8001966:	4618      	mov	r0, r3
 8001968:	f006 fbe8 	bl	800813c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800196c:	4b56      	ldr	r3, [pc, #344]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 800196e:	4a57      	ldr	r2, [pc, #348]	; (8001acc <MX_TIM1_Init+0x1a0>)
 8001970:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 959;
 8001972:	4b55      	ldr	r3, [pc, #340]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001974:	f240 32bf 	movw	r2, #959	; 0x3bf
 8001978:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800197a:	4b53      	ldr	r3, [pc, #332]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 8001980:	4b51      	ldr	r3, [pc, #324]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001982:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001986:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001988:	4b4f      	ldr	r3, [pc, #316]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 800198a:	2200      	movs	r2, #0
 800198c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800198e:	4b4e      	ldr	r3, [pc, #312]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001990:	2200      	movs	r2, #0
 8001992:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001994:	4b4c      	ldr	r3, [pc, #304]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001996:	2200      	movs	r2, #0
 8001998:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800199a:	484b      	ldr	r0, [pc, #300]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 800199c:	f004 fac7 	bl	8005f2e <HAL_TIM_Base_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80019a6:	f000 fe45 	bl	8002634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ae:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019b0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019b4:	4619      	mov	r1, r3
 80019b6:	4844      	ldr	r0, [pc, #272]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 80019b8:	f004 ff1a 	bl	80067f0 <HAL_TIM_ConfigClockSource>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80019c2:	f000 fe37 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019c6:	4840      	ldr	r0, [pc, #256]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 80019c8:	f004 fb08 	bl	8005fdc <HAL_TIM_PWM_Init>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 80019d2:	f000 fe2f 	bl	8002634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d6:	2300      	movs	r3, #0
 80019d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019da:	2300      	movs	r3, #0
 80019dc:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019de:	2300      	movs	r3, #0
 80019e0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019e2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019e6:	4619      	mov	r1, r3
 80019e8:	4837      	ldr	r0, [pc, #220]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 80019ea:	f005 fcb3 	bl	8007354 <HAL_TIMEx_MasterConfigSynchronization>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80019f4:	f000 fe1e 	bl	8002634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019f8:	2360      	movs	r3, #96	; 0x60
 80019fa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a00:	2300      	movs	r3, #0
 8001a02:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a04:	2300      	movs	r3, #0
 8001a06:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a10:	2300      	movs	r3, #0
 8001a12:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a14:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a18:	2200      	movs	r2, #0
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	482a      	ldr	r0, [pc, #168]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001a1e:	f004 fdd3 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001a28:	f000 fe04 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a30:	2204      	movs	r2, #4
 8001a32:	4619      	mov	r1, r3
 8001a34:	4824      	ldr	r0, [pc, #144]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001a36:	f004 fdc7 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8001a40:	f000 fdf8 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a48:	2208      	movs	r2, #8
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	481e      	ldr	r0, [pc, #120]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001a4e:	f004 fdbb 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_TIM1_Init+0x130>
  {
    Error_Handler();
 8001a58:	f000 fdec 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a5c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a60:	220c      	movs	r2, #12
 8001a62:	4619      	mov	r1, r3
 8001a64:	4818      	ldr	r0, [pc, #96]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001a66:	f004 fdaf 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8001a70:	f000 fde0 	bl	8002634 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a74:	2300      	movs	r3, #0
 8001a76:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a8c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a9a:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4807      	ldr	r0, [pc, #28]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001aaa:	f005 fce1 	bl	8007470 <HAL_TIMEx_ConfigBreakDeadTime>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM1_Init+0x18c>
  {
    Error_Handler();
 8001ab4:	f000 fdbe 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ab8:	4803      	ldr	r0, [pc, #12]	; (8001ac8 <MX_TIM1_Init+0x19c>)
 8001aba:	f001 f8f7 	bl	8002cac <HAL_TIM_MspPostInit>

}
 8001abe:	bf00      	nop
 8001ac0:	3768      	adds	r7, #104	; 0x68
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000248 	.word	0x20000248
 8001acc:	40010000 	.word	0x40010000

08001ad0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b092      	sub	sp, #72	; 0x48
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ad6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001af0:	f107 0310 	add.w	r3, r7, #16
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
 8001afe:	611a      	str	r2, [r3, #16]
 8001b00:	615a      	str	r2, [r3, #20]
 8001b02:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b04:	463b      	mov	r3, r7
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]
 8001b0c:	609a      	str	r2, [r3, #8]
 8001b0e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b10:	4b3b      	ldr	r3, [pc, #236]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b18:	4b39      	ldr	r3, [pc, #228]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b1e:	4b38      	ldr	r3, [pc, #224]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001b24:	4b36      	ldr	r3, [pc, #216]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b26:	f04f 32ff 	mov.w	r2, #4294967295
 8001b2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b2c:	4b34      	ldr	r3, [pc, #208]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b32:	4b33      	ldr	r3, [pc, #204]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b38:	4831      	ldr	r0, [pc, #196]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b3a:	f004 f9f8 	bl	8005f2e <HAL_TIM_Base_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001b44:	f000 fd76 	bl	8002634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b4c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b4e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b52:	4619      	mov	r1, r3
 8001b54:	482a      	ldr	r0, [pc, #168]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b56:	f004 fe4b 	bl	80067f0 <HAL_TIM_ConfigClockSource>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001b60:	f000 fd68 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b64:	4826      	ldr	r0, [pc, #152]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b66:	f004 fa39 	bl	8005fdc <HAL_TIM_PWM_Init>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 8001b70:	f000 fd60 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b74:	4822      	ldr	r0, [pc, #136]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b76:	f004 fb83 	bl	8006280 <HAL_TIM_IC_Init>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001b80:	f000 fd58 	bl	8002634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b84:	2300      	movs	r3, #0
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b90:	4619      	mov	r1, r3
 8001b92:	481b      	ldr	r0, [pc, #108]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001b94:	f005 fbde 	bl	8007354 <HAL_TIMEx_MasterConfigSynchronization>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001b9e:	f000 fd49 	bl	8002634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ba2:	2360      	movs	r3, #96	; 0x60
 8001ba4:	613b      	str	r3, [r7, #16]
  sConfigOC.Pulse = 0;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	617b      	str	r3, [r7, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bb2:	f107 0310 	add.w	r3, r7, #16
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4811      	ldr	r0, [pc, #68]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001bbc:	f004 fd04 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 8001bc6:	f000 fd35 	bl	8002634 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001bda:	463b      	mov	r3, r7
 8001bdc:	2208      	movs	r2, #8
 8001bde:	4619      	mov	r1, r3
 8001be0:	4807      	ldr	r0, [pc, #28]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001be2:	f004 fc55 	bl	8006490 <HAL_TIM_IC_ConfigChannel>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM2_Init+0x120>
  {
    Error_Handler();
 8001bec:	f000 fd22 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001bf0:	4803      	ldr	r0, [pc, #12]	; (8001c00 <MX_TIM2_Init+0x130>)
 8001bf2:	f001 f85b 	bl	8002cac <HAL_TIM_MspPostInit>

}
 8001bf6:	bf00      	nop
 8001bf8:	3748      	adds	r7, #72	; 0x48
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20000294 	.word	0x20000294

08001c04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08c      	sub	sp, #48	; 0x30
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c0a:	f107 030c 	add.w	r3, r7, #12
 8001c0e:	2224      	movs	r2, #36	; 0x24
 8001c10:	2100      	movs	r1, #0
 8001c12:	4618      	mov	r0, r3
 8001c14:	f006 fa92 	bl	800813c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c18:	463b      	mov	r3, r7
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	605a      	str	r2, [r3, #4]
 8001c20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c22:	4b21      	ldr	r3, [pc, #132]	; (8001ca8 <MX_TIM3_Init+0xa4>)
 8001c24:	4a21      	ldr	r2, [pc, #132]	; (8001cac <MX_TIM3_Init+0xa8>)
 8001c26:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c28:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <MX_TIM3_Init+0xa4>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2e:	4b1e      	ldr	r3, [pc, #120]	; (8001ca8 <MX_TIM3_Init+0xa4>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c34:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <MX_TIM3_Init+0xa4>)
 8001c36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c3a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_TIM3_Init+0xa4>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c42:	4b19      	ldr	r3, [pc, #100]	; (8001ca8 <MX_TIM3_Init+0xa4>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c50:	2301      	movs	r3, #1
 8001c52:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c60:	2301      	movs	r3, #1
 8001c62:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001c6c:	f107 030c 	add.w	r3, r7, #12
 8001c70:	4619      	mov	r1, r3
 8001c72:	480d      	ldr	r0, [pc, #52]	; (8001ca8 <MX_TIM3_Init+0xa4>)
 8001c74:	f004 fb66 	bl	8006344 <HAL_TIM_Encoder_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001c7e:	f000 fcd9 	bl	8002634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c82:	2300      	movs	r3, #0
 8001c84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c8a:	463b      	mov	r3, r7
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4806      	ldr	r0, [pc, #24]	; (8001ca8 <MX_TIM3_Init+0xa4>)
 8001c90:	f005 fb60 	bl	8007354 <HAL_TIMEx_MasterConfigSynchronization>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001c9a:	f000 fccb 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	3730      	adds	r7, #48	; 0x30
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200002e0 	.word	0x200002e0
 8001cac:	40000400 	.word	0x40000400

08001cb0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08c      	sub	sp, #48	; 0x30
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cb6:	f107 030c 	add.w	r3, r7, #12
 8001cba:	2224      	movs	r2, #36	; 0x24
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f006 fa3c 	bl	800813c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc4:	463b      	mov	r3, r7
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001cce:	4b21      	ldr	r3, [pc, #132]	; (8001d54 <MX_TIM4_Init+0xa4>)
 8001cd0:	4a21      	ldr	r2, [pc, #132]	; (8001d58 <MX_TIM4_Init+0xa8>)
 8001cd2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001cd4:	4b1f      	ldr	r3, [pc, #124]	; (8001d54 <MX_TIM4_Init+0xa4>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cda:	4b1e      	ldr	r3, [pc, #120]	; (8001d54 <MX_TIM4_Init+0xa4>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001ce0:	4b1c      	ldr	r3, [pc, #112]	; (8001d54 <MX_TIM4_Init+0xa4>)
 8001ce2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ce6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce8:	4b1a      	ldr	r3, [pc, #104]	; (8001d54 <MX_TIM4_Init+0xa4>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cee:	4b19      	ldr	r3, [pc, #100]	; (8001d54 <MX_TIM4_Init+0xa4>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d00:	2300      	movs	r3, #0
 8001d02:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d10:	2300      	movs	r3, #0
 8001d12:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001d18:	f107 030c 	add.w	r3, r7, #12
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	480d      	ldr	r0, [pc, #52]	; (8001d54 <MX_TIM4_Init+0xa4>)
 8001d20:	f004 fb10 	bl	8006344 <HAL_TIM_Encoder_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001d2a:	f000 fc83 	bl	8002634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d36:	463b      	mov	r3, r7
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4806      	ldr	r0, [pc, #24]	; (8001d54 <MX_TIM4_Init+0xa4>)
 8001d3c:	f005 fb0a 	bl	8007354 <HAL_TIMEx_MasterConfigSynchronization>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001d46:	f000 fc75 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	3730      	adds	r7, #48	; 0x30
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	2000032c 	.word	0x2000032c
 8001d58:	40000800 	.word	0x40000800

08001d5c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08e      	sub	sp, #56	; 0x38
 8001d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]
 8001d6c:	609a      	str	r2, [r3, #8]
 8001d6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d70:	f107 031c 	add.w	r3, r7, #28
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d7c:	463b      	mov	r3, r7
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	609a      	str	r2, [r3, #8]
 8001d86:	60da      	str	r2, [r3, #12]
 8001d88:	611a      	str	r2, [r3, #16]
 8001d8a:	615a      	str	r2, [r3, #20]
 8001d8c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d8e:	4b2d      	ldr	r3, [pc, #180]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001d90:	4a2d      	ldr	r2, [pc, #180]	; (8001e48 <MX_TIM5_Init+0xec>)
 8001d92:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d94:	4b2b      	ldr	r3, [pc, #172]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d9a:	4b2a      	ldr	r3, [pc, #168]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001da0:	4b28      	ldr	r3, [pc, #160]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001da2:	f04f 32ff 	mov.w	r2, #4294967295
 8001da6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001da8:	4b26      	ldr	r3, [pc, #152]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dae:	4b25      	ldr	r3, [pc, #148]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001db4:	4823      	ldr	r0, [pc, #140]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001db6:	f004 f8ba 	bl	8005f2e <HAL_TIM_Base_Init>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001dc0:	f000 fc38 	bl	8002634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dc8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001dca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dce:	4619      	mov	r1, r3
 8001dd0:	481c      	ldr	r0, [pc, #112]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001dd2:	f004 fd0d 	bl	80067f0 <HAL_TIM_ConfigClockSource>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001ddc:	f000 fc2a 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001de0:	4818      	ldr	r0, [pc, #96]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001de2:	f004 f8fb 	bl	8005fdc <HAL_TIM_PWM_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001dec:	f000 fc22 	bl	8002634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001df8:	f107 031c 	add.w	r3, r7, #28
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4811      	ldr	r0, [pc, #68]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001e00:	f005 faa8 	bl	8007354 <HAL_TIMEx_MasterConfigSynchronization>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001e0a:	f000 fc13 	bl	8002634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e0e:	2360      	movs	r3, #96	; 0x60
 8001e10:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e1e:	463b      	mov	r3, r7
 8001e20:	2200      	movs	r2, #0
 8001e22:	4619      	mov	r1, r3
 8001e24:	4807      	ldr	r0, [pc, #28]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001e26:	f004 fbcf 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001e30:	f000 fc00 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001e34:	4803      	ldr	r0, [pc, #12]	; (8001e44 <MX_TIM5_Init+0xe8>)
 8001e36:	f000 ff39 	bl	8002cac <HAL_TIM_MspPostInit>

}
 8001e3a:	bf00      	nop
 8001e3c:	3738      	adds	r7, #56	; 0x38
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000378 	.word	0x20000378
 8001e48:	40000c00 	.word	0x40000c00

08001e4c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b09a      	sub	sp, #104	; 0x68
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e52:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	605a      	str	r2, [r3, #4]
 8001e5c:	609a      	str	r2, [r3, #8]
 8001e5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e60:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
 8001e7c:	615a      	str	r2, [r3, #20]
 8001e7e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e80:	1d3b      	adds	r3, r7, #4
 8001e82:	222c      	movs	r2, #44	; 0x2c
 8001e84:	2100      	movs	r1, #0
 8001e86:	4618      	mov	r0, r3
 8001e88:	f006 f958 	bl	800813c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001e8c:	4b55      	ldr	r3, [pc, #340]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001e8e:	4a56      	ldr	r2, [pc, #344]	; (8001fe8 <MX_TIM8_Init+0x19c>)
 8001e90:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001e92:	4b54      	ldr	r3, [pc, #336]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e98:	4b52      	ldr	r3, [pc, #328]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001e9e:	4b51      	ldr	r3, [pc, #324]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001ea0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ea4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea6:	4b4f      	ldr	r3, [pc, #316]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001eac:	4b4d      	ldr	r3, [pc, #308]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb2:	4b4c      	ldr	r3, [pc, #304]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001eb8:	484a      	ldr	r0, [pc, #296]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001eba:	f004 f838 	bl	8005f2e <HAL_TIM_Base_Init>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8001ec4:	f000 fbb6 	bl	8002634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ec8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ecc:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001ece:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4843      	ldr	r0, [pc, #268]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001ed6:	f004 fc8b 	bl	80067f0 <HAL_TIM_ConfigClockSource>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001ee0:	f000 fba8 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001ee4:	483f      	ldr	r0, [pc, #252]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001ee6:	f004 f879 	bl	8005fdc <HAL_TIM_PWM_Init>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001ef0:	f000 fba0 	bl	8002634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001efc:	2300      	movs	r3, #0
 8001efe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001f00:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f04:	4619      	mov	r1, r3
 8001f06:	4837      	ldr	r0, [pc, #220]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001f08:	f005 fa24 	bl	8007354 <HAL_TIMEx_MasterConfigSynchronization>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8001f12:	f000 fb8f 	bl	8002634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f16:	2360      	movs	r3, #96	; 0x60
 8001f18:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f22:	2300      	movs	r3, #0
 8001f24:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f36:	2200      	movs	r2, #0
 8001f38:	4619      	mov	r1, r3
 8001f3a:	482a      	ldr	r0, [pc, #168]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001f3c:	f004 fb44 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8001f46:	f000 fb75 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f4a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f4e:	2204      	movs	r2, #4
 8001f50:	4619      	mov	r1, r3
 8001f52:	4824      	ldr	r0, [pc, #144]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001f54:	f004 fb38 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM8_Init+0x116>
  {
    Error_Handler();
 8001f5e:	f000 fb69 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f66:	2208      	movs	r2, #8
 8001f68:	4619      	mov	r1, r3
 8001f6a:	481e      	ldr	r0, [pc, #120]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001f6c:	f004 fb2c 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 8001f76:	f000 fb5d 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f7e:	220c      	movs	r2, #12
 8001f80:	4619      	mov	r1, r3
 8001f82:	4818      	ldr	r0, [pc, #96]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001f84:	f004 fb20 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <MX_TIM8_Init+0x146>
  {
    Error_Handler();
 8001f8e:	f000 fb51 	bl	8002634 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f92:	2300      	movs	r3, #0
 8001f94:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f96:	2300      	movs	r3, #0
 8001f98:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fa6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001faa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001fb4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fb8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001fc2:	1d3b      	adds	r3, r7, #4
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4807      	ldr	r0, [pc, #28]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001fc8:	f005 fa52 	bl	8007470 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_TIM8_Init+0x18a>
  {
    Error_Handler();
 8001fd2:	f000 fb2f 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001fd6:	4803      	ldr	r0, [pc, #12]	; (8001fe4 <MX_TIM8_Init+0x198>)
 8001fd8:	f000 fe68 	bl	8002cac <HAL_TIM_MspPostInit>

}
 8001fdc:	bf00      	nop
 8001fde:	3768      	adds	r7, #104	; 0x68
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	200003c4 	.word	0x200003c4
 8001fe8:	40010400 	.word	0x40010400

08001fec <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b088      	sub	sp, #32
 8001ff0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ff2:	1d3b      	adds	r3, r7, #4
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
 8002000:	615a      	str	r2, [r3, #20]
 8002002:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002004:	4b1f      	ldr	r3, [pc, #124]	; (8002084 <MX_TIM9_Init+0x98>)
 8002006:	4a20      	ldr	r2, [pc, #128]	; (8002088 <MX_TIM9_Init+0x9c>)
 8002008:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 800200a:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <MX_TIM9_Init+0x98>)
 800200c:	2200      	movs	r2, #0
 800200e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002010:	4b1c      	ldr	r3, [pc, #112]	; (8002084 <MX_TIM9_Init+0x98>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8002016:	4b1b      	ldr	r3, [pc, #108]	; (8002084 <MX_TIM9_Init+0x98>)
 8002018:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800201c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800201e:	4b19      	ldr	r3, [pc, #100]	; (8002084 <MX_TIM9_Init+0x98>)
 8002020:	2200      	movs	r2, #0
 8002022:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002024:	4b17      	ldr	r3, [pc, #92]	; (8002084 <MX_TIM9_Init+0x98>)
 8002026:	2200      	movs	r2, #0
 8002028:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800202a:	4816      	ldr	r0, [pc, #88]	; (8002084 <MX_TIM9_Init+0x98>)
 800202c:	f003 ffd6 	bl	8005fdc <HAL_TIM_PWM_Init>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8002036:	f000 fafd 	bl	8002634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800203a:	2360      	movs	r3, #96	; 0x60
 800203c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800203e:	2300      	movs	r3, #0
 8002040:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002042:	2300      	movs	r3, #0
 8002044:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800204a:	1d3b      	adds	r3, r7, #4
 800204c:	2200      	movs	r2, #0
 800204e:	4619      	mov	r1, r3
 8002050:	480c      	ldr	r0, [pc, #48]	; (8002084 <MX_TIM9_Init+0x98>)
 8002052:	f004 fab9 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 800205c:	f000 faea 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002060:	1d3b      	adds	r3, r7, #4
 8002062:	2204      	movs	r2, #4
 8002064:	4619      	mov	r1, r3
 8002066:	4807      	ldr	r0, [pc, #28]	; (8002084 <MX_TIM9_Init+0x98>)
 8002068:	f004 faae 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8002072:	f000 fadf 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002076:	4803      	ldr	r0, [pc, #12]	; (8002084 <MX_TIM9_Init+0x98>)
 8002078:	f000 fe18 	bl	8002cac <HAL_TIM_MspPostInit>

}
 800207c:	bf00      	nop
 800207e:	3720      	adds	r7, #32
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	20000410 	.word	0x20000410
 8002088:	40014000 	.word	0x40014000

0800208c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b088      	sub	sp, #32
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002092:	1d3b      	adds	r3, r7, #4
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
 80020a0:	615a      	str	r2, [r3, #20]
 80020a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80020a4:	4b1e      	ldr	r3, [pc, #120]	; (8002120 <MX_TIM11_Init+0x94>)
 80020a6:	4a1f      	ldr	r2, [pc, #124]	; (8002124 <MX_TIM11_Init+0x98>)
 80020a8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80020aa:	4b1d      	ldr	r3, [pc, #116]	; (8002120 <MX_TIM11_Init+0x94>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b0:	4b1b      	ldr	r3, [pc, #108]	; (8002120 <MX_TIM11_Init+0x94>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80020b6:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <MX_TIM11_Init+0x94>)
 80020b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020bc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020be:	4b18      	ldr	r3, [pc, #96]	; (8002120 <MX_TIM11_Init+0x94>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020c4:	4b16      	ldr	r3, [pc, #88]	; (8002120 <MX_TIM11_Init+0x94>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80020ca:	4815      	ldr	r0, [pc, #84]	; (8002120 <MX_TIM11_Init+0x94>)
 80020cc:	f003 ff2f 	bl	8005f2e <HAL_TIM_Base_Init>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80020d6:	f000 faad 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80020da:	4811      	ldr	r0, [pc, #68]	; (8002120 <MX_TIM11_Init+0x94>)
 80020dc:	f003 ff7e 	bl	8005fdc <HAL_TIM_PWM_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80020e6:	f000 faa5 	bl	8002634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020ea:	2360      	movs	r3, #96	; 0x60
 80020ec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020ee:	2300      	movs	r3, #0
 80020f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020f2:	2300      	movs	r3, #0
 80020f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020fa:	1d3b      	adds	r3, r7, #4
 80020fc:	2200      	movs	r2, #0
 80020fe:	4619      	mov	r1, r3
 8002100:	4807      	ldr	r0, [pc, #28]	; (8002120 <MX_TIM11_Init+0x94>)
 8002102:	f004 fa61 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 800210c:	f000 fa92 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8002110:	4803      	ldr	r0, [pc, #12]	; (8002120 <MX_TIM11_Init+0x94>)
 8002112:	f000 fdcb 	bl	8002cac <HAL_TIM_MspPostInit>

}
 8002116:	bf00      	nop
 8002118:	3720      	adds	r7, #32
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	2000045c 	.word	0x2000045c
 8002124:	40014800 	.word	0x40014800

08002128 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b088      	sub	sp, #32
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800212e:	1d3b      	adds	r3, r7, #4
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
 800213c:	615a      	str	r2, [r3, #20]
 800213e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002140:	4b1e      	ldr	r3, [pc, #120]	; (80021bc <MX_TIM13_Init+0x94>)
 8002142:	4a1f      	ldr	r2, [pc, #124]	; (80021c0 <MX_TIM13_Init+0x98>)
 8002144:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8002146:	4b1d      	ldr	r3, [pc, #116]	; (80021bc <MX_TIM13_Init+0x94>)
 8002148:	2200      	movs	r2, #0
 800214a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214c:	4b1b      	ldr	r3, [pc, #108]	; (80021bc <MX_TIM13_Init+0x94>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8002152:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <MX_TIM13_Init+0x94>)
 8002154:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002158:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215a:	4b18      	ldr	r3, [pc, #96]	; (80021bc <MX_TIM13_Init+0x94>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002160:	4b16      	ldr	r3, [pc, #88]	; (80021bc <MX_TIM13_Init+0x94>)
 8002162:	2200      	movs	r2, #0
 8002164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002166:	4815      	ldr	r0, [pc, #84]	; (80021bc <MX_TIM13_Init+0x94>)
 8002168:	f003 fee1 	bl	8005f2e <HAL_TIM_Base_Init>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8002172:	f000 fa5f 	bl	8002634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002176:	4811      	ldr	r0, [pc, #68]	; (80021bc <MX_TIM13_Init+0x94>)
 8002178:	f003 ff30 	bl	8005fdc <HAL_TIM_PWM_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8002182:	f000 fa57 	bl	8002634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002186:	2360      	movs	r3, #96	; 0x60
 8002188:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800218a:	2300      	movs	r3, #0
 800218c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800218e:	2300      	movs	r3, #0
 8002190:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002196:	1d3b      	adds	r3, r7, #4
 8002198:	2200      	movs	r2, #0
 800219a:	4619      	mov	r1, r3
 800219c:	4807      	ldr	r0, [pc, #28]	; (80021bc <MX_TIM13_Init+0x94>)
 800219e:	f004 fa13 	bl	80065c8 <HAL_TIM_PWM_ConfigChannel>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80021a8:	f000 fa44 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80021ac:	4803      	ldr	r0, [pc, #12]	; (80021bc <MX_TIM13_Init+0x94>)
 80021ae:	f000 fd7d 	bl	8002cac <HAL_TIM_MspPostInit>

}
 80021b2:	bf00      	nop
 80021b4:	3720      	adds	r7, #32
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200004a8 	.word	0x200004a8
 80021c0:	40001c00 	.word	0x40001c00

080021c4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80021c8:	4b14      	ldr	r3, [pc, #80]	; (800221c <MX_UART4_Init+0x58>)
 80021ca:	4a15      	ldr	r2, [pc, #84]	; (8002220 <MX_UART4_Init+0x5c>)
 80021cc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80021ce:	4b13      	ldr	r3, [pc, #76]	; (800221c <MX_UART4_Init+0x58>)
 80021d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021d4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80021d6:	4b11      	ldr	r3, [pc, #68]	; (800221c <MX_UART4_Init+0x58>)
 80021d8:	2200      	movs	r2, #0
 80021da:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80021dc:	4b0f      	ldr	r3, [pc, #60]	; (800221c <MX_UART4_Init+0x58>)
 80021de:	2200      	movs	r2, #0
 80021e0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80021e2:	4b0e      	ldr	r3, [pc, #56]	; (800221c <MX_UART4_Init+0x58>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80021e8:	4b0c      	ldr	r3, [pc, #48]	; (800221c <MX_UART4_Init+0x58>)
 80021ea:	220c      	movs	r2, #12
 80021ec:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ee:	4b0b      	ldr	r3, [pc, #44]	; (800221c <MX_UART4_Init+0x58>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80021f4:	4b09      	ldr	r3, [pc, #36]	; (800221c <MX_UART4_Init+0x58>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021fa:	4b08      	ldr	r3, [pc, #32]	; (800221c <MX_UART4_Init+0x58>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002200:	4b06      	ldr	r3, [pc, #24]	; (800221c <MX_UART4_Init+0x58>)
 8002202:	2200      	movs	r2, #0
 8002204:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002206:	4805      	ldr	r0, [pc, #20]	; (800221c <MX_UART4_Init+0x58>)
 8002208:	f005 f9b0 	bl	800756c <HAL_UART_Init>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8002212:	f000 fa0f 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	200004f4 	.word	0x200004f4
 8002220:	40004c00 	.word	0x40004c00

08002224 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002228:	4b14      	ldr	r3, [pc, #80]	; (800227c <MX_UART5_Init+0x58>)
 800222a:	4a15      	ldr	r2, [pc, #84]	; (8002280 <MX_UART5_Init+0x5c>)
 800222c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800222e:	4b13      	ldr	r3, [pc, #76]	; (800227c <MX_UART5_Init+0x58>)
 8002230:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002234:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002236:	4b11      	ldr	r3, [pc, #68]	; (800227c <MX_UART5_Init+0x58>)
 8002238:	2200      	movs	r2, #0
 800223a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800223c:	4b0f      	ldr	r3, [pc, #60]	; (800227c <MX_UART5_Init+0x58>)
 800223e:	2200      	movs	r2, #0
 8002240:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002242:	4b0e      	ldr	r3, [pc, #56]	; (800227c <MX_UART5_Init+0x58>)
 8002244:	2200      	movs	r2, #0
 8002246:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002248:	4b0c      	ldr	r3, [pc, #48]	; (800227c <MX_UART5_Init+0x58>)
 800224a:	220c      	movs	r2, #12
 800224c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800224e:	4b0b      	ldr	r3, [pc, #44]	; (800227c <MX_UART5_Init+0x58>)
 8002250:	2200      	movs	r2, #0
 8002252:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002254:	4b09      	ldr	r3, [pc, #36]	; (800227c <MX_UART5_Init+0x58>)
 8002256:	2200      	movs	r2, #0
 8002258:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800225a:	4b08      	ldr	r3, [pc, #32]	; (800227c <MX_UART5_Init+0x58>)
 800225c:	2200      	movs	r2, #0
 800225e:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002260:	4b06      	ldr	r3, [pc, #24]	; (800227c <MX_UART5_Init+0x58>)
 8002262:	2200      	movs	r2, #0
 8002264:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002266:	4805      	ldr	r0, [pc, #20]	; (800227c <MX_UART5_Init+0x58>)
 8002268:	f005 f980 	bl	800756c <HAL_UART_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8002272:	f000 f9df 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	2000057c 	.word	0x2000057c
 8002280:	40005000 	.word	0x40005000

08002284 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002288:	4b14      	ldr	r3, [pc, #80]	; (80022dc <MX_USART1_UART_Init+0x58>)
 800228a:	4a15      	ldr	r2, [pc, #84]	; (80022e0 <MX_USART1_UART_Init+0x5c>)
 800228c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800228e:	4b13      	ldr	r3, [pc, #76]	; (80022dc <MX_USART1_UART_Init+0x58>)
 8002290:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002294:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002296:	4b11      	ldr	r3, [pc, #68]	; (80022dc <MX_USART1_UART_Init+0x58>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800229c:	4b0f      	ldr	r3, [pc, #60]	; (80022dc <MX_USART1_UART_Init+0x58>)
 800229e:	2200      	movs	r2, #0
 80022a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022a2:	4b0e      	ldr	r3, [pc, #56]	; (80022dc <MX_USART1_UART_Init+0x58>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022a8:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <MX_USART1_UART_Init+0x58>)
 80022aa:	220c      	movs	r2, #12
 80022ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ae:	4b0b      	ldr	r3, [pc, #44]	; (80022dc <MX_USART1_UART_Init+0x58>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022b4:	4b09      	ldr	r3, [pc, #36]	; (80022dc <MX_USART1_UART_Init+0x58>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ba:	4b08      	ldr	r3, [pc, #32]	; (80022dc <MX_USART1_UART_Init+0x58>)
 80022bc:	2200      	movs	r2, #0
 80022be:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022c0:	4b06      	ldr	r3, [pc, #24]	; (80022dc <MX_USART1_UART_Init+0x58>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022c6:	4805      	ldr	r0, [pc, #20]	; (80022dc <MX_USART1_UART_Init+0x58>)
 80022c8:	f005 f950 	bl	800756c <HAL_UART_Init>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80022d2:	f000 f9af 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000604 	.word	0x20000604
 80022e0:	40011000 	.word	0x40011000

080022e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022e8:	4b14      	ldr	r3, [pc, #80]	; (800233c <MX_USART2_UART_Init+0x58>)
 80022ea:	4a15      	ldr	r2, [pc, #84]	; (8002340 <MX_USART2_UART_Init+0x5c>)
 80022ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022ee:	4b13      	ldr	r3, [pc, #76]	; (800233c <MX_USART2_UART_Init+0x58>)
 80022f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022f6:	4b11      	ldr	r3, [pc, #68]	; (800233c <MX_USART2_UART_Init+0x58>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022fc:	4b0f      	ldr	r3, [pc, #60]	; (800233c <MX_USART2_UART_Init+0x58>)
 80022fe:	2200      	movs	r2, #0
 8002300:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002302:	4b0e      	ldr	r3, [pc, #56]	; (800233c <MX_USART2_UART_Init+0x58>)
 8002304:	2200      	movs	r2, #0
 8002306:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002308:	4b0c      	ldr	r3, [pc, #48]	; (800233c <MX_USART2_UART_Init+0x58>)
 800230a:	220c      	movs	r2, #12
 800230c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800230e:	4b0b      	ldr	r3, [pc, #44]	; (800233c <MX_USART2_UART_Init+0x58>)
 8002310:	2200      	movs	r2, #0
 8002312:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002314:	4b09      	ldr	r3, [pc, #36]	; (800233c <MX_USART2_UART_Init+0x58>)
 8002316:	2200      	movs	r2, #0
 8002318:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800231a:	4b08      	ldr	r3, [pc, #32]	; (800233c <MX_USART2_UART_Init+0x58>)
 800231c:	2200      	movs	r2, #0
 800231e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002320:	4b06      	ldr	r3, [pc, #24]	; (800233c <MX_USART2_UART_Init+0x58>)
 8002322:	2200      	movs	r2, #0
 8002324:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002326:	4805      	ldr	r0, [pc, #20]	; (800233c <MX_USART2_UART_Init+0x58>)
 8002328:	f005 f920 	bl	800756c <HAL_UART_Init>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002332:	f000 f97f 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	2000068c 	.word	0x2000068c
 8002340:	40004400 	.word	0x40004400

08002344 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002348:	4b14      	ldr	r3, [pc, #80]	; (800239c <MX_USART3_UART_Init+0x58>)
 800234a:	4a15      	ldr	r2, [pc, #84]	; (80023a0 <MX_USART3_UART_Init+0x5c>)
 800234c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800234e:	4b13      	ldr	r3, [pc, #76]	; (800239c <MX_USART3_UART_Init+0x58>)
 8002350:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002354:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002356:	4b11      	ldr	r3, [pc, #68]	; (800239c <MX_USART3_UART_Init+0x58>)
 8002358:	2200      	movs	r2, #0
 800235a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800235c:	4b0f      	ldr	r3, [pc, #60]	; (800239c <MX_USART3_UART_Init+0x58>)
 800235e:	2200      	movs	r2, #0
 8002360:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002362:	4b0e      	ldr	r3, [pc, #56]	; (800239c <MX_USART3_UART_Init+0x58>)
 8002364:	2200      	movs	r2, #0
 8002366:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002368:	4b0c      	ldr	r3, [pc, #48]	; (800239c <MX_USART3_UART_Init+0x58>)
 800236a:	220c      	movs	r2, #12
 800236c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800236e:	4b0b      	ldr	r3, [pc, #44]	; (800239c <MX_USART3_UART_Init+0x58>)
 8002370:	2200      	movs	r2, #0
 8002372:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002374:	4b09      	ldr	r3, [pc, #36]	; (800239c <MX_USART3_UART_Init+0x58>)
 8002376:	2200      	movs	r2, #0
 8002378:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800237a:	4b08      	ldr	r3, [pc, #32]	; (800239c <MX_USART3_UART_Init+0x58>)
 800237c:	2200      	movs	r2, #0
 800237e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002380:	4b06      	ldr	r3, [pc, #24]	; (800239c <MX_USART3_UART_Init+0x58>)
 8002382:	2200      	movs	r2, #0
 8002384:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002386:	4805      	ldr	r0, [pc, #20]	; (800239c <MX_USART3_UART_Init+0x58>)
 8002388:	f005 f8f0 	bl	800756c <HAL_UART_Init>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002392:	f000 f94f 	bl	8002634 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000714 	.word	0x20000714
 80023a0:	40004800 	.word	0x40004800

080023a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08e      	sub	sp, #56	; 0x38
 80023a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	605a      	str	r2, [r3, #4]
 80023b4:	609a      	str	r2, [r3, #8]
 80023b6:	60da      	str	r2, [r3, #12]
 80023b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80023ba:	4b97      	ldr	r3, [pc, #604]	; (8002618 <MX_GPIO_Init+0x274>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	4a96      	ldr	r2, [pc, #600]	; (8002618 <MX_GPIO_Init+0x274>)
 80023c0:	f043 0310 	orr.w	r3, r3, #16
 80023c4:	6313      	str	r3, [r2, #48]	; 0x30
 80023c6:	4b94      	ldr	r3, [pc, #592]	; (8002618 <MX_GPIO_Init+0x274>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f003 0310 	and.w	r3, r3, #16
 80023ce:	623b      	str	r3, [r7, #32]
 80023d0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023d2:	4b91      	ldr	r3, [pc, #580]	; (8002618 <MX_GPIO_Init+0x274>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a90      	ldr	r2, [pc, #576]	; (8002618 <MX_GPIO_Init+0x274>)
 80023d8:	f043 0304 	orr.w	r3, r3, #4
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b8e      	ldr	r3, [pc, #568]	; (8002618 <MX_GPIO_Init+0x274>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f003 0304 	and.w	r3, r3, #4
 80023e6:	61fb      	str	r3, [r7, #28]
 80023e8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80023ea:	4b8b      	ldr	r3, [pc, #556]	; (8002618 <MX_GPIO_Init+0x274>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	4a8a      	ldr	r2, [pc, #552]	; (8002618 <MX_GPIO_Init+0x274>)
 80023f0:	f043 0320 	orr.w	r3, r3, #32
 80023f4:	6313      	str	r3, [r2, #48]	; 0x30
 80023f6:	4b88      	ldr	r3, [pc, #544]	; (8002618 <MX_GPIO_Init+0x274>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fa:	f003 0320 	and.w	r3, r3, #32
 80023fe:	61bb      	str	r3, [r7, #24]
 8002400:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002402:	4b85      	ldr	r3, [pc, #532]	; (8002618 <MX_GPIO_Init+0x274>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	4a84      	ldr	r2, [pc, #528]	; (8002618 <MX_GPIO_Init+0x274>)
 8002408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800240c:	6313      	str	r3, [r2, #48]	; 0x30
 800240e:	4b82      	ldr	r3, [pc, #520]	; (8002618 <MX_GPIO_Init+0x274>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800241a:	4b7f      	ldr	r3, [pc, #508]	; (8002618 <MX_GPIO_Init+0x274>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	4a7e      	ldr	r2, [pc, #504]	; (8002618 <MX_GPIO_Init+0x274>)
 8002420:	f043 0301 	orr.w	r3, r3, #1
 8002424:	6313      	str	r3, [r2, #48]	; 0x30
 8002426:	4b7c      	ldr	r3, [pc, #496]	; (8002618 <MX_GPIO_Init+0x274>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	613b      	str	r3, [r7, #16]
 8002430:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002432:	4b79      	ldr	r3, [pc, #484]	; (8002618 <MX_GPIO_Init+0x274>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	4a78      	ldr	r2, [pc, #480]	; (8002618 <MX_GPIO_Init+0x274>)
 8002438:	f043 0302 	orr.w	r3, r3, #2
 800243c:	6313      	str	r3, [r2, #48]	; 0x30
 800243e:	4b76      	ldr	r3, [pc, #472]	; (8002618 <MX_GPIO_Init+0x274>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800244a:	4b73      	ldr	r3, [pc, #460]	; (8002618 <MX_GPIO_Init+0x274>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244e:	4a72      	ldr	r2, [pc, #456]	; (8002618 <MX_GPIO_Init+0x274>)
 8002450:	f043 0308 	orr.w	r3, r3, #8
 8002454:	6313      	str	r3, [r2, #48]	; 0x30
 8002456:	4b70      	ldr	r3, [pc, #448]	; (8002618 <MX_GPIO_Init+0x274>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245a:	f003 0308 	and.w	r3, r3, #8
 800245e:	60bb      	str	r3, [r7, #8]
 8002460:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002462:	4b6d      	ldr	r3, [pc, #436]	; (8002618 <MX_GPIO_Init+0x274>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002466:	4a6c      	ldr	r2, [pc, #432]	; (8002618 <MX_GPIO_Init+0x274>)
 8002468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800246c:	6313      	str	r3, [r2, #48]	; 0x30
 800246e:	4b6a      	ldr	r3, [pc, #424]	; (8002618 <MX_GPIO_Init+0x274>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002476:	607b      	str	r3, [r7, #4]
 8002478:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_PIN_3|GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_RESET);
 800247a:	2200      	movs	r2, #0
 800247c:	211c      	movs	r1, #28
 800247e:	4867      	ldr	r0, [pc, #412]	; (800261c <MX_GPIO_Init+0x278>)
 8002480:	f001 fd20 	bl	8003ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002484:	2200      	movs	r2, #0
 8002486:	f244 0181 	movw	r1, #16513	; 0x4081
 800248a:	4865      	ldr	r0, [pc, #404]	; (8002620 <MX_GPIO_Init+0x27c>)
 800248c:	f001 fd1a 	bl	8003ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8002490:	2200      	movs	r2, #0
 8002492:	2140      	movs	r1, #64	; 0x40
 8002494:	4863      	ldr	r0, [pc, #396]	; (8002624 <MX_GPIO_Init+0x280>)
 8002496:	f001 fd15 	bl	8003ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_OUT_SPI_CS_SDCARD_Pin PE3 GPIO_OUT_SPI_CS_LCD_Pin */
  GPIO_InitStruct.Pin = GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_PIN_3|GPIO_OUT_SPI_CS_LCD_Pin;
 800249a:	231c      	movs	r3, #28
 800249c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800249e:	2301      	movs	r3, #1
 80024a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a6:	2300      	movs	r3, #0
 80024a8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ae:	4619      	mov	r1, r3
 80024b0:	485a      	ldr	r0, [pc, #360]	; (800261c <MX_GPIO_Init+0x278>)
 80024b2:	f001 fb5b 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_EXTI2_PROXY_TOF_SENS_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI2_PROXY_TOF_SENS_IRQ_Pin;
 80024b6:	2304      	movs	r3, #4
 80024b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024ba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80024be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIO_EXTI2_PROXY_TOF_SENS_IRQ_GPIO_Port, &GPIO_InitStruct);
 80024c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024c8:	4619      	mov	r1, r3
 80024ca:	4857      	ldr	r0, [pc, #348]	; (8002628 <MX_GPIO_Init+0x284>)
 80024cc:	f001 fb4e 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_EXTI3_IMU_IRQ_Pin GPIO_EXTI4_KPAD_IRQ_Pin GPIO_EXTI8_USER_BUT1_IRQ_Pin GPIO_EXTI9_USER_BUT2_IRQ_Pin
                           GPIO_EXTI12_BUMP1_IRQ_Pin GPIO_EXTI13_BUMP2_IRQ_Pin GPIO_EXTI14_BUMP3_IRQ_Pin GPIO_EXTI15_BUMP4_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI3_IMU_IRQ_Pin|GPIO_EXTI4_KPAD_IRQ_Pin|GPIO_EXTI8_USER_BUT1_IRQ_Pin|GPIO_EXTI9_USER_BUT2_IRQ_Pin
 80024d0:	f24f 3318 	movw	r3, #62232	; 0xf318
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_EXTI12_BUMP1_IRQ_Pin|GPIO_EXTI13_BUMP2_IRQ_Pin|GPIO_EXTI14_BUMP3_IRQ_Pin|GPIO_EXTI15_BUMP4_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024d6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80024da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024e4:	4619      	mov	r1, r3
 80024e6:	4850      	ldr	r0, [pc, #320]	; (8002628 <MX_GPIO_Init+0x284>)
 80024e8:	f001 fb40 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80024ec:	2332      	movs	r3, #50	; 0x32
 80024ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f0:	2302      	movs	r3, #2
 80024f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f8:	2303      	movs	r3, #3
 80024fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024fc:	230b      	movs	r3, #11
 80024fe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002500:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002504:	4619      	mov	r1, r3
 8002506:	4849      	ldr	r0, [pc, #292]	; (800262c <MX_GPIO_Init+0x288>)
 8002508:	f001 fb30 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800250c:	2386      	movs	r3, #134	; 0x86
 800250e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002510:	2302      	movs	r3, #2
 8002512:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002514:	2300      	movs	r3, #0
 8002516:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002518:	2303      	movs	r3, #3
 800251a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800251c:	230b      	movs	r3, #11
 800251e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002520:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002524:	4619      	mov	r1, r3
 8002526:	4842      	ldr	r0, [pc, #264]	; (8002630 <MX_GPIO_Init+0x28c>)
 8002528:	f001 fb20 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800252c:	f244 0381 	movw	r3, #16513	; 0x4081
 8002530:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002532:	2301      	movs	r3, #1
 8002534:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002536:	2300      	movs	r3, #0
 8002538:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253a:	2300      	movs	r3, #0
 800253c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002542:	4619      	mov	r1, r3
 8002544:	4836      	ldr	r0, [pc, #216]	; (8002620 <MX_GPIO_Init+0x27c>)
 8002546:	f001 fb11 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800254a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800254e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002550:	2302      	movs	r3, #2
 8002552:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002558:	2303      	movs	r3, #3
 800255a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800255c:	230b      	movs	r3, #11
 800255e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002560:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002564:	4619      	mov	r1, r3
 8002566:	482e      	ldr	r0, [pc, #184]	; (8002620 <MX_GPIO_Init+0x27c>)
 8002568:	f001 fb00 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800256c:	2340      	movs	r3, #64	; 0x40
 800256e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002570:	2301      	movs	r3, #1
 8002572:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002574:	2300      	movs	r3, #0
 8002576:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002578:	2300      	movs	r3, #0
 800257a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800257c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002580:	4619      	mov	r1, r3
 8002582:	4828      	ldr	r0, [pc, #160]	; (8002624 <MX_GPIO_Init+0x280>)
 8002584:	f001 faf2 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002588:	2380      	movs	r3, #128	; 0x80
 800258a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800258c:	2300      	movs	r3, #0
 800258e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002590:	2300      	movs	r3, #0
 8002592:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002594:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002598:	4619      	mov	r1, r3
 800259a:	4822      	ldr	r0, [pc, #136]	; (8002624 <MX_GPIO_Init+0x280>)
 800259c:	f001 fae6 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80025a0:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a6:	2302      	movs	r3, #2
 80025a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025aa:	2300      	movs	r3, #0
 80025ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ae:	2303      	movs	r3, #3
 80025b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80025b2:	230a      	movs	r3, #10
 80025b4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025ba:	4619      	mov	r1, r3
 80025bc:	481c      	ldr	r0, [pc, #112]	; (8002630 <MX_GPIO_Init+0x28c>)
 80025be:	f001 fad5 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80025c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c8:	2300      	movs	r3, #0
 80025ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025cc:	2300      	movs	r3, #0
 80025ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80025d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025d4:	4619      	mov	r1, r3
 80025d6:	4816      	ldr	r0, [pc, #88]	; (8002630 <MX_GPIO_Init+0x28c>)
 80025d8:	f001 fac8 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80025dc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80025e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e2:	2302      	movs	r3, #2
 80025e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e6:	2300      	movs	r3, #0
 80025e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ea:	2303      	movs	r3, #3
 80025ec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025ee:	230b      	movs	r3, #11
 80025f0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80025f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025f6:	4619      	mov	r1, r3
 80025f8:	480a      	ldr	r0, [pc, #40]	; (8002624 <MX_GPIO_Init+0x280>)
 80025fa:	f001 fab7 	bl	8003b6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 80025fe:	2200      	movs	r2, #0
 8002600:	2101      	movs	r1, #1
 8002602:	2008      	movs	r0, #8
 8002604:	f001 fa7b 	bl	8003afe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002608:	2008      	movs	r0, #8
 800260a:	f001 fa94 	bl	8003b36 <HAL_NVIC_EnableIRQ>

}
 800260e:	bf00      	nop
 8002610:	3738      	adds	r7, #56	; 0x38
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	40023800 	.word	0x40023800
 800261c:	40021000 	.word	0x40021000
 8002620:	40020400 	.word	0x40020400
 8002624:	40021800 	.word	0x40021800
 8002628:	40021400 	.word	0x40021400
 800262c:	40020800 	.word	0x40020800
 8002630:	40020000 	.word	0x40020000

08002634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002638:	b672      	cpsid	i
}
 800263a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800263c:	e7fe      	b.n	800263c <Error_Handler+0x8>
	...

08002640 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002646:	4b0f      	ldr	r3, [pc, #60]	; (8002684 <HAL_MspInit+0x44>)
 8002648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264a:	4a0e      	ldr	r2, [pc, #56]	; (8002684 <HAL_MspInit+0x44>)
 800264c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002650:	6413      	str	r3, [r2, #64]	; 0x40
 8002652:	4b0c      	ldr	r3, [pc, #48]	; (8002684 <HAL_MspInit+0x44>)
 8002654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800265a:	607b      	str	r3, [r7, #4]
 800265c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800265e:	4b09      	ldr	r3, [pc, #36]	; (8002684 <HAL_MspInit+0x44>)
 8002660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002662:	4a08      	ldr	r2, [pc, #32]	; (8002684 <HAL_MspInit+0x44>)
 8002664:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002668:	6453      	str	r3, [r2, #68]	; 0x44
 800266a:	4b06      	ldr	r3, [pc, #24]	; (8002684 <HAL_MspInit+0x44>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002672:	603b      	str	r3, [r7, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	40023800 	.word	0x40023800

08002688 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08a      	sub	sp, #40	; 0x28
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	f107 0314 	add.w	r3, r7, #20
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
 800269c:	60da      	str	r2, [r3, #12]
 800269e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a15      	ldr	r2, [pc, #84]	; (80026fc <HAL_ADC_MspInit+0x74>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d123      	bne.n	80026f2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026aa:	4b15      	ldr	r3, [pc, #84]	; (8002700 <HAL_ADC_MspInit+0x78>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ae:	4a14      	ldr	r2, [pc, #80]	; (8002700 <HAL_ADC_MspInit+0x78>)
 80026b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026b4:	6453      	str	r3, [r2, #68]	; 0x44
 80026b6:	4b12      	ldr	r3, [pc, #72]	; (8002700 <HAL_ADC_MspInit+0x78>)
 80026b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026be:	613b      	str	r3, [r7, #16]
 80026c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c2:	4b0f      	ldr	r3, [pc, #60]	; (8002700 <HAL_ADC_MspInit+0x78>)
 80026c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c6:	4a0e      	ldr	r2, [pc, #56]	; (8002700 <HAL_ADC_MspInit+0x78>)
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	6313      	str	r3, [r2, #48]	; 0x30
 80026ce:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <HAL_ADC_MspInit+0x78>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
 80026d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC1_IN3_IR_DIST_SENS_Pin;
 80026da:	2308      	movs	r3, #8
 80026dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026de:	2303      	movs	r3, #3
 80026e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN3_IR_DIST_SENS_GPIO_Port, &GPIO_InitStruct);
 80026e6:	f107 0314 	add.w	r3, r7, #20
 80026ea:	4619      	mov	r1, r3
 80026ec:	4805      	ldr	r0, [pc, #20]	; (8002704 <HAL_ADC_MspInit+0x7c>)
 80026ee:	f001 fa3d 	bl	8003b6c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026f2:	bf00      	nop
 80026f4:	3728      	adds	r7, #40	; 0x28
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40012000 	.word	0x40012000
 8002700:	40023800 	.word	0x40023800
 8002704:	40020000 	.word	0x40020000

08002708 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b0b0      	sub	sp, #192	; 0xc0
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002710:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	60da      	str	r2, [r3, #12]
 800271e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002720:	f107 031c 	add.w	r3, r7, #28
 8002724:	2290      	movs	r2, #144	; 0x90
 8002726:	2100      	movs	r1, #0
 8002728:	4618      	mov	r0, r3
 800272a:	f005 fd07 	bl	800813c <memset>
  if(hi2c->Instance==I2C1)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a44      	ldr	r2, [pc, #272]	; (8002844 <HAL_I2C_MspInit+0x13c>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d13e      	bne.n	80027b6 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002738:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800273c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800273e:	2300      	movs	r3, #0
 8002740:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002744:	f107 031c 	add.w	r3, r7, #28
 8002748:	4618      	mov	r0, r3
 800274a:	f002 ff1d 	bl	8005588 <HAL_RCCEx_PeriphCLKConfig>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8002754:	f7ff ff6e 	bl	8002634 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002758:	4b3b      	ldr	r3, [pc, #236]	; (8002848 <HAL_I2C_MspInit+0x140>)
 800275a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275c:	4a3a      	ldr	r2, [pc, #232]	; (8002848 <HAL_I2C_MspInit+0x140>)
 800275e:	f043 0302 	orr.w	r3, r3, #2
 8002762:	6313      	str	r3, [r2, #48]	; 0x30
 8002764:	4b38      	ldr	r3, [pc, #224]	; (8002848 <HAL_I2C_MspInit+0x140>)
 8002766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	61bb      	str	r3, [r7, #24]
 800276e:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002770:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002774:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002778:	2312      	movs	r3, #18
 800277a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800277e:	2301      	movs	r3, #1
 8002780:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002784:	2303      	movs	r3, #3
 8002786:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800278a:	2304      	movs	r3, #4
 800278c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002790:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002794:	4619      	mov	r1, r3
 8002796:	482d      	ldr	r0, [pc, #180]	; (800284c <HAL_I2C_MspInit+0x144>)
 8002798:	f001 f9e8 	bl	8003b6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800279c:	4b2a      	ldr	r3, [pc, #168]	; (8002848 <HAL_I2C_MspInit+0x140>)
 800279e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a0:	4a29      	ldr	r2, [pc, #164]	; (8002848 <HAL_I2C_MspInit+0x140>)
 80027a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027a6:	6413      	str	r3, [r2, #64]	; 0x40
 80027a8:	4b27      	ldr	r3, [pc, #156]	; (8002848 <HAL_I2C_MspInit+0x140>)
 80027aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027b0:	617b      	str	r3, [r7, #20]
 80027b2:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80027b4:	e041      	b.n	800283a <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C2)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a25      	ldr	r2, [pc, #148]	; (8002850 <HAL_I2C_MspInit+0x148>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d13c      	bne.n	800283a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80027c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027c4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80027c6:	2300      	movs	r3, #0
 80027c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027cc:	f107 031c 	add.w	r3, r7, #28
 80027d0:	4618      	mov	r0, r3
 80027d2:	f002 fed9 	bl	8005588 <HAL_RCCEx_PeriphCLKConfig>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 80027dc:	f7ff ff2a 	bl	8002634 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80027e0:	4b19      	ldr	r3, [pc, #100]	; (8002848 <HAL_I2C_MspInit+0x140>)
 80027e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e4:	4a18      	ldr	r2, [pc, #96]	; (8002848 <HAL_I2C_MspInit+0x140>)
 80027e6:	f043 0320 	orr.w	r3, r3, #32
 80027ea:	6313      	str	r3, [r2, #48]	; 0x30
 80027ec:	4b16      	ldr	r3, [pc, #88]	; (8002848 <HAL_I2C_MspInit+0x140>)
 80027ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f0:	f003 0320 	and.w	r3, r3, #32
 80027f4:	613b      	str	r3, [r7, #16]
 80027f6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027f8:	2303      	movs	r3, #3
 80027fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027fe:	2312      	movs	r3, #18
 8002800:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002804:	2301      	movs	r3, #1
 8002806:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800280a:	2303      	movs	r3, #3
 800280c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002810:	2304      	movs	r3, #4
 8002812:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002816:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800281a:	4619      	mov	r1, r3
 800281c:	480d      	ldr	r0, [pc, #52]	; (8002854 <HAL_I2C_MspInit+0x14c>)
 800281e:	f001 f9a5 	bl	8003b6c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002822:	4b09      	ldr	r3, [pc, #36]	; (8002848 <HAL_I2C_MspInit+0x140>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	4a08      	ldr	r2, [pc, #32]	; (8002848 <HAL_I2C_MspInit+0x140>)
 8002828:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800282c:	6413      	str	r3, [r2, #64]	; 0x40
 800282e:	4b06      	ldr	r3, [pc, #24]	; (8002848 <HAL_I2C_MspInit+0x140>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	68fb      	ldr	r3, [r7, #12]
}
 800283a:	bf00      	nop
 800283c:	37c0      	adds	r7, #192	; 0xc0
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40005400 	.word	0x40005400
 8002848:	40023800 	.word	0x40023800
 800284c:	40020400 	.word	0x40020400
 8002850:	40005800 	.word	0x40005800
 8002854:	40021400 	.word	0x40021400

08002858 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b090      	sub	sp, #64	; 0x40
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002860:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	605a      	str	r2, [r3, #4]
 800286a:	609a      	str	r2, [r3, #8]
 800286c:	60da      	str	r2, [r3, #12]
 800286e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a67      	ldr	r2, [pc, #412]	; (8002a14 <HAL_SPI_MspInit+0x1bc>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d161      	bne.n	800293e <HAL_SPI_MspInit+0xe6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800287a:	4b67      	ldr	r3, [pc, #412]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287e:	4a66      	ldr	r2, [pc, #408]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002880:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002884:	6453      	str	r3, [r2, #68]	; 0x44
 8002886:	4b64      	ldr	r3, [pc, #400]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800288a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800288e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002890:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002892:	4b61      	ldr	r3, [pc, #388]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002896:	4a60      	ldr	r2, [pc, #384]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6313      	str	r3, [r2, #48]	; 0x30
 800289e:	4b5e      	ldr	r3, [pc, #376]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	627b      	str	r3, [r7, #36]	; 0x24
 80028a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028aa:	4b5b      	ldr	r3, [pc, #364]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	4a5a      	ldr	r2, [pc, #360]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 80028b0:	f043 0308 	orr.w	r3, r3, #8
 80028b4:	6313      	str	r3, [r2, #48]	; 0x30
 80028b6:	4b58      	ldr	r3, [pc, #352]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	f003 0308 	and.w	r3, r3, #8
 80028be:	623b      	str	r3, [r7, #32]
 80028c0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80028c2:	4b55      	ldr	r3, [pc, #340]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	4a54      	ldr	r2, [pc, #336]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 80028c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028cc:	6313      	str	r3, [r2, #48]	; 0x30
 80028ce:	4b52      	ldr	r3, [pc, #328]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028d6:	61fb      	str	r3, [r7, #28]
 80028d8:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80028da:	2320      	movs	r3, #32
 80028dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028de:	2302      	movs	r3, #2
 80028e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e2:	2300      	movs	r3, #0
 80028e4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e6:	2303      	movs	r3, #3
 80028e8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028ea:	2305      	movs	r3, #5
 80028ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80028f2:	4619      	mov	r1, r3
 80028f4:	4849      	ldr	r0, [pc, #292]	; (8002a1c <HAL_SPI_MspInit+0x1c4>)
 80028f6:	f001 f939 	bl	8003b6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80028fa:	2380      	movs	r3, #128	; 0x80
 80028fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fe:	2302      	movs	r3, #2
 8002900:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002902:	2300      	movs	r3, #0
 8002904:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002906:	2303      	movs	r3, #3
 8002908:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800290a:	2305      	movs	r3, #5
 800290c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800290e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002912:	4619      	mov	r1, r3
 8002914:	4842      	ldr	r0, [pc, #264]	; (8002a20 <HAL_SPI_MspInit+0x1c8>)
 8002916:	f001 f929 	bl	8003b6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800291a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800291e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002920:	2302      	movs	r3, #2
 8002922:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002924:	2300      	movs	r3, #0
 8002926:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002928:	2303      	movs	r3, #3
 800292a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800292c:	2305      	movs	r3, #5
 800292e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002930:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002934:	4619      	mov	r1, r3
 8002936:	483b      	ldr	r0, [pc, #236]	; (8002a24 <HAL_SPI_MspInit+0x1cc>)
 8002938:	f001 f918 	bl	8003b6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800293c:	e065      	b.n	8002a0a <HAL_SPI_MspInit+0x1b2>
  else if(hspi->Instance==SPI2)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a39      	ldr	r2, [pc, #228]	; (8002a28 <HAL_SPI_MspInit+0x1d0>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d160      	bne.n	8002a0a <HAL_SPI_MspInit+0x1b2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002948:	4b33      	ldr	r3, [pc, #204]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 800294a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294c:	4a32      	ldr	r2, [pc, #200]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 800294e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002952:	6413      	str	r3, [r2, #64]	; 0x40
 8002954:	4b30      	ldr	r3, [pc, #192]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002958:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800295c:	61bb      	str	r3, [r7, #24]
 800295e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002960:	4b2d      	ldr	r3, [pc, #180]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002964:	4a2c      	ldr	r2, [pc, #176]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002966:	f043 0304 	orr.w	r3, r3, #4
 800296a:	6313      	str	r3, [r2, #48]	; 0x30
 800296c:	4b2a      	ldr	r3, [pc, #168]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 800296e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002970:	f003 0304 	and.w	r3, r3, #4
 8002974:	617b      	str	r3, [r7, #20]
 8002976:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002978:	4b27      	ldr	r3, [pc, #156]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 800297a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297c:	4a26      	ldr	r2, [pc, #152]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 800297e:	f043 0302 	orr.w	r3, r3, #2
 8002982:	6313      	str	r3, [r2, #48]	; 0x30
 8002984:	4b24      	ldr	r3, [pc, #144]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	613b      	str	r3, [r7, #16]
 800298e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002990:	4b21      	ldr	r3, [pc, #132]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002994:	4a20      	ldr	r2, [pc, #128]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 8002996:	f043 0308 	orr.w	r3, r3, #8
 800299a:	6313      	str	r3, [r2, #48]	; 0x30
 800299c:	4b1e      	ldr	r3, [pc, #120]	; (8002a18 <HAL_SPI_MspInit+0x1c0>)
 800299e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a0:	f003 0308 	and.w	r3, r3, #8
 80029a4:	60fb      	str	r3, [r7, #12]
 80029a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80029a8:	230c      	movs	r3, #12
 80029aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ac:	2302      	movs	r3, #2
 80029ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029b4:	2303      	movs	r3, #3
 80029b6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029b8:	2305      	movs	r3, #5
 80029ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029c0:	4619      	mov	r1, r3
 80029c2:	481a      	ldr	r0, [pc, #104]	; (8002a2c <HAL_SPI_MspInit+0x1d4>)
 80029c4:	f001 f8d2 	bl	8003b6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80029c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ce:	2302      	movs	r3, #2
 80029d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d2:	2300      	movs	r3, #0
 80029d4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029d6:	2303      	movs	r3, #3
 80029d8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029da:	2305      	movs	r3, #5
 80029dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80029e2:	4619      	mov	r1, r3
 80029e4:	4812      	ldr	r0, [pc, #72]	; (8002a30 <HAL_SPI_MspInit+0x1d8>)
 80029e6:	f001 f8c1 	bl	8003b6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80029ea:	2308      	movs	r3, #8
 80029ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ee:	2302      	movs	r3, #2
 80029f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f6:	2303      	movs	r3, #3
 80029f8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029fa:	2305      	movs	r3, #5
 80029fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a02:	4619      	mov	r1, r3
 8002a04:	4806      	ldr	r0, [pc, #24]	; (8002a20 <HAL_SPI_MspInit+0x1c8>)
 8002a06:	f001 f8b1 	bl	8003b6c <HAL_GPIO_Init>
}
 8002a0a:	bf00      	nop
 8002a0c:	3740      	adds	r7, #64	; 0x40
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	40013000 	.word	0x40013000
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	40020000 	.word	0x40020000
 8002a20:	40020c00 	.word	0x40020c00
 8002a24:	40021800 	.word	0x40021800
 8002a28:	40003800 	.word	0x40003800
 8002a2c:	40020800 	.word	0x40020800
 8002a30:	40020400 	.word	0x40020400

08002a34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b08e      	sub	sp, #56	; 0x38
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	605a      	str	r2, [r3, #4]
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	60da      	str	r2, [r3, #12]
 8002a4a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a44      	ldr	r2, [pc, #272]	; (8002b64 <HAL_TIM_Base_MspInit+0x130>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d10c      	bne.n	8002a70 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a56:	4b44      	ldr	r3, [pc, #272]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5a:	4a43      	ldr	r2, [pc, #268]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	6453      	str	r3, [r2, #68]	; 0x44
 8002a62:	4b41      	ldr	r3, [pc, #260]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	623b      	str	r3, [r7, #32]
 8002a6c:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8002a6e:	e075      	b.n	8002b5c <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM2)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a78:	d129      	bne.n	8002ace <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a7a:	4b3b      	ldr	r3, [pc, #236]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	4a3a      	ldr	r2, [pc, #232]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	6413      	str	r3, [r2, #64]	; 0x40
 8002a86:	4b38      	ldr	r3, [pc, #224]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	61fb      	str	r3, [r7, #28]
 8002a90:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a92:	4b35      	ldr	r3, [pc, #212]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a96:	4a34      	ldr	r2, [pc, #208]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002a98:	f043 0302 	orr.w	r3, r3, #2
 8002a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a9e:	4b32      	ldr	r3, [pc, #200]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	61bb      	str	r3, [r7, #24]
 8002aa8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = TIM2_CH3_HCSR04_ECHO_Pin;
 8002aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002abc:	2301      	movs	r3, #1
 8002abe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM2_CH3_HCSR04_ECHO_GPIO_Port, &GPIO_InitStruct);
 8002ac0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4829      	ldr	r0, [pc, #164]	; (8002b6c <HAL_TIM_Base_MspInit+0x138>)
 8002ac8:	f001 f850 	bl	8003b6c <HAL_GPIO_Init>
}
 8002acc:	e046      	b.n	8002b5c <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM5)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a27      	ldr	r2, [pc, #156]	; (8002b70 <HAL_TIM_Base_MspInit+0x13c>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d10c      	bne.n	8002af2 <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ad8:	4b23      	ldr	r3, [pc, #140]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	4a22      	ldr	r2, [pc, #136]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002ade:	f043 0308 	orr.w	r3, r3, #8
 8002ae2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ae4:	4b20      	ldr	r3, [pc, #128]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f003 0308 	and.w	r3, r3, #8
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	697b      	ldr	r3, [r7, #20]
}
 8002af0:	e034      	b.n	8002b5c <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM8)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a1f      	ldr	r2, [pc, #124]	; (8002b74 <HAL_TIM_Base_MspInit+0x140>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d10c      	bne.n	8002b16 <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002afc:	4b1a      	ldr	r3, [pc, #104]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b00:	4a19      	ldr	r2, [pc, #100]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002b02:	f043 0302 	orr.w	r3, r3, #2
 8002b06:	6453      	str	r3, [r2, #68]	; 0x44
 8002b08:	4b17      	ldr	r3, [pc, #92]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	693b      	ldr	r3, [r7, #16]
}
 8002b14:	e022      	b.n	8002b5c <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM11)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a17      	ldr	r2, [pc, #92]	; (8002b78 <HAL_TIM_Base_MspInit+0x144>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d10c      	bne.n	8002b3a <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002b20:	4b11      	ldr	r3, [pc, #68]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b24:	4a10      	ldr	r2, [pc, #64]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002b26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b2a:	6453      	str	r3, [r2, #68]	; 0x44
 8002b2c:	4b0e      	ldr	r3, [pc, #56]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b30:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b34:	60fb      	str	r3, [r7, #12]
 8002b36:	68fb      	ldr	r3, [r7, #12]
}
 8002b38:	e010      	b.n	8002b5c <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM13)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a0f      	ldr	r2, [pc, #60]	; (8002b7c <HAL_TIM_Base_MspInit+0x148>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d10b      	bne.n	8002b5c <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002b44:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	4a07      	ldr	r2, [pc, #28]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b4e:	6413      	str	r3, [r2, #64]	; 0x40
 8002b50:	4b05      	ldr	r3, [pc, #20]	; (8002b68 <HAL_TIM_Base_MspInit+0x134>)
 8002b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b58:	60bb      	str	r3, [r7, #8]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
}
 8002b5c:	bf00      	nop
 8002b5e:	3738      	adds	r7, #56	; 0x38
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40010000 	.word	0x40010000
 8002b68:	40023800 	.word	0x40023800
 8002b6c:	40020400 	.word	0x40020400
 8002b70:	40000c00 	.word	0x40000c00
 8002b74:	40010400 	.word	0x40010400
 8002b78:	40014800 	.word	0x40014800
 8002b7c:	40001c00 	.word	0x40001c00

08002b80 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08c      	sub	sp, #48	; 0x30
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b88:	f107 031c 	add.w	r3, r7, #28
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	60da      	str	r2, [r3, #12]
 8002b96:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a2e      	ldr	r2, [pc, #184]	; (8002c58 <HAL_TIM_Encoder_MspInit+0xd8>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d128      	bne.n	8002bf4 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ba2:	4b2e      	ldr	r3, [pc, #184]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba6:	4a2d      	ldr	r2, [pc, #180]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002ba8:	f043 0302 	orr.w	r3, r3, #2
 8002bac:	6413      	str	r3, [r2, #64]	; 0x40
 8002bae:	4b2b      	ldr	r3, [pc, #172]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	61bb      	str	r3, [r7, #24]
 8002bb8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bba:	4b28      	ldr	r3, [pc, #160]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	4a27      	ldr	r2, [pc, #156]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bc0:	f043 0302 	orr.w	r3, r3, #2
 8002bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bc6:	4b25      	ldr	r3, [pc, #148]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	617b      	str	r3, [r7, #20]
 8002bd0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH1_ENC1A_Pin|TIM3_CH2_ENC1B_Pin;
 8002bd2:	2330      	movs	r3, #48	; 0x30
 8002bd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bde:	2300      	movs	r3, #0
 8002be0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002be2:	2302      	movs	r3, #2
 8002be4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be6:	f107 031c 	add.w	r3, r7, #28
 8002bea:	4619      	mov	r1, r3
 8002bec:	481c      	ldr	r0, [pc, #112]	; (8002c60 <HAL_TIM_Encoder_MspInit+0xe0>)
 8002bee:	f000 ffbd 	bl	8003b6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002bf2:	e02d      	b.n	8002c50 <HAL_TIM_Encoder_MspInit+0xd0>
  else if(htim_encoder->Instance==TIM4)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a1a      	ldr	r2, [pc, #104]	; (8002c64 <HAL_TIM_Encoder_MspInit+0xe4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d128      	bne.n	8002c50 <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002bfe:	4b17      	ldr	r3, [pc, #92]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	4a16      	ldr	r2, [pc, #88]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c04:	f043 0304 	orr.w	r3, r3, #4
 8002c08:	6413      	str	r3, [r2, #64]	; 0x40
 8002c0a:	4b14      	ldr	r3, [pc, #80]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	f003 0304 	and.w	r3, r3, #4
 8002c12:	613b      	str	r3, [r7, #16]
 8002c14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c16:	4b11      	ldr	r3, [pc, #68]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	4a10      	ldr	r2, [pc, #64]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c1c:	f043 0308 	orr.w	r3, r3, #8
 8002c20:	6313      	str	r3, [r2, #48]	; 0x30
 8002c22:	4b0e      	ldr	r3, [pc, #56]	; (8002c5c <HAL_TIM_Encoder_MspInit+0xdc>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c26:	f003 0308 	and.w	r3, r3, #8
 8002c2a:	60fb      	str	r3, [r7, #12]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_ENC2A_Pin|TIM4_CH2_ENC2B_Pin;
 8002c2e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c34:	2302      	movs	r3, #2
 8002c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002c40:	2302      	movs	r3, #2
 8002c42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c44:	f107 031c 	add.w	r3, r7, #28
 8002c48:	4619      	mov	r1, r3
 8002c4a:	4807      	ldr	r0, [pc, #28]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002c4c:	f000 ff8e 	bl	8003b6c <HAL_GPIO_Init>
}
 8002c50:	bf00      	nop
 8002c52:	3730      	adds	r7, #48	; 0x30
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	40000400 	.word	0x40000400
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	40020400 	.word	0x40020400
 8002c64:	40000800 	.word	0x40000800
 8002c68:	40020c00 	.word	0x40020c00

08002c6c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM9)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a0a      	ldr	r2, [pc, #40]	; (8002ca4 <HAL_TIM_PWM_MspInit+0x38>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d10b      	bne.n	8002c96 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002c7e:	4b0a      	ldr	r3, [pc, #40]	; (8002ca8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c82:	4a09      	ldr	r2, [pc, #36]	; (8002ca8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002c84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c88:	6453      	str	r3, [r2, #68]	; 0x44
 8002c8a:	4b07      	ldr	r3, [pc, #28]	; (8002ca8 <HAL_TIM_PWM_MspInit+0x3c>)
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002c96:	bf00      	nop
 8002c98:	3714      	adds	r7, #20
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	40014000 	.word	0x40014000
 8002ca8:	40023800 	.word	0x40023800

08002cac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b08e      	sub	sp, #56	; 0x38
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
 8002cbe:	609a      	str	r2, [r3, #8]
 8002cc0:	60da      	str	r2, [r3, #12]
 8002cc2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a78      	ldr	r2, [pc, #480]	; (8002eac <HAL_TIM_MspPostInit+0x200>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d11d      	bne.n	8002d0a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cce:	4b78      	ldr	r3, [pc, #480]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	4a77      	ldr	r2, [pc, #476]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002cd4:	f043 0310 	orr.w	r3, r3, #16
 8002cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cda:	4b75      	ldr	r3, [pc, #468]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	f003 0310 	and.w	r3, r3, #16
 8002ce2:	623b      	str	r3, [r7, #32]
 8002ce4:	6a3b      	ldr	r3, [r7, #32]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH1_SERVO1_Pin|TIM1_CH2_SERVO2_Pin|TIM1_CH3_SERVO3_Pin|TIM1_CH4_SERVO4_Pin;
 8002ce6:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8002cea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cec:	2302      	movs	r3, #2
 8002cee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d00:	4619      	mov	r1, r3
 8002d02:	486c      	ldr	r0, [pc, #432]	; (8002eb4 <HAL_TIM_MspPostInit+0x208>)
 8002d04:	f000 ff32 	bl	8003b6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002d08:	e0cc      	b.n	8002ea4 <HAL_TIM_MspPostInit+0x1f8>
  else if(htim->Instance==TIM2)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d12:	d11d      	bne.n	8002d50 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d14:	4b66      	ldr	r3, [pc, #408]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d18:	4a65      	ldr	r2, [pc, #404]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002d1a:	f043 0301 	orr.w	r3, r3, #1
 8002d1e:	6313      	str	r3, [r2, #48]	; 0x30
 8002d20:	4b63      	ldr	r3, [pc, #396]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	61fb      	str	r3, [r7, #28]
 8002d2a:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = TIM2_CH1_HCSR04_TRIG_Pin;
 8002d2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d32:	2302      	movs	r3, #2
 8002d34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d36:	2300      	movs	r3, #0
 8002d38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM2_CH1_HCSR04_TRIG_GPIO_Port, &GPIO_InitStruct);
 8002d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d46:	4619      	mov	r1, r3
 8002d48:	485b      	ldr	r0, [pc, #364]	; (8002eb8 <HAL_TIM_MspPostInit+0x20c>)
 8002d4a:	f000 ff0f 	bl	8003b6c <HAL_GPIO_Init>
}
 8002d4e:	e0a9      	b.n	8002ea4 <HAL_TIM_MspPostInit+0x1f8>
  else if(htim->Instance==TIM5)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a59      	ldr	r2, [pc, #356]	; (8002ebc <HAL_TIM_MspPostInit+0x210>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d11c      	bne.n	8002d94 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5a:	4b55      	ldr	r3, [pc, #340]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5e:	4a54      	ldr	r2, [pc, #336]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6313      	str	r3, [r2, #48]	; 0x30
 8002d66:	4b52      	ldr	r3, [pc, #328]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	61bb      	str	r3, [r7, #24]
 8002d70:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = TIM5_CH1_BUZZ_Pin;
 8002d72:	2301      	movs	r3, #1
 8002d74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d76:	2302      	movs	r3, #2
 8002d78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002d82:	2302      	movs	r3, #2
 8002d84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM5_CH1_BUZZ_GPIO_Port, &GPIO_InitStruct);
 8002d86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	484a      	ldr	r0, [pc, #296]	; (8002eb8 <HAL_TIM_MspPostInit+0x20c>)
 8002d8e:	f000 feed 	bl	8003b6c <HAL_GPIO_Init>
}
 8002d92:	e087      	b.n	8002ea4 <HAL_TIM_MspPostInit+0x1f8>
  else if(htim->Instance==TIM8)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a49      	ldr	r2, [pc, #292]	; (8002ec0 <HAL_TIM_MspPostInit+0x214>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d11d      	bne.n	8002dda <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d9e:	4b44      	ldr	r3, [pc, #272]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	4a43      	ldr	r2, [pc, #268]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002da4:	f043 0304 	orr.w	r3, r3, #4
 8002da8:	6313      	str	r3, [r2, #48]	; 0x30
 8002daa:	4b41      	ldr	r3, [pc, #260]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	f003 0304 	and.w	r3, r3, #4
 8002db2:	617b      	str	r3, [r7, #20]
 8002db4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM8_CH1_MOT1A_Pin|TIM8_CH2_MOT1B_Pin|TIM8_CH3_MOT2A_Pin|TIM8_CH4_MOT2B_Pin;
 8002db6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002dba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	483c      	ldr	r0, [pc, #240]	; (8002ec4 <HAL_TIM_MspPostInit+0x218>)
 8002dd4:	f000 feca 	bl	8003b6c <HAL_GPIO_Init>
}
 8002dd8:	e064      	b.n	8002ea4 <HAL_TIM_MspPostInit+0x1f8>
  else if(htim->Instance==TIM9)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a3a      	ldr	r2, [pc, #232]	; (8002ec8 <HAL_TIM_MspPostInit+0x21c>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d11c      	bne.n	8002e1e <HAL_TIM_MspPostInit+0x172>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002de4:	4b32      	ldr	r3, [pc, #200]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de8:	4a31      	ldr	r2, [pc, #196]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002dea:	f043 0310 	orr.w	r3, r3, #16
 8002dee:	6313      	str	r3, [r2, #48]	; 0x30
 8002df0:	4b2f      	ldr	r3, [pc, #188]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df4:	f003 0310 	and.w	r3, r3, #16
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM9_CH1_USER_LED1_Pin|TIM9_CH2_USER_LED2_Pin;
 8002dfc:	2360      	movs	r3, #96	; 0x60
 8002dfe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e00:	2302      	movs	r3, #2
 8002e02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e04:	2300      	movs	r3, #0
 8002e06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e14:	4619      	mov	r1, r3
 8002e16:	4827      	ldr	r0, [pc, #156]	; (8002eb4 <HAL_TIM_MspPostInit+0x208>)
 8002e18:	f000 fea8 	bl	8003b6c <HAL_GPIO_Init>
}
 8002e1c:	e042      	b.n	8002ea4 <HAL_TIM_MspPostInit+0x1f8>
  else if(htim->Instance==TIM11)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a2a      	ldr	r2, [pc, #168]	; (8002ecc <HAL_TIM_MspPostInit+0x220>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d11c      	bne.n	8002e62 <HAL_TIM_MspPostInit+0x1b6>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e28:	4b21      	ldr	r3, [pc, #132]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2c:	4a20      	ldr	r2, [pc, #128]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002e2e:	f043 0320 	orr.w	r3, r3, #32
 8002e32:	6313      	str	r3, [r2, #48]	; 0x30
 8002e34:	4b1e      	ldr	r3, [pc, #120]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e38:	f003 0320 	and.w	r3, r3, #32
 8002e3c:	60fb      	str	r3, [r7, #12]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM11_CH1_USER_LED3_Pin;
 8002e40:	2380      	movs	r3, #128	; 0x80
 8002e42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e44:	2302      	movs	r3, #2
 8002e46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002e50:	2303      	movs	r3, #3
 8002e52:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM11_CH1_USER_LED3_GPIO_Port, &GPIO_InitStruct);
 8002e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e58:	4619      	mov	r1, r3
 8002e5a:	481d      	ldr	r0, [pc, #116]	; (8002ed0 <HAL_TIM_MspPostInit+0x224>)
 8002e5c:	f000 fe86 	bl	8003b6c <HAL_GPIO_Init>
}
 8002e60:	e020      	b.n	8002ea4 <HAL_TIM_MspPostInit+0x1f8>
  else if(htim->Instance==TIM13)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a1b      	ldr	r2, [pc, #108]	; (8002ed4 <HAL_TIM_MspPostInit+0x228>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d11b      	bne.n	8002ea4 <HAL_TIM_MspPostInit+0x1f8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e6c:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e70:	4a0f      	ldr	r2, [pc, #60]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002e72:	f043 0301 	orr.w	r3, r3, #1
 8002e76:	6313      	str	r3, [r2, #48]	; 0x30
 8002e78:	4b0d      	ldr	r3, [pc, #52]	; (8002eb0 <HAL_TIM_MspPostInit+0x204>)
 8002e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	60bb      	str	r3, [r7, #8]
 8002e82:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM13_CH1_USER_LED4_Pin;
 8002e84:	2340      	movs	r3, #64	; 0x40
 8002e86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e88:	2302      	movs	r3, #2
 8002e8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e90:	2300      	movs	r3, #0
 8002e92:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002e94:	2309      	movs	r3, #9
 8002e96:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(TIM13_CH1_USER_LED4_GPIO_Port, &GPIO_InitStruct);
 8002e98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4806      	ldr	r0, [pc, #24]	; (8002eb8 <HAL_TIM_MspPostInit+0x20c>)
 8002ea0:	f000 fe64 	bl	8003b6c <HAL_GPIO_Init>
}
 8002ea4:	bf00      	nop
 8002ea6:	3738      	adds	r7, #56	; 0x38
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	40010000 	.word	0x40010000
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	40020000 	.word	0x40020000
 8002ebc:	40000c00 	.word	0x40000c00
 8002ec0:	40010400 	.word	0x40010400
 8002ec4:	40020800 	.word	0x40020800
 8002ec8:	40014000 	.word	0x40014000
 8002ecc:	40014800 	.word	0x40014800
 8002ed0:	40021400 	.word	0x40021400
 8002ed4:	40001c00 	.word	0x40001c00

08002ed8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b0b6      	sub	sp, #216	; 0xd8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	605a      	str	r2, [r3, #4]
 8002eea:	609a      	str	r2, [r3, #8]
 8002eec:	60da      	str	r2, [r3, #12]
 8002eee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ef0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002ef4:	2290      	movs	r2, #144	; 0x90
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f005 f91f 	bl	800813c <memset>
  if(huart->Instance==UART4)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a9f      	ldr	r2, [pc, #636]	; (8003180 <HAL_UART_MspInit+0x2a8>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d13e      	bne.n	8002f86 <HAL_UART_MspInit+0xae>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002f08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f0c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f14:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f002 fb35 	bl	8005588 <HAL_RCCEx_PeriphCLKConfig>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8002f24:	f7ff fb86 	bl	8002634 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002f28:	4b96      	ldr	r3, [pc, #600]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	4a95      	ldr	r2, [pc, #596]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002f2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002f32:	6413      	str	r3, [r2, #64]	; 0x40
 8002f34:	4b93      	ldr	r3, [pc, #588]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f3c:	633b      	str	r3, [r7, #48]	; 0x30
 8002f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f40:	4b90      	ldr	r3, [pc, #576]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f44:	4a8f      	ldr	r2, [pc, #572]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002f46:	f043 0304 	orr.w	r3, r3, #4
 8002f4a:	6313      	str	r3, [r2, #48]	; 0x30
 8002f4c:	4b8d      	ldr	r3, [pc, #564]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f50:	f003 0304 	and.w	r3, r3, #4
 8002f54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002f58:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f60:	2302      	movs	r3, #2
 8002f62:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f66:	2300      	movs	r3, #0
 8002f68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002f72:	2308      	movs	r3, #8
 8002f74:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f78:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4882      	ldr	r0, [pc, #520]	; (8003188 <HAL_UART_MspInit+0x2b0>)
 8002f80:	f000 fdf4 	bl	8003b6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002f84:	e14f      	b.n	8003226 <HAL_UART_MspInit+0x34e>
  else if(huart->Instance==UART5)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a80      	ldr	r2, [pc, #512]	; (800318c <HAL_UART_MspInit+0x2b4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d15f      	bne.n	8003050 <HAL_UART_MspInit+0x178>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002f90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f94:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002f96:	2300      	movs	r3, #0
 8002f98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f9c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f002 faf1 	bl	8005588 <HAL_RCCEx_PeriphCLKConfig>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8002fac:	f7ff fb42 	bl	8002634 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002fb0:	4b74      	ldr	r3, [pc, #464]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	4a73      	ldr	r2, [pc, #460]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002fb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fba:	6413      	str	r3, [r2, #64]	; 0x40
 8002fbc:	4b71      	ldr	r3, [pc, #452]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fc8:	4b6e      	ldr	r3, [pc, #440]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fcc:	4a6d      	ldr	r2, [pc, #436]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002fce:	f043 0304 	orr.w	r3, r3, #4
 8002fd2:	6313      	str	r3, [r2, #48]	; 0x30
 8002fd4:	4b6b      	ldr	r3, [pc, #428]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	627b      	str	r3, [r7, #36]	; 0x24
 8002fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fe0:	4b68      	ldr	r3, [pc, #416]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe4:	4a67      	ldr	r2, [pc, #412]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002fe6:	f043 0308 	orr.w	r3, r3, #8
 8002fea:	6313      	str	r3, [r2, #48]	; 0x30
 8002fec:	4b65      	ldr	r3, [pc, #404]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8002fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff0:	f003 0308 	and.w	r3, r3, #8
 8002ff4:	623b      	str	r3, [r7, #32]
 8002ff6:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ffc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003000:	2302      	movs	r3, #2
 8003002:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800300c:	2303      	movs	r3, #3
 800300e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003012:	2308      	movs	r3, #8
 8003014:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003018:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800301c:	4619      	mov	r1, r3
 800301e:	485a      	ldr	r0, [pc, #360]	; (8003188 <HAL_UART_MspInit+0x2b0>)
 8003020:	f000 fda4 	bl	8003b6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003024:	2304      	movs	r3, #4
 8003026:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302a:	2302      	movs	r3, #2
 800302c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003030:	2300      	movs	r3, #0
 8003032:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003036:	2303      	movs	r3, #3
 8003038:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800303c:	2308      	movs	r3, #8
 800303e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003042:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003046:	4619      	mov	r1, r3
 8003048:	4851      	ldr	r0, [pc, #324]	; (8003190 <HAL_UART_MspInit+0x2b8>)
 800304a:	f000 fd8f 	bl	8003b6c <HAL_GPIO_Init>
}
 800304e:	e0ea      	b.n	8003226 <HAL_UART_MspInit+0x34e>
  else if(huart->Instance==USART1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a4f      	ldr	r2, [pc, #316]	; (8003194 <HAL_UART_MspInit+0x2bc>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d151      	bne.n	80030fe <HAL_UART_MspInit+0x226>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800305a:	2340      	movs	r3, #64	; 0x40
 800305c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800305e:	2300      	movs	r3, #0
 8003060:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003062:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003066:	4618      	mov	r0, r3
 8003068:	f002 fa8e 	bl	8005588 <HAL_RCCEx_PeriphCLKConfig>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <HAL_UART_MspInit+0x19e>
      Error_Handler();
 8003072:	f7ff fadf 	bl	8002634 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003076:	4b43      	ldr	r3, [pc, #268]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307a:	4a42      	ldr	r2, [pc, #264]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 800307c:	f043 0310 	orr.w	r3, r3, #16
 8003080:	6453      	str	r3, [r2, #68]	; 0x44
 8003082:	4b40      	ldr	r3, [pc, #256]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8003084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003086:	f003 0310 	and.w	r3, r3, #16
 800308a:	61fb      	str	r3, [r7, #28]
 800308c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800308e:	4b3d      	ldr	r3, [pc, #244]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	4a3c      	ldr	r2, [pc, #240]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8003094:	f043 0302 	orr.w	r3, r3, #2
 8003098:	6313      	str	r3, [r2, #48]	; 0x30
 800309a:	4b3a      	ldr	r3, [pc, #232]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	61bb      	str	r3, [r7, #24]
 80030a4:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80030a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ae:	2302      	movs	r3, #2
 80030b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b4:	2300      	movs	r3, #0
 80030b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ba:	2303      	movs	r3, #3
 80030bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80030c0:	2304      	movs	r3, #4
 80030c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030c6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80030ca:	4619      	mov	r1, r3
 80030cc:	4832      	ldr	r0, [pc, #200]	; (8003198 <HAL_UART_MspInit+0x2c0>)
 80030ce:	f000 fd4d 	bl	8003b6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80030d2:	2340      	movs	r3, #64	; 0x40
 80030d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d8:	2302      	movs	r3, #2
 80030da:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030de:	2300      	movs	r3, #0
 80030e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030e4:	2303      	movs	r3, #3
 80030e6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030ea:	2307      	movs	r3, #7
 80030ec:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030f0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80030f4:	4619      	mov	r1, r3
 80030f6:	4828      	ldr	r0, [pc, #160]	; (8003198 <HAL_UART_MspInit+0x2c0>)
 80030f8:	f000 fd38 	bl	8003b6c <HAL_GPIO_Init>
}
 80030fc:	e093      	b.n	8003226 <HAL_UART_MspInit+0x34e>
  else if(huart->Instance==USART2)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a26      	ldr	r2, [pc, #152]	; (800319c <HAL_UART_MspInit+0x2c4>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d14b      	bne.n	80031a0 <HAL_UART_MspInit+0x2c8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003108:	2380      	movs	r3, #128	; 0x80
 800310a:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800310c:	2300      	movs	r3, #0
 800310e:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003110:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003114:	4618      	mov	r0, r3
 8003116:	f002 fa37 	bl	8005588 <HAL_RCCEx_PeriphCLKConfig>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <HAL_UART_MspInit+0x24c>
      Error_Handler();
 8003120:	f7ff fa88 	bl	8002634 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003124:	4b17      	ldr	r3, [pc, #92]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8003126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003128:	4a16      	ldr	r2, [pc, #88]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 800312a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800312e:	6413      	str	r3, [r2, #64]	; 0x40
 8003130:	4b14      	ldr	r3, [pc, #80]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003138:	617b      	str	r3, [r7, #20]
 800313a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800313c:	4b11      	ldr	r3, [pc, #68]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 800313e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003140:	4a10      	ldr	r2, [pc, #64]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 8003142:	f043 0308 	orr.w	r3, r3, #8
 8003146:	6313      	str	r3, [r2, #48]	; 0x30
 8003148:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <HAL_UART_MspInit+0x2ac>)
 800314a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314c:	f003 0308 	and.w	r3, r3, #8
 8003150:	613b      	str	r3, [r7, #16]
 8003152:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003154:	2360      	movs	r3, #96	; 0x60
 8003156:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800315a:	2302      	movs	r3, #2
 800315c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003160:	2300      	movs	r3, #0
 8003162:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003166:	2303      	movs	r3, #3
 8003168:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800316c:	2307      	movs	r3, #7
 800316e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003172:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003176:	4619      	mov	r1, r3
 8003178:	4805      	ldr	r0, [pc, #20]	; (8003190 <HAL_UART_MspInit+0x2b8>)
 800317a:	f000 fcf7 	bl	8003b6c <HAL_GPIO_Init>
}
 800317e:	e052      	b.n	8003226 <HAL_UART_MspInit+0x34e>
 8003180:	40004c00 	.word	0x40004c00
 8003184:	40023800 	.word	0x40023800
 8003188:	40020800 	.word	0x40020800
 800318c:	40005000 	.word	0x40005000
 8003190:	40020c00 	.word	0x40020c00
 8003194:	40011000 	.word	0x40011000
 8003198:	40020400 	.word	0x40020400
 800319c:	40004400 	.word	0x40004400
  else if(huart->Instance==USART3)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a22      	ldr	r2, [pc, #136]	; (8003230 <HAL_UART_MspInit+0x358>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d13d      	bne.n	8003226 <HAL_UART_MspInit+0x34e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80031aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031ae:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80031b0:	2300      	movs	r3, #0
 80031b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031b6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80031ba:	4618      	mov	r0, r3
 80031bc:	f002 f9e4 	bl	8005588 <HAL_RCCEx_PeriphCLKConfig>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 80031c6:	f7ff fa35 	bl	8002634 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80031ca:	4b1a      	ldr	r3, [pc, #104]	; (8003234 <HAL_UART_MspInit+0x35c>)
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	4a19      	ldr	r2, [pc, #100]	; (8003234 <HAL_UART_MspInit+0x35c>)
 80031d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031d4:	6413      	str	r3, [r2, #64]	; 0x40
 80031d6:	4b17      	ldr	r3, [pc, #92]	; (8003234 <HAL_UART_MspInit+0x35c>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80031e2:	4b14      	ldr	r3, [pc, #80]	; (8003234 <HAL_UART_MspInit+0x35c>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e6:	4a13      	ldr	r2, [pc, #76]	; (8003234 <HAL_UART_MspInit+0x35c>)
 80031e8:	f043 0308 	orr.w	r3, r3, #8
 80031ec:	6313      	str	r3, [r2, #48]	; 0x30
 80031ee:	4b11      	ldr	r3, [pc, #68]	; (8003234 <HAL_UART_MspInit+0x35c>)
 80031f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f2:	f003 0308 	and.w	r3, r3, #8
 80031f6:	60bb      	str	r3, [r7, #8]
 80031f8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80031fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003202:	2302      	movs	r3, #2
 8003204:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003208:	2300      	movs	r3, #0
 800320a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800320e:	2303      	movs	r3, #3
 8003210:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003214:	2307      	movs	r3, #7
 8003216:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800321a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800321e:	4619      	mov	r1, r3
 8003220:	4805      	ldr	r0, [pc, #20]	; (8003238 <HAL_UART_MspInit+0x360>)
 8003222:	f000 fca3 	bl	8003b6c <HAL_GPIO_Init>
}
 8003226:	bf00      	nop
 8003228:	37d8      	adds	r7, #216	; 0xd8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40004800 	.word	0x40004800
 8003234:	40023800 	.word	0x40023800
 8003238:	40020c00 	.word	0x40020c00

0800323c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003240:	e7fe      	b.n	8003240 <NMI_Handler+0x4>

08003242 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003242:	b480      	push	{r7}
 8003244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003246:	e7fe      	b.n	8003246 <HardFault_Handler+0x4>

08003248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800324c:	e7fe      	b.n	800324c <MemManage_Handler+0x4>

0800324e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800324e:	b480      	push	{r7}
 8003250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003252:	e7fe      	b.n	8003252 <BusFault_Handler+0x4>

08003254 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003258:	e7fe      	b.n	8003258 <UsageFault_Handler+0x4>

0800325a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800325a:	b480      	push	{r7}
 800325c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003268:	b480      	push	{r7}
 800326a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800326c:	bf00      	nop
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003276:	b480      	push	{r7}
 8003278:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800327a:	bf00      	nop
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003288:	f000 f886 	bl	8003398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800328c:	bf00      	nop
 800328e:	bd80      	pop	{r7, pc}

08003290 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_EXTI2_PROXY_TOF_SENS_IRQ_Pin);
 8003294:	2004      	movs	r0, #4
 8003296:	f000 fe2f 	bl	8003ef8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032a0:	b480      	push	{r7}
 80032a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032a4:	4b08      	ldr	r3, [pc, #32]	; (80032c8 <SystemInit+0x28>)
 80032a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032aa:	4a07      	ldr	r2, [pc, #28]	; (80032c8 <SystemInit+0x28>)
 80032ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032b4:	4b04      	ldr	r3, [pc, #16]	; (80032c8 <SystemInit+0x28>)
 80032b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80032ba:	609a      	str	r2, [r3, #8]
#endif
}
 80032bc:	bf00      	nop
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	e000ed00 	.word	0xe000ed00

080032cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80032cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003304 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032d0:	480d      	ldr	r0, [pc, #52]	; (8003308 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80032d2:	490e      	ldr	r1, [pc, #56]	; (800330c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80032d4:	4a0e      	ldr	r2, [pc, #56]	; (8003310 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80032d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032d8:	e002      	b.n	80032e0 <LoopCopyDataInit>

080032da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032de:	3304      	adds	r3, #4

080032e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032e4:	d3f9      	bcc.n	80032da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032e6:	4a0b      	ldr	r2, [pc, #44]	; (8003314 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80032e8:	4c0b      	ldr	r4, [pc, #44]	; (8003318 <LoopFillZerobss+0x26>)
  movs r3, #0
 80032ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032ec:	e001      	b.n	80032f2 <LoopFillZerobss>

080032ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032f0:	3204      	adds	r2, #4

080032f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032f4:	d3fb      	bcc.n	80032ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80032f6:	f7ff ffd3 	bl	80032a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032fa:	f004 feed 	bl	80080d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032fe:	f7fe f80f 	bl	8001320 <main>
  bx  lr    
 8003302:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003304:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800330c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8003310:	08008458 	.word	0x08008458
  ldr r2, =_sbss
 8003314:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8003318:	200008d0 	.word	0x200008d0

0800331c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800331c:	e7fe      	b.n	800331c <ADC_IRQHandler>

0800331e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003322:	2003      	movs	r0, #3
 8003324:	f000 fbe0 	bl	8003ae8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003328:	2000      	movs	r0, #0
 800332a:	f000 f805 	bl	8003338 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800332e:	f7ff f987 	bl	8002640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003340:	4b12      	ldr	r3, [pc, #72]	; (800338c <HAL_InitTick+0x54>)
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	4b12      	ldr	r3, [pc, #72]	; (8003390 <HAL_InitTick+0x58>)
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	4619      	mov	r1, r3
 800334a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800334e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003352:	fbb2 f3f3 	udiv	r3, r2, r3
 8003356:	4618      	mov	r0, r3
 8003358:	f000 fbfb 	bl	8003b52 <HAL_SYSTICK_Config>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e00e      	b.n	8003384 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b0f      	cmp	r3, #15
 800336a:	d80a      	bhi.n	8003382 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800336c:	2200      	movs	r2, #0
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	f04f 30ff 	mov.w	r0, #4294967295
 8003374:	f000 fbc3 	bl	8003afe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003378:	4a06      	ldr	r2, [pc, #24]	; (8003394 <HAL_InitTick+0x5c>)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	e000      	b.n	8003384 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
}
 8003384:	4618      	mov	r0, r3
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000000 	.word	0x20000000
 8003390:	20000008 	.word	0x20000008
 8003394:	20000004 	.word	0x20000004

08003398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800339c:	4b06      	ldr	r3, [pc, #24]	; (80033b8 <HAL_IncTick+0x20>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	461a      	mov	r2, r3
 80033a2:	4b06      	ldr	r3, [pc, #24]	; (80033bc <HAL_IncTick+0x24>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4413      	add	r3, r2
 80033a8:	4a04      	ldr	r2, [pc, #16]	; (80033bc <HAL_IncTick+0x24>)
 80033aa:	6013      	str	r3, [r2, #0]
}
 80033ac:	bf00      	nop
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20000008 	.word	0x20000008
 80033bc:	200008cc 	.word	0x200008cc

080033c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return uwTick;
 80033c4:	4b03      	ldr	r3, [pc, #12]	; (80033d4 <HAL_GetTick+0x14>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	200008cc 	.word	0x200008cc

080033d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033e0:	f7ff ffee 	bl	80033c0 <HAL_GetTick>
 80033e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f0:	d005      	beq.n	80033fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033f2:	4b0a      	ldr	r3, [pc, #40]	; (800341c <HAL_Delay+0x44>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4413      	add	r3, r2
 80033fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033fe:	bf00      	nop
 8003400:	f7ff ffde 	bl	80033c0 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	429a      	cmp	r2, r3
 800340e:	d8f7      	bhi.n	8003400 <HAL_Delay+0x28>
  {
  }
}
 8003410:	bf00      	nop
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	20000008 	.word	0x20000008

08003420 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003428:	2300      	movs	r3, #0
 800342a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e031      	b.n	800349a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	2b00      	cmp	r3, #0
 800343c:	d109      	bne.n	8003452 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7ff f922 	bl	8002688 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003456:	f003 0310 	and.w	r3, r3, #16
 800345a:	2b00      	cmp	r3, #0
 800345c:	d116      	bne.n	800348c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003462:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <HAL_ADC_Init+0x84>)
 8003464:	4013      	ands	r3, r2
 8003466:	f043 0202 	orr.w	r2, r3, #2
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f000 f970 	bl	8003754 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	f023 0303 	bic.w	r3, r3, #3
 8003482:	f043 0201 	orr.w	r2, r3, #1
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	641a      	str	r2, [r3, #64]	; 0x40
 800348a:	e001      	b.n	8003490 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003498:	7bfb      	ldrb	r3, [r7, #15]
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	ffffeefd 	.word	0xffffeefd

080034a8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80034b2:	2300      	movs	r3, #0
 80034b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d101      	bne.n	80034c4 <HAL_ADC_ConfigChannel+0x1c>
 80034c0:	2302      	movs	r3, #2
 80034c2:	e136      	b.n	8003732 <HAL_ADC_ConfigChannel+0x28a>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2b09      	cmp	r3, #9
 80034d2:	d93a      	bls.n	800354a <HAL_ADC_ConfigChannel+0xa2>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80034dc:	d035      	beq.n	800354a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68d9      	ldr	r1, [r3, #12]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	461a      	mov	r2, r3
 80034ec:	4613      	mov	r3, r2
 80034ee:	005b      	lsls	r3, r3, #1
 80034f0:	4413      	add	r3, r2
 80034f2:	3b1e      	subs	r3, #30
 80034f4:	2207      	movs	r2, #7
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	43da      	mvns	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	400a      	ands	r2, r1
 8003502:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a8d      	ldr	r2, [pc, #564]	; (8003740 <HAL_ADC_ConfigChannel+0x298>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d10a      	bne.n	8003524 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68d9      	ldr	r1, [r3, #12]
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	061a      	lsls	r2, r3, #24
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	430a      	orrs	r2, r1
 8003520:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003522:	e035      	b.n	8003590 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68d9      	ldr	r1, [r3, #12]
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	4618      	mov	r0, r3
 8003536:	4603      	mov	r3, r0
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	4403      	add	r3, r0
 800353c:	3b1e      	subs	r3, #30
 800353e:	409a      	lsls	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003548:	e022      	b.n	8003590 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6919      	ldr	r1, [r3, #16]
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	b29b      	uxth	r3, r3
 8003556:	461a      	mov	r2, r3
 8003558:	4613      	mov	r3, r2
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	4413      	add	r3, r2
 800355e:	2207      	movs	r2, #7
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	43da      	mvns	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	400a      	ands	r2, r1
 800356c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6919      	ldr	r1, [r3, #16]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	b29b      	uxth	r3, r3
 800357e:	4618      	mov	r0, r3
 8003580:	4603      	mov	r3, r0
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	4403      	add	r3, r0
 8003586:	409a      	lsls	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	2b06      	cmp	r3, #6
 8003596:	d824      	bhi.n	80035e2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	4613      	mov	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	3b05      	subs	r3, #5
 80035aa:	221f      	movs	r2, #31
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43da      	mvns	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	400a      	ands	r2, r1
 80035b8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	4618      	mov	r0, r3
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	4613      	mov	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	3b05      	subs	r3, #5
 80035d4:	fa00 f203 	lsl.w	r2, r0, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	635a      	str	r2, [r3, #52]	; 0x34
 80035e0:	e04c      	b.n	800367c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	2b0c      	cmp	r3, #12
 80035e8:	d824      	bhi.n	8003634 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	4613      	mov	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	3b23      	subs	r3, #35	; 0x23
 80035fc:	221f      	movs	r2, #31
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43da      	mvns	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	400a      	ands	r2, r1
 800360a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	b29b      	uxth	r3, r3
 8003618:	4618      	mov	r0, r3
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	4613      	mov	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4413      	add	r3, r2
 8003624:	3b23      	subs	r3, #35	; 0x23
 8003626:	fa00 f203 	lsl.w	r2, r0, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	631a      	str	r2, [r3, #48]	; 0x30
 8003632:	e023      	b.n	800367c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	685a      	ldr	r2, [r3, #4]
 800363e:	4613      	mov	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	4413      	add	r3, r2
 8003644:	3b41      	subs	r3, #65	; 0x41
 8003646:	221f      	movs	r2, #31
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	43da      	mvns	r2, r3
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	400a      	ands	r2, r1
 8003654:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	b29b      	uxth	r3, r3
 8003662:	4618      	mov	r0, r3
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	4613      	mov	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	4413      	add	r3, r2
 800366e:	3b41      	subs	r3, #65	; 0x41
 8003670:	fa00 f203 	lsl.w	r2, r0, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	430a      	orrs	r2, r1
 800367a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a30      	ldr	r2, [pc, #192]	; (8003744 <HAL_ADC_ConfigChannel+0x29c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d10a      	bne.n	800369c <HAL_ADC_ConfigChannel+0x1f4>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800368e:	d105      	bne.n	800369c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003690:	4b2d      	ldr	r3, [pc, #180]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	4a2c      	ldr	r2, [pc, #176]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 8003696:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800369a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a28      	ldr	r2, [pc, #160]	; (8003744 <HAL_ADC_ConfigChannel+0x29c>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d10f      	bne.n	80036c6 <HAL_ADC_ConfigChannel+0x21e>
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2b12      	cmp	r3, #18
 80036ac:	d10b      	bne.n	80036c6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80036ae:	4b26      	ldr	r3, [pc, #152]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	4a25      	ldr	r2, [pc, #148]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 80036b4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80036b8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80036ba:	4b23      	ldr	r3, [pc, #140]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	4a22      	ldr	r2, [pc, #136]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 80036c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80036c4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a1e      	ldr	r2, [pc, #120]	; (8003744 <HAL_ADC_ConfigChannel+0x29c>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d12b      	bne.n	8003728 <HAL_ADC_ConfigChannel+0x280>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a1a      	ldr	r2, [pc, #104]	; (8003740 <HAL_ADC_ConfigChannel+0x298>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d003      	beq.n	80036e2 <HAL_ADC_ConfigChannel+0x23a>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2b11      	cmp	r3, #17
 80036e0:	d122      	bne.n	8003728 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80036e2:	4b19      	ldr	r3, [pc, #100]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	4a18      	ldr	r2, [pc, #96]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 80036e8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80036ec:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80036ee:	4b16      	ldr	r3, [pc, #88]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	4a15      	ldr	r2, [pc, #84]	; (8003748 <HAL_ADC_ConfigChannel+0x2a0>)
 80036f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80036f8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a10      	ldr	r2, [pc, #64]	; (8003740 <HAL_ADC_ConfigChannel+0x298>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d111      	bne.n	8003728 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003704:	4b11      	ldr	r3, [pc, #68]	; (800374c <HAL_ADC_ConfigChannel+0x2a4>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a11      	ldr	r2, [pc, #68]	; (8003750 <HAL_ADC_ConfigChannel+0x2a8>)
 800370a:	fba2 2303 	umull	r2, r3, r2, r3
 800370e:	0c9a      	lsrs	r2, r3, #18
 8003710:	4613      	mov	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4413      	add	r3, r2
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800371a:	e002      	b.n	8003722 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	3b01      	subs	r3, #1
 8003720:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1f9      	bne.n	800371c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3714      	adds	r7, #20
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	10000012 	.word	0x10000012
 8003744:	40012000 	.word	0x40012000
 8003748:	40012300 	.word	0x40012300
 800374c:	20000000 	.word	0x20000000
 8003750:	431bde83 	.word	0x431bde83

08003754 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800375c:	4b78      	ldr	r3, [pc, #480]	; (8003940 <ADC_Init+0x1ec>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	4a77      	ldr	r2, [pc, #476]	; (8003940 <ADC_Init+0x1ec>)
 8003762:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003766:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003768:	4b75      	ldr	r3, [pc, #468]	; (8003940 <ADC_Init+0x1ec>)
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	4973      	ldr	r1, [pc, #460]	; (8003940 <ADC_Init+0x1ec>)
 8003772:	4313      	orrs	r3, r2
 8003774:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003784:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6859      	ldr	r1, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	021a      	lsls	r2, r3, #8
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	430a      	orrs	r2, r1
 8003798:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80037a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6859      	ldr	r1, [r3, #4]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	6899      	ldr	r1, [r3, #8]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68da      	ldr	r2, [r3, #12]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	430a      	orrs	r2, r1
 80037dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e2:	4a58      	ldr	r2, [pc, #352]	; (8003944 <ADC_Init+0x1f0>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d022      	beq.n	800382e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80037f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6899      	ldr	r1, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003818:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6899      	ldr	r1, [r3, #8]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	430a      	orrs	r2, r1
 800382a:	609a      	str	r2, [r3, #8]
 800382c:	e00f      	b.n	800384e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800383c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800384c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689a      	ldr	r2, [r3, #8]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f022 0202 	bic.w	r2, r2, #2
 800385c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	6899      	ldr	r1, [r3, #8]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	005a      	lsls	r2, r3, #1
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d01b      	beq.n	80038b4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800388a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800389a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	6859      	ldr	r1, [r3, #4]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	3b01      	subs	r3, #1
 80038a8:	035a      	lsls	r2, r3, #13
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	430a      	orrs	r2, r1
 80038b0:	605a      	str	r2, [r3, #4]
 80038b2:	e007      	b.n	80038c4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80038d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	69db      	ldr	r3, [r3, #28]
 80038de:	3b01      	subs	r3, #1
 80038e0:	051a      	lsls	r2, r3, #20
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	430a      	orrs	r2, r1
 80038e8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	689a      	ldr	r2, [r3, #8]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80038f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	6899      	ldr	r1, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003906:	025a      	lsls	r2, r3, #9
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800391e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6899      	ldr	r1, [r3, #8]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	029a      	lsls	r2, r3, #10
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	430a      	orrs	r2, r1
 8003932:	609a      	str	r2, [r3, #8]
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr
 8003940:	40012300 	.word	0x40012300
 8003944:	0f000001 	.word	0x0f000001

08003948 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	f003 0307 	and.w	r3, r3, #7
 8003956:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003958:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <__NVIC_SetPriorityGrouping+0x40>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800395e:	68ba      	ldr	r2, [r7, #8]
 8003960:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003964:	4013      	ands	r3, r2
 8003966:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003970:	4b06      	ldr	r3, [pc, #24]	; (800398c <__NVIC_SetPriorityGrouping+0x44>)
 8003972:	4313      	orrs	r3, r2
 8003974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003976:	4a04      	ldr	r2, [pc, #16]	; (8003988 <__NVIC_SetPriorityGrouping+0x40>)
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	60d3      	str	r3, [r2, #12]
}
 800397c:	bf00      	nop
 800397e:	3714      	adds	r7, #20
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	e000ed00 	.word	0xe000ed00
 800398c:	05fa0000 	.word	0x05fa0000

08003990 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003994:	4b04      	ldr	r3, [pc, #16]	; (80039a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	0a1b      	lsrs	r3, r3, #8
 800399a:	f003 0307 	and.w	r3, r3, #7
}
 800399e:	4618      	mov	r0, r3
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	e000ed00 	.word	0xe000ed00

080039ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4603      	mov	r3, r0
 80039b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	db0b      	blt.n	80039d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039be:	79fb      	ldrb	r3, [r7, #7]
 80039c0:	f003 021f 	and.w	r2, r3, #31
 80039c4:	4907      	ldr	r1, [pc, #28]	; (80039e4 <__NVIC_EnableIRQ+0x38>)
 80039c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ca:	095b      	lsrs	r3, r3, #5
 80039cc:	2001      	movs	r0, #1
 80039ce:	fa00 f202 	lsl.w	r2, r0, r2
 80039d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	e000e100 	.word	0xe000e100

080039e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	4603      	mov	r3, r0
 80039f0:	6039      	str	r1, [r7, #0]
 80039f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	db0a      	blt.n	8003a12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	b2da      	uxtb	r2, r3
 8003a00:	490c      	ldr	r1, [pc, #48]	; (8003a34 <__NVIC_SetPriority+0x4c>)
 8003a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a06:	0112      	lsls	r2, r2, #4
 8003a08:	b2d2      	uxtb	r2, r2
 8003a0a:	440b      	add	r3, r1
 8003a0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a10:	e00a      	b.n	8003a28 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	4908      	ldr	r1, [pc, #32]	; (8003a38 <__NVIC_SetPriority+0x50>)
 8003a18:	79fb      	ldrb	r3, [r7, #7]
 8003a1a:	f003 030f 	and.w	r3, r3, #15
 8003a1e:	3b04      	subs	r3, #4
 8003a20:	0112      	lsls	r2, r2, #4
 8003a22:	b2d2      	uxtb	r2, r2
 8003a24:	440b      	add	r3, r1
 8003a26:	761a      	strb	r2, [r3, #24]
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	e000e100 	.word	0xe000e100
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b089      	sub	sp, #36	; 0x24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f003 0307 	and.w	r3, r3, #7
 8003a4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	f1c3 0307 	rsb	r3, r3, #7
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	bf28      	it	cs
 8003a5a:	2304      	movcs	r3, #4
 8003a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	3304      	adds	r3, #4
 8003a62:	2b06      	cmp	r3, #6
 8003a64:	d902      	bls.n	8003a6c <NVIC_EncodePriority+0x30>
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	3b03      	subs	r3, #3
 8003a6a:	e000      	b.n	8003a6e <NVIC_EncodePriority+0x32>
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a70:	f04f 32ff 	mov.w	r2, #4294967295
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	43da      	mvns	r2, r3
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	401a      	ands	r2, r3
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a84:	f04f 31ff 	mov.w	r1, #4294967295
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8e:	43d9      	mvns	r1, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a94:	4313      	orrs	r3, r2
         );
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3724      	adds	r7, #36	; 0x24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
	...

08003aa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ab4:	d301      	bcc.n	8003aba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e00f      	b.n	8003ada <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003aba:	4a0a      	ldr	r2, [pc, #40]	; (8003ae4 <SysTick_Config+0x40>)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ac2:	210f      	movs	r1, #15
 8003ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac8:	f7ff ff8e 	bl	80039e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003acc:	4b05      	ldr	r3, [pc, #20]	; (8003ae4 <SysTick_Config+0x40>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ad2:	4b04      	ldr	r3, [pc, #16]	; (8003ae4 <SysTick_Config+0x40>)
 8003ad4:	2207      	movs	r2, #7
 8003ad6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	e000e010 	.word	0xe000e010

08003ae8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f7ff ff29 	bl	8003948 <__NVIC_SetPriorityGrouping>
}
 8003af6:	bf00      	nop
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b086      	sub	sp, #24
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	4603      	mov	r3, r0
 8003b06:	60b9      	str	r1, [r7, #8]
 8003b08:	607a      	str	r2, [r7, #4]
 8003b0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b10:	f7ff ff3e 	bl	8003990 <__NVIC_GetPriorityGrouping>
 8003b14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	68b9      	ldr	r1, [r7, #8]
 8003b1a:	6978      	ldr	r0, [r7, #20]
 8003b1c:	f7ff ff8e 	bl	8003a3c <NVIC_EncodePriority>
 8003b20:	4602      	mov	r2, r0
 8003b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b26:	4611      	mov	r1, r2
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7ff ff5d 	bl	80039e8 <__NVIC_SetPriority>
}
 8003b2e:	bf00      	nop
 8003b30:	3718      	adds	r7, #24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b082      	sub	sp, #8
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7ff ff31 	bl	80039ac <__NVIC_EnableIRQ>
}
 8003b4a:	bf00      	nop
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b082      	sub	sp, #8
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7ff ffa2 	bl	8003aa4 <SysTick_Config>
 8003b60:	4603      	mov	r3, r0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
	...

08003b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b089      	sub	sp, #36	; 0x24
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003b76:	2300      	movs	r3, #0
 8003b78:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003b82:	2300      	movs	r3, #0
 8003b84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003b86:	2300      	movs	r3, #0
 8003b88:	61fb      	str	r3, [r7, #28]
 8003b8a:	e175      	b.n	8003e78 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	f040 8164 	bne.w	8003e72 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f003 0303 	and.w	r3, r3, #3
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d005      	beq.n	8003bc2 <HAL_GPIO_Init+0x56>
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f003 0303 	and.w	r3, r3, #3
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d130      	bne.n	8003c24 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	005b      	lsls	r3, r3, #1
 8003bcc:	2203      	movs	r2, #3
 8003bce:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd2:	43db      	mvns	r3, r3
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	68da      	ldr	r2, [r3, #12]
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	005b      	lsls	r3, r3, #1
 8003be2:	fa02 f303 	lsl.w	r3, r2, r3
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	4313      	orrs	r3, r2
 8003bea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	69ba      	ldr	r2, [r7, #24]
 8003bf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003c00:	43db      	mvns	r3, r3
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	4013      	ands	r3, r2
 8003c06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	091b      	lsrs	r3, r3, #4
 8003c0e:	f003 0201 	and.w	r2, r3, #1
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f003 0303 	and.w	r3, r3, #3
 8003c2c:	2b03      	cmp	r3, #3
 8003c2e:	d017      	beq.n	8003c60 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	2203      	movs	r2, #3
 8003c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c40:	43db      	mvns	r3, r3
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	4013      	ands	r3, r2
 8003c46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	fa02 f303 	lsl.w	r3, r2, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 0303 	and.w	r3, r3, #3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d123      	bne.n	8003cb4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	08da      	lsrs	r2, r3, #3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	3208      	adds	r2, #8
 8003c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	f003 0307 	and.w	r3, r3, #7
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	220f      	movs	r2, #15
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	43db      	mvns	r3, r3
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	691a      	ldr	r2, [r3, #16]
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	f003 0307 	and.w	r3, r3, #7
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	08da      	lsrs	r2, r3, #3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	3208      	adds	r2, #8
 8003cae:	69b9      	ldr	r1, [r7, #24]
 8003cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	2203      	movs	r2, #3
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	69ba      	ldr	r2, [r7, #24]
 8003cc8:	4013      	ands	r3, r2
 8003cca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f003 0203 	and.w	r2, r3, #3
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f000 80be 	beq.w	8003e72 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cf6:	4b66      	ldr	r3, [pc, #408]	; (8003e90 <HAL_GPIO_Init+0x324>)
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfa:	4a65      	ldr	r2, [pc, #404]	; (8003e90 <HAL_GPIO_Init+0x324>)
 8003cfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d00:	6453      	str	r3, [r2, #68]	; 0x44
 8003d02:	4b63      	ldr	r3, [pc, #396]	; (8003e90 <HAL_GPIO_Init+0x324>)
 8003d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003d0e:	4a61      	ldr	r2, [pc, #388]	; (8003e94 <HAL_GPIO_Init+0x328>)
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	089b      	lsrs	r3, r3, #2
 8003d14:	3302      	adds	r3, #2
 8003d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	f003 0303 	and.w	r3, r3, #3
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	220f      	movs	r2, #15
 8003d26:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2a:	43db      	mvns	r3, r3
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	4013      	ands	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a58      	ldr	r2, [pc, #352]	; (8003e98 <HAL_GPIO_Init+0x32c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d037      	beq.n	8003daa <HAL_GPIO_Init+0x23e>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a57      	ldr	r2, [pc, #348]	; (8003e9c <HAL_GPIO_Init+0x330>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d031      	beq.n	8003da6 <HAL_GPIO_Init+0x23a>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a56      	ldr	r2, [pc, #344]	; (8003ea0 <HAL_GPIO_Init+0x334>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d02b      	beq.n	8003da2 <HAL_GPIO_Init+0x236>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a55      	ldr	r2, [pc, #340]	; (8003ea4 <HAL_GPIO_Init+0x338>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d025      	beq.n	8003d9e <HAL_GPIO_Init+0x232>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a54      	ldr	r2, [pc, #336]	; (8003ea8 <HAL_GPIO_Init+0x33c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d01f      	beq.n	8003d9a <HAL_GPIO_Init+0x22e>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a53      	ldr	r2, [pc, #332]	; (8003eac <HAL_GPIO_Init+0x340>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d019      	beq.n	8003d96 <HAL_GPIO_Init+0x22a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a52      	ldr	r2, [pc, #328]	; (8003eb0 <HAL_GPIO_Init+0x344>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d013      	beq.n	8003d92 <HAL_GPIO_Init+0x226>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a51      	ldr	r2, [pc, #324]	; (8003eb4 <HAL_GPIO_Init+0x348>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d00d      	beq.n	8003d8e <HAL_GPIO_Init+0x222>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a50      	ldr	r2, [pc, #320]	; (8003eb8 <HAL_GPIO_Init+0x34c>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d007      	beq.n	8003d8a <HAL_GPIO_Init+0x21e>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a4f      	ldr	r2, [pc, #316]	; (8003ebc <HAL_GPIO_Init+0x350>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d101      	bne.n	8003d86 <HAL_GPIO_Init+0x21a>
 8003d82:	2309      	movs	r3, #9
 8003d84:	e012      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003d86:	230a      	movs	r3, #10
 8003d88:	e010      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003d8a:	2308      	movs	r3, #8
 8003d8c:	e00e      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003d8e:	2307      	movs	r3, #7
 8003d90:	e00c      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003d92:	2306      	movs	r3, #6
 8003d94:	e00a      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003d96:	2305      	movs	r3, #5
 8003d98:	e008      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003d9a:	2304      	movs	r3, #4
 8003d9c:	e006      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e004      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003da2:	2302      	movs	r3, #2
 8003da4:	e002      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003da6:	2301      	movs	r3, #1
 8003da8:	e000      	b.n	8003dac <HAL_GPIO_Init+0x240>
 8003daa:	2300      	movs	r3, #0
 8003dac:	69fa      	ldr	r2, [r7, #28]
 8003dae:	f002 0203 	and.w	r2, r2, #3
 8003db2:	0092      	lsls	r2, r2, #2
 8003db4:	4093      	lsls	r3, r2
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003dbc:	4935      	ldr	r1, [pc, #212]	; (8003e94 <HAL_GPIO_Init+0x328>)
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	089b      	lsrs	r3, r3, #2
 8003dc2:	3302      	adds	r3, #2
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dca:	4b3d      	ldr	r3, [pc, #244]	; (8003ec0 <HAL_GPIO_Init+0x354>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	43db      	mvns	r3, r3
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003de6:	69ba      	ldr	r2, [r7, #24]
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dee:	4a34      	ldr	r2, [pc, #208]	; (8003ec0 <HAL_GPIO_Init+0x354>)
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003df4:	4b32      	ldr	r3, [pc, #200]	; (8003ec0 <HAL_GPIO_Init+0x354>)
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	4013      	ands	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d003      	beq.n	8003e18 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e18:	4a29      	ldr	r2, [pc, #164]	; (8003ec0 <HAL_GPIO_Init+0x354>)
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e1e:	4b28      	ldr	r3, [pc, #160]	; (8003ec0 <HAL_GPIO_Init+0x354>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	43db      	mvns	r3, r3
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d003      	beq.n	8003e42 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e42:	4a1f      	ldr	r2, [pc, #124]	; (8003ec0 <HAL_GPIO_Init+0x354>)
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e48:	4b1d      	ldr	r3, [pc, #116]	; (8003ec0 <HAL_GPIO_Init+0x354>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	43db      	mvns	r3, r3
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	4013      	ands	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d003      	beq.n	8003e6c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e6c:	4a14      	ldr	r2, [pc, #80]	; (8003ec0 <HAL_GPIO_Init+0x354>)
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	3301      	adds	r3, #1
 8003e76:	61fb      	str	r3, [r7, #28]
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	2b0f      	cmp	r3, #15
 8003e7c:	f67f ae86 	bls.w	8003b8c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003e80:	bf00      	nop
 8003e82:	bf00      	nop
 8003e84:	3724      	adds	r7, #36	; 0x24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	40023800 	.word	0x40023800
 8003e94:	40013800 	.word	0x40013800
 8003e98:	40020000 	.word	0x40020000
 8003e9c:	40020400 	.word	0x40020400
 8003ea0:	40020800 	.word	0x40020800
 8003ea4:	40020c00 	.word	0x40020c00
 8003ea8:	40021000 	.word	0x40021000
 8003eac:	40021400 	.word	0x40021400
 8003eb0:	40021800 	.word	0x40021800
 8003eb4:	40021c00 	.word	0x40021c00
 8003eb8:	40022000 	.word	0x40022000
 8003ebc:	40022400 	.word	0x40022400
 8003ec0:	40013c00 	.word	0x40013c00

08003ec4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	460b      	mov	r3, r1
 8003ece:	807b      	strh	r3, [r7, #2]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ed4:	787b      	ldrb	r3, [r7, #1]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003eda:	887a      	ldrh	r2, [r7, #2]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ee0:	e003      	b.n	8003eea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003ee2:	887b      	ldrh	r3, [r7, #2]
 8003ee4:	041a      	lsls	r2, r3, #16
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	619a      	str	r2, [r3, #24]
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
	...

08003ef8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f02:	4b08      	ldr	r3, [pc, #32]	; (8003f24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f04:	695a      	ldr	r2, [r3, #20]
 8003f06:	88fb      	ldrh	r3, [r7, #6]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d006      	beq.n	8003f1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f0e:	4a05      	ldr	r2, [pc, #20]	; (8003f24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f10:	88fb      	ldrh	r3, [r7, #6]
 8003f12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f14:	88fb      	ldrh	r3, [r7, #6]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f000 f806 	bl	8003f28 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f1c:	bf00      	nop
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40013c00 	.word	0x40013c00

08003f28 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	4603      	mov	r3, r0
 8003f30:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
	...

08003f40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e07f      	b.n	8004052 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7fe fbce 	bl	8002708 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2224      	movs	r2, #36	; 0x24
 8003f70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 0201 	bic.w	r2, r2, #1
 8003f82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003f90:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689a      	ldr	r2, [r3, #8]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fa0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d107      	bne.n	8003fba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	689a      	ldr	r2, [r3, #8]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fb6:	609a      	str	r2, [r3, #8]
 8003fb8:	e006      	b.n	8003fc8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689a      	ldr	r2, [r3, #8]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003fc6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d104      	bne.n	8003fda <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003fd8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6859      	ldr	r1, [r3, #4]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	4b1d      	ldr	r3, [pc, #116]	; (800405c <HAL_I2C_Init+0x11c>)
 8003fe6:	430b      	orrs	r3, r1
 8003fe8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68da      	ldr	r2, [r3, #12]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ff8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	691a      	ldr	r2, [r3, #16]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	69d9      	ldr	r1, [r3, #28]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a1a      	ldr	r2, [r3, #32]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f042 0201 	orr.w	r2, r2, #1
 8004032:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2220      	movs	r2, #32
 800403e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	02008000 	.word	0x02008000

08004060 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b088      	sub	sp, #32
 8004064:	af02      	add	r7, sp, #8
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	4608      	mov	r0, r1
 800406a:	4611      	mov	r1, r2
 800406c:	461a      	mov	r2, r3
 800406e:	4603      	mov	r3, r0
 8004070:	817b      	strh	r3, [r7, #10]
 8004072:	460b      	mov	r3, r1
 8004074:	813b      	strh	r3, [r7, #8]
 8004076:	4613      	mov	r3, r2
 8004078:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b20      	cmp	r3, #32
 8004084:	f040 80f9 	bne.w	800427a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004088:	6a3b      	ldr	r3, [r7, #32]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d002      	beq.n	8004094 <HAL_I2C_Mem_Write+0x34>
 800408e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004090:	2b00      	cmp	r3, #0
 8004092:	d105      	bne.n	80040a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f44f 7200 	mov.w	r2, #512	; 0x200
 800409a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e0ed      	b.n	800427c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d101      	bne.n	80040ae <HAL_I2C_Mem_Write+0x4e>
 80040aa:	2302      	movs	r3, #2
 80040ac:	e0e6      	b.n	800427c <HAL_I2C_Mem_Write+0x21c>
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80040b6:	f7ff f983 	bl	80033c0 <HAL_GetTick>
 80040ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	9300      	str	r3, [sp, #0]
 80040c0:	2319      	movs	r3, #25
 80040c2:	2201      	movs	r2, #1
 80040c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f000 fac3 	bl	8004654 <I2C_WaitOnFlagUntilTimeout>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e0d1      	b.n	800427c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2221      	movs	r2, #33	; 0x21
 80040dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2240      	movs	r2, #64	; 0x40
 80040e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6a3a      	ldr	r2, [r7, #32]
 80040f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80040f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004100:	88f8      	ldrh	r0, [r7, #6]
 8004102:	893a      	ldrh	r2, [r7, #8]
 8004104:	8979      	ldrh	r1, [r7, #10]
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	9301      	str	r3, [sp, #4]
 800410a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410c:	9300      	str	r3, [sp, #0]
 800410e:	4603      	mov	r3, r0
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 f9d3 	bl	80044bc <I2C_RequestMemoryWrite>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d005      	beq.n	8004128 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e0a9      	b.n	800427c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800412c:	b29b      	uxth	r3, r3
 800412e:	2bff      	cmp	r3, #255	; 0xff
 8004130:	d90e      	bls.n	8004150 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	22ff      	movs	r2, #255	; 0xff
 8004136:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800413c:	b2da      	uxtb	r2, r3
 800413e:	8979      	ldrh	r1, [r7, #10]
 8004140:	2300      	movs	r3, #0
 8004142:	9300      	str	r3, [sp, #0]
 8004144:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004148:	68f8      	ldr	r0, [r7, #12]
 800414a:	f000 fc1f 	bl	800498c <I2C_TransferConfig>
 800414e:	e00f      	b.n	8004170 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004154:	b29a      	uxth	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800415e:	b2da      	uxtb	r2, r3
 8004160:	8979      	ldrh	r1, [r7, #10]
 8004162:	2300      	movs	r3, #0
 8004164:	9300      	str	r3, [sp, #0]
 8004166:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f000 fc0e 	bl	800498c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 faad 	bl	80046d4 <I2C_WaitOnTXISFlagUntilTimeout>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e07b      	b.n	800427c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004188:	781a      	ldrb	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004194:	1c5a      	adds	r2, r3, #1
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800419e:	b29b      	uxth	r3, r3
 80041a0:	3b01      	subs	r3, #1
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d034      	beq.n	8004228 <HAL_I2C_Mem_Write+0x1c8>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d130      	bne.n	8004228 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	9300      	str	r3, [sp, #0]
 80041ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041cc:	2200      	movs	r2, #0
 80041ce:	2180      	movs	r1, #128	; 0x80
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 fa3f 	bl	8004654 <I2C_WaitOnFlagUntilTimeout>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e04d      	b.n	800427c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	2bff      	cmp	r3, #255	; 0xff
 80041e8:	d90e      	bls.n	8004208 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	22ff      	movs	r2, #255	; 0xff
 80041ee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041f4:	b2da      	uxtb	r2, r3
 80041f6:	8979      	ldrh	r1, [r7, #10]
 80041f8:	2300      	movs	r3, #0
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f000 fbc3 	bl	800498c <I2C_TransferConfig>
 8004206:	e00f      	b.n	8004228 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800420c:	b29a      	uxth	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004216:	b2da      	uxtb	r2, r3
 8004218:	8979      	ldrh	r1, [r7, #10]
 800421a:	2300      	movs	r3, #0
 800421c:	9300      	str	r3, [sp, #0]
 800421e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004222:	68f8      	ldr	r0, [r7, #12]
 8004224:	f000 fbb2 	bl	800498c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800422c:	b29b      	uxth	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d19e      	bne.n	8004170 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 fa8c 	bl	8004754 <I2C_WaitOnSTOPFlagUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e01a      	b.n	800427c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2220      	movs	r2, #32
 800424c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	6859      	ldr	r1, [r3, #4]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	4b0a      	ldr	r3, [pc, #40]	; (8004284 <HAL_I2C_Mem_Write+0x224>)
 800425a:	400b      	ands	r3, r1
 800425c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2220      	movs	r2, #32
 8004262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004276:	2300      	movs	r3, #0
 8004278:	e000      	b.n	800427c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800427a:	2302      	movs	r3, #2
  }
}
 800427c:	4618      	mov	r0, r3
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	fe00e800 	.word	0xfe00e800

08004288 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b088      	sub	sp, #32
 800428c:	af02      	add	r7, sp, #8
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	4608      	mov	r0, r1
 8004292:	4611      	mov	r1, r2
 8004294:	461a      	mov	r2, r3
 8004296:	4603      	mov	r3, r0
 8004298:	817b      	strh	r3, [r7, #10]
 800429a:	460b      	mov	r3, r1
 800429c:	813b      	strh	r3, [r7, #8]
 800429e:	4613      	mov	r3, r2
 80042a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b20      	cmp	r3, #32
 80042ac:	f040 80fd 	bne.w	80044aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80042b0:	6a3b      	ldr	r3, [r7, #32]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d002      	beq.n	80042bc <HAL_I2C_Mem_Read+0x34>
 80042b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d105      	bne.n	80042c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042c2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e0f1      	b.n	80044ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d101      	bne.n	80042d6 <HAL_I2C_Mem_Read+0x4e>
 80042d2:	2302      	movs	r3, #2
 80042d4:	e0ea      	b.n	80044ac <HAL_I2C_Mem_Read+0x224>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042de:	f7ff f86f 	bl	80033c0 <HAL_GetTick>
 80042e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	2319      	movs	r3, #25
 80042ea:	2201      	movs	r2, #1
 80042ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042f0:	68f8      	ldr	r0, [r7, #12]
 80042f2:	f000 f9af 	bl	8004654 <I2C_WaitOnFlagUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e0d5      	b.n	80044ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2222      	movs	r2, #34	; 0x22
 8004304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2240      	movs	r2, #64	; 0x40
 800430c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6a3a      	ldr	r2, [r7, #32]
 800431a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004320:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004328:	88f8      	ldrh	r0, [r7, #6]
 800432a:	893a      	ldrh	r2, [r7, #8]
 800432c:	8979      	ldrh	r1, [r7, #10]
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	9301      	str	r3, [sp, #4]
 8004332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004334:	9300      	str	r3, [sp, #0]
 8004336:	4603      	mov	r3, r0
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f000 f913 	bl	8004564 <I2C_RequestMemoryRead>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d005      	beq.n	8004350 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	e0ad      	b.n	80044ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004354:	b29b      	uxth	r3, r3
 8004356:	2bff      	cmp	r3, #255	; 0xff
 8004358:	d90e      	bls.n	8004378 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	22ff      	movs	r2, #255	; 0xff
 800435e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004364:	b2da      	uxtb	r2, r3
 8004366:	8979      	ldrh	r1, [r7, #10]
 8004368:	4b52      	ldr	r3, [pc, #328]	; (80044b4 <HAL_I2C_Mem_Read+0x22c>)
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 fb0b 	bl	800498c <I2C_TransferConfig>
 8004376:	e00f      	b.n	8004398 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800437c:	b29a      	uxth	r2, r3
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004386:	b2da      	uxtb	r2, r3
 8004388:	8979      	ldrh	r1, [r7, #10]
 800438a:	4b4a      	ldr	r3, [pc, #296]	; (80044b4 <HAL_I2C_Mem_Read+0x22c>)
 800438c:	9300      	str	r3, [sp, #0]
 800438e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f000 fafa 	bl	800498c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	9300      	str	r3, [sp, #0]
 800439c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800439e:	2200      	movs	r2, #0
 80043a0:	2104      	movs	r1, #4
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f000 f956 	bl	8004654 <I2C_WaitOnFlagUntilTimeout>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d001      	beq.n	80043b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e07c      	b.n	80044ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043bc:	b2d2      	uxtb	r2, r2
 80043be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c4:	1c5a      	adds	r2, r3, #1
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ce:	3b01      	subs	r3, #1
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d034      	beq.n	8004458 <HAL_I2C_Mem_Read+0x1d0>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d130      	bne.n	8004458 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043fc:	2200      	movs	r2, #0
 80043fe:	2180      	movs	r1, #128	; 0x80
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 f927 	bl	8004654 <I2C_WaitOnFlagUntilTimeout>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e04d      	b.n	80044ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004414:	b29b      	uxth	r3, r3
 8004416:	2bff      	cmp	r3, #255	; 0xff
 8004418:	d90e      	bls.n	8004438 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	22ff      	movs	r2, #255	; 0xff
 800441e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004424:	b2da      	uxtb	r2, r3
 8004426:	8979      	ldrh	r1, [r7, #10]
 8004428:	2300      	movs	r3, #0
 800442a:	9300      	str	r3, [sp, #0]
 800442c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f000 faab 	bl	800498c <I2C_TransferConfig>
 8004436:	e00f      	b.n	8004458 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004446:	b2da      	uxtb	r2, r3
 8004448:	8979      	ldrh	r1, [r7, #10]
 800444a:	2300      	movs	r3, #0
 800444c:	9300      	str	r3, [sp, #0]
 800444e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 fa9a 	bl	800498c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800445c:	b29b      	uxth	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d19a      	bne.n	8004398 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004462:	697a      	ldr	r2, [r7, #20]
 8004464:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004466:	68f8      	ldr	r0, [r7, #12]
 8004468:	f000 f974 	bl	8004754 <I2C_WaitOnSTOPFlagUntilTimeout>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d001      	beq.n	8004476 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e01a      	b.n	80044ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2220      	movs	r2, #32
 800447c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6859      	ldr	r1, [r3, #4]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	4b0b      	ldr	r3, [pc, #44]	; (80044b8 <HAL_I2C_Mem_Read+0x230>)
 800448a:	400b      	ands	r3, r1
 800448c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2220      	movs	r2, #32
 8004492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80044a6:	2300      	movs	r3, #0
 80044a8:	e000      	b.n	80044ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80044aa:	2302      	movs	r3, #2
  }
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3718      	adds	r7, #24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	80002400 	.word	0x80002400
 80044b8:	fe00e800 	.word	0xfe00e800

080044bc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af02      	add	r7, sp, #8
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	4608      	mov	r0, r1
 80044c6:	4611      	mov	r1, r2
 80044c8:	461a      	mov	r2, r3
 80044ca:	4603      	mov	r3, r0
 80044cc:	817b      	strh	r3, [r7, #10]
 80044ce:	460b      	mov	r3, r1
 80044d0:	813b      	strh	r3, [r7, #8]
 80044d2:	4613      	mov	r3, r2
 80044d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80044d6:	88fb      	ldrh	r3, [r7, #6]
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	8979      	ldrh	r1, [r7, #10]
 80044dc:	4b20      	ldr	r3, [pc, #128]	; (8004560 <I2C_RequestMemoryWrite+0xa4>)
 80044de:	9300      	str	r3, [sp, #0]
 80044e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f000 fa51 	bl	800498c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044ea:	69fa      	ldr	r2, [r7, #28]
 80044ec:	69b9      	ldr	r1, [r7, #24]
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f000 f8f0 	bl	80046d4 <I2C_WaitOnTXISFlagUntilTimeout>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e02c      	b.n	8004558 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044fe:	88fb      	ldrh	r3, [r7, #6]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d105      	bne.n	8004510 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004504:	893b      	ldrh	r3, [r7, #8]
 8004506:	b2da      	uxtb	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	629a      	str	r2, [r3, #40]	; 0x28
 800450e:	e015      	b.n	800453c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004510:	893b      	ldrh	r3, [r7, #8]
 8004512:	0a1b      	lsrs	r3, r3, #8
 8004514:	b29b      	uxth	r3, r3
 8004516:	b2da      	uxtb	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800451e:	69fa      	ldr	r2, [r7, #28]
 8004520:	69b9      	ldr	r1, [r7, #24]
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f8d6 	bl	80046d4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e012      	b.n	8004558 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004532:	893b      	ldrh	r3, [r7, #8]
 8004534:	b2da      	uxtb	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	69bb      	ldr	r3, [r7, #24]
 8004542:	2200      	movs	r2, #0
 8004544:	2180      	movs	r1, #128	; 0x80
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f000 f884 	bl	8004654 <I2C_WaitOnFlagUntilTimeout>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e000      	b.n	8004558 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	80002000 	.word	0x80002000

08004564 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af02      	add	r7, sp, #8
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	4608      	mov	r0, r1
 800456e:	4611      	mov	r1, r2
 8004570:	461a      	mov	r2, r3
 8004572:	4603      	mov	r3, r0
 8004574:	817b      	strh	r3, [r7, #10]
 8004576:	460b      	mov	r3, r1
 8004578:	813b      	strh	r3, [r7, #8]
 800457a:	4613      	mov	r3, r2
 800457c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800457e:	88fb      	ldrh	r3, [r7, #6]
 8004580:	b2da      	uxtb	r2, r3
 8004582:	8979      	ldrh	r1, [r7, #10]
 8004584:	4b20      	ldr	r3, [pc, #128]	; (8004608 <I2C_RequestMemoryRead+0xa4>)
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	2300      	movs	r3, #0
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f000 f9fe 	bl	800498c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004590:	69fa      	ldr	r2, [r7, #28]
 8004592:	69b9      	ldr	r1, [r7, #24]
 8004594:	68f8      	ldr	r0, [r7, #12]
 8004596:	f000 f89d 	bl	80046d4 <I2C_WaitOnTXISFlagUntilTimeout>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d001      	beq.n	80045a4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e02c      	b.n	80045fe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045a4:	88fb      	ldrh	r3, [r7, #6]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d105      	bne.n	80045b6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045aa:	893b      	ldrh	r3, [r7, #8]
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	629a      	str	r2, [r3, #40]	; 0x28
 80045b4:	e015      	b.n	80045e2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80045b6:	893b      	ldrh	r3, [r7, #8]
 80045b8:	0a1b      	lsrs	r3, r3, #8
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	b2da      	uxtb	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045c4:	69fa      	ldr	r2, [r7, #28]
 80045c6:	69b9      	ldr	r1, [r7, #24]
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 f883 	bl	80046d4 <I2C_WaitOnTXISFlagUntilTimeout>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e012      	b.n	80045fe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045d8:	893b      	ldrh	r3, [r7, #8]
 80045da:	b2da      	uxtb	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	2200      	movs	r2, #0
 80045ea:	2140      	movs	r1, #64	; 0x40
 80045ec:	68f8      	ldr	r0, [r7, #12]
 80045ee:	f000 f831 	bl	8004654 <I2C_WaitOnFlagUntilTimeout>
 80045f2:	4603      	mov	r3, r0
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d001      	beq.n	80045fc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e000      	b.n	80045fe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	80002000 	.word	0x80002000

0800460c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b02      	cmp	r3, #2
 8004620:	d103      	bne.n	800462a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2200      	movs	r2, #0
 8004628:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	699b      	ldr	r3, [r3, #24]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b01      	cmp	r3, #1
 8004636:	d007      	beq.n	8004648 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	699a      	ldr	r2, [r3, #24]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 0201 	orr.w	r2, r2, #1
 8004646:	619a      	str	r2, [r3, #24]
  }
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	603b      	str	r3, [r7, #0]
 8004660:	4613      	mov	r3, r2
 8004662:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004664:	e022      	b.n	80046ac <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466c:	d01e      	beq.n	80046ac <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800466e:	f7fe fea7 	bl	80033c0 <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	429a      	cmp	r2, r3
 800467c:	d302      	bcc.n	8004684 <I2C_WaitOnFlagUntilTimeout+0x30>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d113      	bne.n	80046ac <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004688:	f043 0220 	orr.w	r2, r3, #32
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2220      	movs	r2, #32
 8004694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e00f      	b.n	80046cc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699a      	ldr	r2, [r3, #24]
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	4013      	ands	r3, r2
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	bf0c      	ite	eq
 80046bc:	2301      	moveq	r3, #1
 80046be:	2300      	movne	r3, #0
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	461a      	mov	r2, r3
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d0cd      	beq.n	8004666 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3710      	adds	r7, #16
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046e0:	e02c      	b.n	800473c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	68b9      	ldr	r1, [r7, #8]
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f000 f870 	bl	80047cc <I2C_IsErrorOccurred>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e02a      	b.n	800474c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046fc:	d01e      	beq.n	800473c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046fe:	f7fe fe5f 	bl	80033c0 <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	68ba      	ldr	r2, [r7, #8]
 800470a:	429a      	cmp	r2, r3
 800470c:	d302      	bcc.n	8004714 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d113      	bne.n	800473c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004718:	f043 0220 	orr.w	r2, r3, #32
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e007      	b.n	800474c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b02      	cmp	r3, #2
 8004748:	d1cb      	bne.n	80046e2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004760:	e028      	b.n	80047b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	68b9      	ldr	r1, [r7, #8]
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 f830 	bl	80047cc <I2C_IsErrorOccurred>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e026      	b.n	80047c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004776:	f7fe fe23 	bl	80033c0 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	68ba      	ldr	r2, [r7, #8]
 8004782:	429a      	cmp	r2, r3
 8004784:	d302      	bcc.n	800478c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d113      	bne.n	80047b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004790:	f043 0220 	orr.w	r2, r3, #32
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2220      	movs	r2, #32
 800479c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e007      	b.n	80047c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	f003 0320 	and.w	r3, r3, #32
 80047be:	2b20      	cmp	r3, #32
 80047c0:	d1cf      	bne.n	8004762 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b08a      	sub	sp, #40	; 0x28
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047d8:	2300      	movs	r3, #0
 80047da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80047e6:	2300      	movs	r3, #0
 80047e8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	f003 0310 	and.w	r3, r3, #16
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d068      	beq.n	80048ca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2210      	movs	r2, #16
 80047fe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004800:	e049      	b.n	8004896 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004808:	d045      	beq.n	8004896 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800480a:	f7fe fdd9 	bl	80033c0 <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	68ba      	ldr	r2, [r7, #8]
 8004816:	429a      	cmp	r2, r3
 8004818:	d302      	bcc.n	8004820 <I2C_IsErrorOccurred+0x54>
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d13a      	bne.n	8004896 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800482a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004832:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800483e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004842:	d121      	bne.n	8004888 <I2C_IsErrorOccurred+0xbc>
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800484a:	d01d      	beq.n	8004888 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800484c:	7cfb      	ldrb	r3, [r7, #19]
 800484e:	2b20      	cmp	r3, #32
 8004850:	d01a      	beq.n	8004888 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004860:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004862:	f7fe fdad 	bl	80033c0 <HAL_GetTick>
 8004866:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004868:	e00e      	b.n	8004888 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800486a:	f7fe fda9 	bl	80033c0 <HAL_GetTick>
 800486e:	4602      	mov	r2, r0
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	2b19      	cmp	r3, #25
 8004876:	d907      	bls.n	8004888 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004878:	6a3b      	ldr	r3, [r7, #32]
 800487a:	f043 0320 	orr.w	r3, r3, #32
 800487e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004886:	e006      	b.n	8004896 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	f003 0320 	and.w	r3, r3, #32
 8004892:	2b20      	cmp	r3, #32
 8004894:	d1e9      	bne.n	800486a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	f003 0320 	and.w	r3, r3, #32
 80048a0:	2b20      	cmp	r3, #32
 80048a2:	d003      	beq.n	80048ac <I2C_IsErrorOccurred+0xe0>
 80048a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d0aa      	beq.n	8004802 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80048ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d103      	bne.n	80048bc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2220      	movs	r2, #32
 80048ba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	f043 0304 	orr.w	r3, r3, #4
 80048c2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00b      	beq.n	80048f4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80048dc:	6a3b      	ldr	r3, [r7, #32]
 80048de:	f043 0301 	orr.w	r3, r3, #1
 80048e2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00b      	beq.n	8004916 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80048fe:	6a3b      	ldr	r3, [r7, #32]
 8004900:	f043 0308 	orr.w	r3, r3, #8
 8004904:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800490e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800491c:	2b00      	cmp	r3, #0
 800491e:	d00b      	beq.n	8004938 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004920:	6a3b      	ldr	r3, [r7, #32]
 8004922:	f043 0302 	orr.w	r3, r3, #2
 8004926:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004930:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004938:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800493c:	2b00      	cmp	r3, #0
 800493e:	d01c      	beq.n	800497a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f7ff fe63 	bl	800460c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	6859      	ldr	r1, [r3, #4]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	4b0d      	ldr	r3, [pc, #52]	; (8004988 <I2C_IsErrorOccurred+0x1bc>)
 8004952:	400b      	ands	r3, r1
 8004954:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800495a:	6a3b      	ldr	r3, [r7, #32]
 800495c:	431a      	orrs	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2220      	movs	r2, #32
 8004966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800497a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800497e:	4618      	mov	r0, r3
 8004980:	3728      	adds	r7, #40	; 0x28
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	fe00e800 	.word	0xfe00e800

0800498c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	607b      	str	r3, [r7, #4]
 8004996:	460b      	mov	r3, r1
 8004998:	817b      	strh	r3, [r7, #10]
 800499a:	4613      	mov	r3, r2
 800499c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800499e:	897b      	ldrh	r3, [r7, #10]
 80049a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049a4:	7a7b      	ldrb	r3, [r7, #9]
 80049a6:	041b      	lsls	r3, r3, #16
 80049a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049ac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80049b2:	6a3b      	ldr	r3, [r7, #32]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80049ba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	6a3b      	ldr	r3, [r7, #32]
 80049c4:	0d5b      	lsrs	r3, r3, #21
 80049c6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80049ca:	4b08      	ldr	r3, [pc, #32]	; (80049ec <I2C_TransferConfig+0x60>)
 80049cc:	430b      	orrs	r3, r1
 80049ce:	43db      	mvns	r3, r3
 80049d0:	ea02 0103 	and.w	r1, r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	697a      	ldr	r2, [r7, #20]
 80049da:	430a      	orrs	r2, r1
 80049dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80049de:	bf00      	nop
 80049e0:	371c      	adds	r7, #28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr
 80049ea:	bf00      	nop
 80049ec:	03ff63ff 	.word	0x03ff63ff

080049f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b20      	cmp	r3, #32
 8004a04:	d138      	bne.n	8004a78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d101      	bne.n	8004a14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a10:	2302      	movs	r3, #2
 8004a12:	e032      	b.n	8004a7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2224      	movs	r2, #36	; 0x24
 8004a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0201 	bic.w	r2, r2, #1
 8004a32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6819      	ldr	r1, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	683a      	ldr	r2, [r7, #0]
 8004a50:	430a      	orrs	r2, r1
 8004a52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f042 0201 	orr.w	r2, r2, #1
 8004a62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004a74:	2300      	movs	r3, #0
 8004a76:	e000      	b.n	8004a7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a78:	2302      	movs	r3, #2
  }
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b085      	sub	sp, #20
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
 8004a8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b20      	cmp	r3, #32
 8004a9a:	d139      	bne.n	8004b10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d101      	bne.n	8004aaa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004aa6:	2302      	movs	r3, #2
 8004aa8:	e033      	b.n	8004b12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2224      	movs	r2, #36	; 0x24
 8004ab6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f022 0201 	bic.w	r2, r2, #1
 8004ac8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004ad8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	021b      	lsls	r3, r3, #8
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f042 0201 	orr.w	r2, r2, #1
 8004afa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2220      	movs	r2, #32
 8004b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	e000      	b.n	8004b12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004b10:	2302      	movs	r3, #2
  }
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
	...

08004b20 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b24:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a04      	ldr	r2, [pc, #16]	; (8004b3c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b2e:	6013      	str	r3, [r2, #0]
}
 8004b30:	bf00      	nop
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	40007000 	.word	0x40007000

08004b40 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004b46:	2300      	movs	r3, #0
 8004b48:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004b4a:	4b23      	ldr	r3, [pc, #140]	; (8004bd8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4e:	4a22      	ldr	r2, [pc, #136]	; (8004bd8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b54:	6413      	str	r3, [r2, #64]	; 0x40
 8004b56:	4b20      	ldr	r3, [pc, #128]	; (8004bd8 <HAL_PWREx_EnableOverDrive+0x98>)
 8004b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004b62:	4b1e      	ldr	r3, [pc, #120]	; (8004bdc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a1d      	ldr	r2, [pc, #116]	; (8004bdc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b6c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b6e:	f7fe fc27 	bl	80033c0 <HAL_GetTick>
 8004b72:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004b74:	e009      	b.n	8004b8a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004b76:	f7fe fc23 	bl	80033c0 <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b84:	d901      	bls.n	8004b8a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e022      	b.n	8004bd0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004b8a:	4b14      	ldr	r3, [pc, #80]	; (8004bdc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b96:	d1ee      	bne.n	8004b76 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004b98:	4b10      	ldr	r3, [pc, #64]	; (8004bdc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a0f      	ldr	r2, [pc, #60]	; (8004bdc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ba2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ba4:	f7fe fc0c 	bl	80033c0 <HAL_GetTick>
 8004ba8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004baa:	e009      	b.n	8004bc0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004bac:	f7fe fc08 	bl	80033c0 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bba:	d901      	bls.n	8004bc0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e007      	b.n	8004bd0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004bc0:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <HAL_PWREx_EnableOverDrive+0x9c>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004bcc:	d1ee      	bne.n	8004bac <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3708      	adds	r7, #8
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40023800 	.word	0x40023800
 8004bdc:	40007000 	.word	0x40007000

08004be0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004be8:	2300      	movs	r3, #0
 8004bea:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e29b      	b.n	800512e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0301 	and.w	r3, r3, #1
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 8087 	beq.w	8004d12 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c04:	4b96      	ldr	r3, [pc, #600]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f003 030c 	and.w	r3, r3, #12
 8004c0c:	2b04      	cmp	r3, #4
 8004c0e:	d00c      	beq.n	8004c2a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c10:	4b93      	ldr	r3, [pc, #588]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f003 030c 	and.w	r3, r3, #12
 8004c18:	2b08      	cmp	r3, #8
 8004c1a:	d112      	bne.n	8004c42 <HAL_RCC_OscConfig+0x62>
 8004c1c:	4b90      	ldr	r3, [pc, #576]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c24:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c28:	d10b      	bne.n	8004c42 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c2a:	4b8d      	ldr	r3, [pc, #564]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d06c      	beq.n	8004d10 <HAL_RCC_OscConfig+0x130>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d168      	bne.n	8004d10 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e275      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c4a:	d106      	bne.n	8004c5a <HAL_RCC_OscConfig+0x7a>
 8004c4c:	4b84      	ldr	r3, [pc, #528]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a83      	ldr	r2, [pc, #524]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	e02e      	b.n	8004cb8 <HAL_RCC_OscConfig+0xd8>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10c      	bne.n	8004c7c <HAL_RCC_OscConfig+0x9c>
 8004c62:	4b7f      	ldr	r3, [pc, #508]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a7e      	ldr	r2, [pc, #504]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c6c:	6013      	str	r3, [r2, #0]
 8004c6e:	4b7c      	ldr	r3, [pc, #496]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a7b      	ldr	r2, [pc, #492]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c78:	6013      	str	r3, [r2, #0]
 8004c7a:	e01d      	b.n	8004cb8 <HAL_RCC_OscConfig+0xd8>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c84:	d10c      	bne.n	8004ca0 <HAL_RCC_OscConfig+0xc0>
 8004c86:	4b76      	ldr	r3, [pc, #472]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a75      	ldr	r2, [pc, #468]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c90:	6013      	str	r3, [r2, #0]
 8004c92:	4b73      	ldr	r3, [pc, #460]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a72      	ldr	r2, [pc, #456]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c9c:	6013      	str	r3, [r2, #0]
 8004c9e:	e00b      	b.n	8004cb8 <HAL_RCC_OscConfig+0xd8>
 8004ca0:	4b6f      	ldr	r3, [pc, #444]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a6e      	ldr	r2, [pc, #440]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004ca6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004caa:	6013      	str	r3, [r2, #0]
 8004cac:	4b6c      	ldr	r3, [pc, #432]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a6b      	ldr	r2, [pc, #428]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004cb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d013      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc0:	f7fe fb7e 	bl	80033c0 <HAL_GetTick>
 8004cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cc6:	e008      	b.n	8004cda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cc8:	f7fe fb7a 	bl	80033c0 <HAL_GetTick>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	2b64      	cmp	r3, #100	; 0x64
 8004cd4:	d901      	bls.n	8004cda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e229      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cda:	4b61      	ldr	r3, [pc, #388]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d0f0      	beq.n	8004cc8 <HAL_RCC_OscConfig+0xe8>
 8004ce6:	e014      	b.n	8004d12 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce8:	f7fe fb6a 	bl	80033c0 <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cf0:	f7fe fb66 	bl	80033c0 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b64      	cmp	r3, #100	; 0x64
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e215      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d02:	4b57      	ldr	r3, [pc, #348]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1f0      	bne.n	8004cf0 <HAL_RCC_OscConfig+0x110>
 8004d0e:	e000      	b.n	8004d12 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d069      	beq.n	8004df2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d1e:	4b50      	ldr	r3, [pc, #320]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f003 030c 	and.w	r3, r3, #12
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00b      	beq.n	8004d42 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d2a:	4b4d      	ldr	r3, [pc, #308]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f003 030c 	and.w	r3, r3, #12
 8004d32:	2b08      	cmp	r3, #8
 8004d34:	d11c      	bne.n	8004d70 <HAL_RCC_OscConfig+0x190>
 8004d36:	4b4a      	ldr	r3, [pc, #296]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d116      	bne.n	8004d70 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d42:	4b47      	ldr	r3, [pc, #284]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d005      	beq.n	8004d5a <HAL_RCC_OscConfig+0x17a>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d001      	beq.n	8004d5a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e1e9      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d5a:	4b41      	ldr	r3, [pc, #260]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	00db      	lsls	r3, r3, #3
 8004d68:	493d      	ldr	r1, [pc, #244]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d6e:	e040      	b.n	8004df2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d023      	beq.n	8004dc0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d78:	4b39      	ldr	r3, [pc, #228]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a38      	ldr	r2, [pc, #224]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004d7e:	f043 0301 	orr.w	r3, r3, #1
 8004d82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d84:	f7fe fb1c 	bl	80033c0 <HAL_GetTick>
 8004d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d8c:	f7fe fb18 	bl	80033c0 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e1c7      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d9e:	4b30      	ldr	r3, [pc, #192]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d0f0      	beq.n	8004d8c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004daa:	4b2d      	ldr	r3, [pc, #180]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	00db      	lsls	r3, r3, #3
 8004db8:	4929      	ldr	r1, [pc, #164]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	600b      	str	r3, [r1, #0]
 8004dbe:	e018      	b.n	8004df2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004dc0:	4b27      	ldr	r3, [pc, #156]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a26      	ldr	r2, [pc, #152]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004dc6:	f023 0301 	bic.w	r3, r3, #1
 8004dca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dcc:	f7fe faf8 	bl	80033c0 <HAL_GetTick>
 8004dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dd2:	e008      	b.n	8004de6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dd4:	f7fe faf4 	bl	80033c0 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e1a3      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004de6:	4b1e      	ldr	r3, [pc, #120]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0302 	and.w	r3, r3, #2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d1f0      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0308 	and.w	r3, r3, #8
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d038      	beq.n	8004e70 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d019      	beq.n	8004e3a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e06:	4b16      	ldr	r3, [pc, #88]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004e08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e0a:	4a15      	ldr	r2, [pc, #84]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004e0c:	f043 0301 	orr.w	r3, r3, #1
 8004e10:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e12:	f7fe fad5 	bl	80033c0 <HAL_GetTick>
 8004e16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e18:	e008      	b.n	8004e2c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e1a:	f7fe fad1 	bl	80033c0 <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e180      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e2c:	4b0c      	ldr	r3, [pc, #48]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004e2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0f0      	beq.n	8004e1a <HAL_RCC_OscConfig+0x23a>
 8004e38:	e01a      	b.n	8004e70 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e3a:	4b09      	ldr	r3, [pc, #36]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004e3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e3e:	4a08      	ldr	r2, [pc, #32]	; (8004e60 <HAL_RCC_OscConfig+0x280>)
 8004e40:	f023 0301 	bic.w	r3, r3, #1
 8004e44:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e46:	f7fe fabb 	bl	80033c0 <HAL_GetTick>
 8004e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e4c:	e00a      	b.n	8004e64 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e4e:	f7fe fab7 	bl	80033c0 <HAL_GetTick>
 8004e52:	4602      	mov	r2, r0
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	1ad3      	subs	r3, r2, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d903      	bls.n	8004e64 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e166      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
 8004e60:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e64:	4b92      	ldr	r3, [pc, #584]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004e66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e68:	f003 0302 	and.w	r3, r3, #2
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1ee      	bne.n	8004e4e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 80a4 	beq.w	8004fc6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e7e:	4b8c      	ldr	r3, [pc, #560]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10d      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e8a:	4b89      	ldr	r3, [pc, #548]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8e:	4a88      	ldr	r2, [pc, #544]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e94:	6413      	str	r3, [r2, #64]	; 0x40
 8004e96:	4b86      	ldr	r3, [pc, #536]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e9e:	60bb      	str	r3, [r7, #8]
 8004ea0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ea6:	4b83      	ldr	r3, [pc, #524]	; (80050b4 <HAL_RCC_OscConfig+0x4d4>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d118      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004eb2:	4b80      	ldr	r3, [pc, #512]	; (80050b4 <HAL_RCC_OscConfig+0x4d4>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a7f      	ldr	r2, [pc, #508]	; (80050b4 <HAL_RCC_OscConfig+0x4d4>)
 8004eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ebc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ebe:	f7fe fa7f 	bl	80033c0 <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ec6:	f7fe fa7b 	bl	80033c0 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b64      	cmp	r3, #100	; 0x64
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e12a      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ed8:	4b76      	ldr	r3, [pc, #472]	; (80050b4 <HAL_RCC_OscConfig+0x4d4>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f0      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d106      	bne.n	8004efa <HAL_RCC_OscConfig+0x31a>
 8004eec:	4b70      	ldr	r3, [pc, #448]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ef0:	4a6f      	ldr	r2, [pc, #444]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004ef2:	f043 0301 	orr.w	r3, r3, #1
 8004ef6:	6713      	str	r3, [r2, #112]	; 0x70
 8004ef8:	e02d      	b.n	8004f56 <HAL_RCC_OscConfig+0x376>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10c      	bne.n	8004f1c <HAL_RCC_OscConfig+0x33c>
 8004f02:	4b6b      	ldr	r3, [pc, #428]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f06:	4a6a      	ldr	r2, [pc, #424]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f08:	f023 0301 	bic.w	r3, r3, #1
 8004f0c:	6713      	str	r3, [r2, #112]	; 0x70
 8004f0e:	4b68      	ldr	r3, [pc, #416]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f12:	4a67      	ldr	r2, [pc, #412]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f14:	f023 0304 	bic.w	r3, r3, #4
 8004f18:	6713      	str	r3, [r2, #112]	; 0x70
 8004f1a:	e01c      	b.n	8004f56 <HAL_RCC_OscConfig+0x376>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	2b05      	cmp	r3, #5
 8004f22:	d10c      	bne.n	8004f3e <HAL_RCC_OscConfig+0x35e>
 8004f24:	4b62      	ldr	r3, [pc, #392]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f28:	4a61      	ldr	r2, [pc, #388]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f2a:	f043 0304 	orr.w	r3, r3, #4
 8004f2e:	6713      	str	r3, [r2, #112]	; 0x70
 8004f30:	4b5f      	ldr	r3, [pc, #380]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f34:	4a5e      	ldr	r2, [pc, #376]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f36:	f043 0301 	orr.w	r3, r3, #1
 8004f3a:	6713      	str	r3, [r2, #112]	; 0x70
 8004f3c:	e00b      	b.n	8004f56 <HAL_RCC_OscConfig+0x376>
 8004f3e:	4b5c      	ldr	r3, [pc, #368]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f42:	4a5b      	ldr	r2, [pc, #364]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f44:	f023 0301 	bic.w	r3, r3, #1
 8004f48:	6713      	str	r3, [r2, #112]	; 0x70
 8004f4a:	4b59      	ldr	r3, [pc, #356]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f4e:	4a58      	ldr	r2, [pc, #352]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f50:	f023 0304 	bic.w	r3, r3, #4
 8004f54:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d015      	beq.n	8004f8a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5e:	f7fe fa2f 	bl	80033c0 <HAL_GetTick>
 8004f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f64:	e00a      	b.n	8004f7c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f66:	f7fe fa2b 	bl	80033c0 <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d901      	bls.n	8004f7c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e0d8      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f7c:	4b4c      	ldr	r3, [pc, #304]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d0ee      	beq.n	8004f66 <HAL_RCC_OscConfig+0x386>
 8004f88:	e014      	b.n	8004fb4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f8a:	f7fe fa19 	bl	80033c0 <HAL_GetTick>
 8004f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f90:	e00a      	b.n	8004fa8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f92:	f7fe fa15 	bl	80033c0 <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d901      	bls.n	8004fa8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e0c2      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fa8:	4b41      	ldr	r3, [pc, #260]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1ee      	bne.n	8004f92 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004fb4:	7dfb      	ldrb	r3, [r7, #23]
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d105      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fba:	4b3d      	ldr	r3, [pc, #244]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fbe:	4a3c      	ldr	r2, [pc, #240]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004fc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fc4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f000 80ae 	beq.w	800512c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fd0:	4b37      	ldr	r3, [pc, #220]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f003 030c 	and.w	r3, r3, #12
 8004fd8:	2b08      	cmp	r3, #8
 8004fda:	d06d      	beq.n	80050b8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d14b      	bne.n	800507c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fe4:	4b32      	ldr	r3, [pc, #200]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a31      	ldr	r2, [pc, #196]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8004fea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff0:	f7fe f9e6 	bl	80033c0 <HAL_GetTick>
 8004ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ff6:	e008      	b.n	800500a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff8:	f7fe f9e2 	bl	80033c0 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	2b02      	cmp	r3, #2
 8005004:	d901      	bls.n	800500a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e091      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800500a:	4b29      	ldr	r3, [pc, #164]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1f0      	bne.n	8004ff8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	69da      	ldr	r2, [r3, #28]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	431a      	orrs	r2, r3
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005024:	019b      	lsls	r3, r3, #6
 8005026:	431a      	orrs	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800502c:	085b      	lsrs	r3, r3, #1
 800502e:	3b01      	subs	r3, #1
 8005030:	041b      	lsls	r3, r3, #16
 8005032:	431a      	orrs	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005038:	061b      	lsls	r3, r3, #24
 800503a:	431a      	orrs	r2, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005040:	071b      	lsls	r3, r3, #28
 8005042:	491b      	ldr	r1, [pc, #108]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8005044:	4313      	orrs	r3, r2
 8005046:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005048:	4b19      	ldr	r3, [pc, #100]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a18      	ldr	r2, [pc, #96]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 800504e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005052:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005054:	f7fe f9b4 	bl	80033c0 <HAL_GetTick>
 8005058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800505c:	f7fe f9b0 	bl	80033c0 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b02      	cmp	r3, #2
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e05f      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800506e:	4b10      	ldr	r3, [pc, #64]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d0f0      	beq.n	800505c <HAL_RCC_OscConfig+0x47c>
 800507a:	e057      	b.n	800512c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800507c:	4b0c      	ldr	r3, [pc, #48]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a0b      	ldr	r2, [pc, #44]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 8005082:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005086:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005088:	f7fe f99a 	bl	80033c0 <HAL_GetTick>
 800508c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800508e:	e008      	b.n	80050a2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005090:	f7fe f996 	bl	80033c0 <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	2b02      	cmp	r3, #2
 800509c:	d901      	bls.n	80050a2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e045      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050a2:	4b03      	ldr	r3, [pc, #12]	; (80050b0 <HAL_RCC_OscConfig+0x4d0>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1f0      	bne.n	8005090 <HAL_RCC_OscConfig+0x4b0>
 80050ae:	e03d      	b.n	800512c <HAL_RCC_OscConfig+0x54c>
 80050b0:	40023800 	.word	0x40023800
 80050b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80050b8:	4b1f      	ldr	r3, [pc, #124]	; (8005138 <HAL_RCC_OscConfig+0x558>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d030      	beq.n	8005128 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d129      	bne.n	8005128 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050de:	429a      	cmp	r2, r3
 80050e0:	d122      	bne.n	8005128 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80050e8:	4013      	ands	r3, r2
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80050ee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d119      	bne.n	8005128 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fe:	085b      	lsrs	r3, r3, #1
 8005100:	3b01      	subs	r3, #1
 8005102:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005104:	429a      	cmp	r2, r3
 8005106:	d10f      	bne.n	8005128 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005112:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005114:	429a      	cmp	r2, r3
 8005116:	d107      	bne.n	8005128 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005122:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005124:	429a      	cmp	r2, r3
 8005126:	d001      	beq.n	800512c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e000      	b.n	800512e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800512c:	2300      	movs	r3, #0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3718      	adds	r7, #24
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	40023800 	.word	0x40023800

0800513c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005146:	2300      	movs	r3, #0
 8005148:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d101      	bne.n	8005154 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e0d0      	b.n	80052f6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005154:	4b6a      	ldr	r3, [pc, #424]	; (8005300 <HAL_RCC_ClockConfig+0x1c4>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 030f 	and.w	r3, r3, #15
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	429a      	cmp	r2, r3
 8005160:	d910      	bls.n	8005184 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005162:	4b67      	ldr	r3, [pc, #412]	; (8005300 <HAL_RCC_ClockConfig+0x1c4>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f023 020f 	bic.w	r2, r3, #15
 800516a:	4965      	ldr	r1, [pc, #404]	; (8005300 <HAL_RCC_ClockConfig+0x1c4>)
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	4313      	orrs	r3, r2
 8005170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005172:	4b63      	ldr	r3, [pc, #396]	; (8005300 <HAL_RCC_ClockConfig+0x1c4>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 030f 	and.w	r3, r3, #15
 800517a:	683a      	ldr	r2, [r7, #0]
 800517c:	429a      	cmp	r2, r3
 800517e:	d001      	beq.n	8005184 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e0b8      	b.n	80052f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0302 	and.w	r3, r3, #2
 800518c:	2b00      	cmp	r3, #0
 800518e:	d020      	beq.n	80051d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0304 	and.w	r3, r3, #4
 8005198:	2b00      	cmp	r3, #0
 800519a:	d005      	beq.n	80051a8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800519c:	4b59      	ldr	r3, [pc, #356]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	4a58      	ldr	r2, [pc, #352]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80051a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80051a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 0308 	and.w	r3, r3, #8
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d005      	beq.n	80051c0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051b4:	4b53      	ldr	r3, [pc, #332]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	4a52      	ldr	r2, [pc, #328]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80051ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80051be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051c0:	4b50      	ldr	r3, [pc, #320]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	494d      	ldr	r1, [pc, #308]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0301 	and.w	r3, r3, #1
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d040      	beq.n	8005260 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d107      	bne.n	80051f6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051e6:	4b47      	ldr	r3, [pc, #284]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d115      	bne.n	800521e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80051f2:	2301      	movs	r3, #1
 80051f4:	e07f      	b.n	80052f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d107      	bne.n	800520e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051fe:	4b41      	ldr	r3, [pc, #260]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d109      	bne.n	800521e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e073      	b.n	80052f6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800520e:	4b3d      	ldr	r3, [pc, #244]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0302 	and.w	r3, r3, #2
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e06b      	b.n	80052f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800521e:	4b39      	ldr	r3, [pc, #228]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f023 0203 	bic.w	r2, r3, #3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	4936      	ldr	r1, [pc, #216]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 800522c:	4313      	orrs	r3, r2
 800522e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005230:	f7fe f8c6 	bl	80033c0 <HAL_GetTick>
 8005234:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005236:	e00a      	b.n	800524e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005238:	f7fe f8c2 	bl	80033c0 <HAL_GetTick>
 800523c:	4602      	mov	r2, r0
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	f241 3288 	movw	r2, #5000	; 0x1388
 8005246:	4293      	cmp	r3, r2
 8005248:	d901      	bls.n	800524e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e053      	b.n	80052f6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800524e:	4b2d      	ldr	r3, [pc, #180]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f003 020c 	and.w	r2, r3, #12
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	429a      	cmp	r2, r3
 800525e:	d1eb      	bne.n	8005238 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005260:	4b27      	ldr	r3, [pc, #156]	; (8005300 <HAL_RCC_ClockConfig+0x1c4>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 030f 	and.w	r3, r3, #15
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	429a      	cmp	r2, r3
 800526c:	d210      	bcs.n	8005290 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800526e:	4b24      	ldr	r3, [pc, #144]	; (8005300 <HAL_RCC_ClockConfig+0x1c4>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f023 020f 	bic.w	r2, r3, #15
 8005276:	4922      	ldr	r1, [pc, #136]	; (8005300 <HAL_RCC_ClockConfig+0x1c4>)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	4313      	orrs	r3, r2
 800527c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800527e:	4b20      	ldr	r3, [pc, #128]	; (8005300 <HAL_RCC_ClockConfig+0x1c4>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 030f 	and.w	r3, r3, #15
 8005286:	683a      	ldr	r2, [r7, #0]
 8005288:	429a      	cmp	r2, r3
 800528a:	d001      	beq.n	8005290 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e032      	b.n	80052f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0304 	and.w	r3, r3, #4
 8005298:	2b00      	cmp	r3, #0
 800529a:	d008      	beq.n	80052ae <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800529c:	4b19      	ldr	r3, [pc, #100]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	4916      	ldr	r1, [pc, #88]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0308 	and.w	r3, r3, #8
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d009      	beq.n	80052ce <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80052ba:	4b12      	ldr	r3, [pc, #72]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	00db      	lsls	r3, r3, #3
 80052c8:	490e      	ldr	r1, [pc, #56]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80052ce:	f000 f821 	bl	8005314 <HAL_RCC_GetSysClockFreq>
 80052d2:	4602      	mov	r2, r0
 80052d4:	4b0b      	ldr	r3, [pc, #44]	; (8005304 <HAL_RCC_ClockConfig+0x1c8>)
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	091b      	lsrs	r3, r3, #4
 80052da:	f003 030f 	and.w	r3, r3, #15
 80052de:	490a      	ldr	r1, [pc, #40]	; (8005308 <HAL_RCC_ClockConfig+0x1cc>)
 80052e0:	5ccb      	ldrb	r3, [r1, r3]
 80052e2:	fa22 f303 	lsr.w	r3, r2, r3
 80052e6:	4a09      	ldr	r2, [pc, #36]	; (800530c <HAL_RCC_ClockConfig+0x1d0>)
 80052e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80052ea:	4b09      	ldr	r3, [pc, #36]	; (8005310 <HAL_RCC_ClockConfig+0x1d4>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7fe f822 	bl	8003338 <HAL_InitTick>

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	40023c00 	.word	0x40023c00
 8005304:	40023800 	.word	0x40023800
 8005308:	0800842c 	.word	0x0800842c
 800530c:	20000000 	.word	0x20000000
 8005310:	20000004 	.word	0x20000004

08005314 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005314:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005318:	b094      	sub	sp, #80	; 0x50
 800531a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800531c:	2300      	movs	r3, #0
 800531e:	647b      	str	r3, [r7, #68]	; 0x44
 8005320:	2300      	movs	r3, #0
 8005322:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005324:	2300      	movs	r3, #0
 8005326:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8005328:	2300      	movs	r3, #0
 800532a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800532c:	4b79      	ldr	r3, [pc, #484]	; (8005514 <HAL_RCC_GetSysClockFreq+0x200>)
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	f003 030c 	and.w	r3, r3, #12
 8005334:	2b08      	cmp	r3, #8
 8005336:	d00d      	beq.n	8005354 <HAL_RCC_GetSysClockFreq+0x40>
 8005338:	2b08      	cmp	r3, #8
 800533a:	f200 80e1 	bhi.w	8005500 <HAL_RCC_GetSysClockFreq+0x1ec>
 800533e:	2b00      	cmp	r3, #0
 8005340:	d002      	beq.n	8005348 <HAL_RCC_GetSysClockFreq+0x34>
 8005342:	2b04      	cmp	r3, #4
 8005344:	d003      	beq.n	800534e <HAL_RCC_GetSysClockFreq+0x3a>
 8005346:	e0db      	b.n	8005500 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005348:	4b73      	ldr	r3, [pc, #460]	; (8005518 <HAL_RCC_GetSysClockFreq+0x204>)
 800534a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800534c:	e0db      	b.n	8005506 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800534e:	4b73      	ldr	r3, [pc, #460]	; (800551c <HAL_RCC_GetSysClockFreq+0x208>)
 8005350:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005352:	e0d8      	b.n	8005506 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005354:	4b6f      	ldr	r3, [pc, #444]	; (8005514 <HAL_RCC_GetSysClockFreq+0x200>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800535c:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800535e:	4b6d      	ldr	r3, [pc, #436]	; (8005514 <HAL_RCC_GetSysClockFreq+0x200>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d063      	beq.n	8005432 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800536a:	4b6a      	ldr	r3, [pc, #424]	; (8005514 <HAL_RCC_GetSysClockFreq+0x200>)
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	099b      	lsrs	r3, r3, #6
 8005370:	2200      	movs	r2, #0
 8005372:	63bb      	str	r3, [r7, #56]	; 0x38
 8005374:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005378:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800537c:	633b      	str	r3, [r7, #48]	; 0x30
 800537e:	2300      	movs	r3, #0
 8005380:	637b      	str	r3, [r7, #52]	; 0x34
 8005382:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005386:	4622      	mov	r2, r4
 8005388:	462b      	mov	r3, r5
 800538a:	f04f 0000 	mov.w	r0, #0
 800538e:	f04f 0100 	mov.w	r1, #0
 8005392:	0159      	lsls	r1, r3, #5
 8005394:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005398:	0150      	lsls	r0, r2, #5
 800539a:	4602      	mov	r2, r0
 800539c:	460b      	mov	r3, r1
 800539e:	4621      	mov	r1, r4
 80053a0:	1a51      	subs	r1, r2, r1
 80053a2:	6139      	str	r1, [r7, #16]
 80053a4:	4629      	mov	r1, r5
 80053a6:	eb63 0301 	sbc.w	r3, r3, r1
 80053aa:	617b      	str	r3, [r7, #20]
 80053ac:	f04f 0200 	mov.w	r2, #0
 80053b0:	f04f 0300 	mov.w	r3, #0
 80053b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053b8:	4659      	mov	r1, fp
 80053ba:	018b      	lsls	r3, r1, #6
 80053bc:	4651      	mov	r1, sl
 80053be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80053c2:	4651      	mov	r1, sl
 80053c4:	018a      	lsls	r2, r1, #6
 80053c6:	4651      	mov	r1, sl
 80053c8:	ebb2 0801 	subs.w	r8, r2, r1
 80053cc:	4659      	mov	r1, fp
 80053ce:	eb63 0901 	sbc.w	r9, r3, r1
 80053d2:	f04f 0200 	mov.w	r2, #0
 80053d6:	f04f 0300 	mov.w	r3, #0
 80053da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80053e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80053e6:	4690      	mov	r8, r2
 80053e8:	4699      	mov	r9, r3
 80053ea:	4623      	mov	r3, r4
 80053ec:	eb18 0303 	adds.w	r3, r8, r3
 80053f0:	60bb      	str	r3, [r7, #8]
 80053f2:	462b      	mov	r3, r5
 80053f4:	eb49 0303 	adc.w	r3, r9, r3
 80053f8:	60fb      	str	r3, [r7, #12]
 80053fa:	f04f 0200 	mov.w	r2, #0
 80053fe:	f04f 0300 	mov.w	r3, #0
 8005402:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005406:	4629      	mov	r1, r5
 8005408:	024b      	lsls	r3, r1, #9
 800540a:	4621      	mov	r1, r4
 800540c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005410:	4621      	mov	r1, r4
 8005412:	024a      	lsls	r2, r1, #9
 8005414:	4610      	mov	r0, r2
 8005416:	4619      	mov	r1, r3
 8005418:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800541a:	2200      	movs	r2, #0
 800541c:	62bb      	str	r3, [r7, #40]	; 0x28
 800541e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005420:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005424:	f7fa ff08 	bl	8000238 <__aeabi_uldivmod>
 8005428:	4602      	mov	r2, r0
 800542a:	460b      	mov	r3, r1
 800542c:	4613      	mov	r3, r2
 800542e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005430:	e058      	b.n	80054e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005432:	4b38      	ldr	r3, [pc, #224]	; (8005514 <HAL_RCC_GetSysClockFreq+0x200>)
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	099b      	lsrs	r3, r3, #6
 8005438:	2200      	movs	r2, #0
 800543a:	4618      	mov	r0, r3
 800543c:	4611      	mov	r1, r2
 800543e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005442:	623b      	str	r3, [r7, #32]
 8005444:	2300      	movs	r3, #0
 8005446:	627b      	str	r3, [r7, #36]	; 0x24
 8005448:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800544c:	4642      	mov	r2, r8
 800544e:	464b      	mov	r3, r9
 8005450:	f04f 0000 	mov.w	r0, #0
 8005454:	f04f 0100 	mov.w	r1, #0
 8005458:	0159      	lsls	r1, r3, #5
 800545a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800545e:	0150      	lsls	r0, r2, #5
 8005460:	4602      	mov	r2, r0
 8005462:	460b      	mov	r3, r1
 8005464:	4641      	mov	r1, r8
 8005466:	ebb2 0a01 	subs.w	sl, r2, r1
 800546a:	4649      	mov	r1, r9
 800546c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005470:	f04f 0200 	mov.w	r2, #0
 8005474:	f04f 0300 	mov.w	r3, #0
 8005478:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800547c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005480:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005484:	ebb2 040a 	subs.w	r4, r2, sl
 8005488:	eb63 050b 	sbc.w	r5, r3, fp
 800548c:	f04f 0200 	mov.w	r2, #0
 8005490:	f04f 0300 	mov.w	r3, #0
 8005494:	00eb      	lsls	r3, r5, #3
 8005496:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800549a:	00e2      	lsls	r2, r4, #3
 800549c:	4614      	mov	r4, r2
 800549e:	461d      	mov	r5, r3
 80054a0:	4643      	mov	r3, r8
 80054a2:	18e3      	adds	r3, r4, r3
 80054a4:	603b      	str	r3, [r7, #0]
 80054a6:	464b      	mov	r3, r9
 80054a8:	eb45 0303 	adc.w	r3, r5, r3
 80054ac:	607b      	str	r3, [r7, #4]
 80054ae:	f04f 0200 	mov.w	r2, #0
 80054b2:	f04f 0300 	mov.w	r3, #0
 80054b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80054ba:	4629      	mov	r1, r5
 80054bc:	028b      	lsls	r3, r1, #10
 80054be:	4621      	mov	r1, r4
 80054c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80054c4:	4621      	mov	r1, r4
 80054c6:	028a      	lsls	r2, r1, #10
 80054c8:	4610      	mov	r0, r2
 80054ca:	4619      	mov	r1, r3
 80054cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054ce:	2200      	movs	r2, #0
 80054d0:	61bb      	str	r3, [r7, #24]
 80054d2:	61fa      	str	r2, [r7, #28]
 80054d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054d8:	f7fa feae 	bl	8000238 <__aeabi_uldivmod>
 80054dc:	4602      	mov	r2, r0
 80054de:	460b      	mov	r3, r1
 80054e0:	4613      	mov	r3, r2
 80054e2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80054e4:	4b0b      	ldr	r3, [pc, #44]	; (8005514 <HAL_RCC_GetSysClockFreq+0x200>)
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	0c1b      	lsrs	r3, r3, #16
 80054ea:	f003 0303 	and.w	r3, r3, #3
 80054ee:	3301      	adds	r3, #1
 80054f0:	005b      	lsls	r3, r3, #1
 80054f2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80054f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80054f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80054fc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80054fe:	e002      	b.n	8005506 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005500:	4b05      	ldr	r3, [pc, #20]	; (8005518 <HAL_RCC_GetSysClockFreq+0x204>)
 8005502:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005504:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005506:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005508:	4618      	mov	r0, r3
 800550a:	3750      	adds	r7, #80	; 0x50
 800550c:	46bd      	mov	sp, r7
 800550e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005512:	bf00      	nop
 8005514:	40023800 	.word	0x40023800
 8005518:	00f42400 	.word	0x00f42400
 800551c:	007a1200 	.word	0x007a1200

08005520 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005520:	b480      	push	{r7}
 8005522:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005524:	4b03      	ldr	r3, [pc, #12]	; (8005534 <HAL_RCC_GetHCLKFreq+0x14>)
 8005526:	681b      	ldr	r3, [r3, #0]
}
 8005528:	4618      	mov	r0, r3
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	20000000 	.word	0x20000000

08005538 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800553c:	f7ff fff0 	bl	8005520 <HAL_RCC_GetHCLKFreq>
 8005540:	4602      	mov	r2, r0
 8005542:	4b05      	ldr	r3, [pc, #20]	; (8005558 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	0a9b      	lsrs	r3, r3, #10
 8005548:	f003 0307 	and.w	r3, r3, #7
 800554c:	4903      	ldr	r1, [pc, #12]	; (800555c <HAL_RCC_GetPCLK1Freq+0x24>)
 800554e:	5ccb      	ldrb	r3, [r1, r3]
 8005550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005554:	4618      	mov	r0, r3
 8005556:	bd80      	pop	{r7, pc}
 8005558:	40023800 	.word	0x40023800
 800555c:	0800843c 	.word	0x0800843c

08005560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005564:	f7ff ffdc 	bl	8005520 <HAL_RCC_GetHCLKFreq>
 8005568:	4602      	mov	r2, r0
 800556a:	4b05      	ldr	r3, [pc, #20]	; (8005580 <HAL_RCC_GetPCLK2Freq+0x20>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	0b5b      	lsrs	r3, r3, #13
 8005570:	f003 0307 	and.w	r3, r3, #7
 8005574:	4903      	ldr	r1, [pc, #12]	; (8005584 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005576:	5ccb      	ldrb	r3, [r1, r3]
 8005578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800557c:	4618      	mov	r0, r3
 800557e:	bd80      	pop	{r7, pc}
 8005580:	40023800 	.word	0x40023800
 8005584:	0800843c 	.word	0x0800843c

08005588 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b088      	sub	sp, #32
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005590:	2300      	movs	r3, #0
 8005592:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005594:	2300      	movs	r3, #0
 8005596:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005598:	2300      	movs	r3, #0
 800559a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800559c:	2300      	movs	r3, #0
 800559e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80055a0:	2300      	movs	r3, #0
 80055a2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 0301 	and.w	r3, r3, #1
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d012      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80055b0:	4b69      	ldr	r3, [pc, #420]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	4a68      	ldr	r2, [pc, #416]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055b6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80055ba:	6093      	str	r3, [r2, #8]
 80055bc:	4b66      	ldr	r3, [pc, #408]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055be:	689a      	ldr	r2, [r3, #8]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055c4:	4964      	ldr	r1, [pc, #400]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055c6:	4313      	orrs	r3, r2
 80055c8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d101      	bne.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80055d2:	2301      	movs	r3, #1
 80055d4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d017      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055e2:	4b5d      	ldr	r3, [pc, #372]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80055e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055f0:	4959      	ldr	r1, [pc, #356]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005600:	d101      	bne.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005602:	2301      	movs	r3, #1
 8005604:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800560e:	2301      	movs	r3, #1
 8005610:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d017      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800561e:	4b4e      	ldr	r3, [pc, #312]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005620:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005624:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562c:	494a      	ldr	r1, [pc, #296]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800562e:	4313      	orrs	r3, r2
 8005630:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005638:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800563c:	d101      	bne.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800563e:	2301      	movs	r3, #1
 8005640:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800564a:	2301      	movs	r3, #1
 800564c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800565a:	2301      	movs	r3, #1
 800565c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0320 	and.w	r3, r3, #32
 8005666:	2b00      	cmp	r3, #0
 8005668:	f000 808b 	beq.w	8005782 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800566c:	4b3a      	ldr	r3, [pc, #232]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800566e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005670:	4a39      	ldr	r2, [pc, #228]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005676:	6413      	str	r3, [r2, #64]	; 0x40
 8005678:	4b37      	ldr	r3, [pc, #220]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005680:	60bb      	str	r3, [r7, #8]
 8005682:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005684:	4b35      	ldr	r3, [pc, #212]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a34      	ldr	r2, [pc, #208]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800568a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800568e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005690:	f7fd fe96 	bl	80033c0 <HAL_GetTick>
 8005694:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005696:	e008      	b.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005698:	f7fd fe92 	bl	80033c0 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	2b64      	cmp	r3, #100	; 0x64
 80056a4:	d901      	bls.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e38f      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80056aa:	4b2c      	ldr	r3, [pc, #176]	; (800575c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d0f0      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80056b6:	4b28      	ldr	r3, [pc, #160]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056be:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d035      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056ce:	693a      	ldr	r2, [r7, #16]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d02e      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80056d4:	4b20      	ldr	r3, [pc, #128]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056dc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80056de:	4b1e      	ldr	r3, [pc, #120]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e2:	4a1d      	ldr	r2, [pc, #116]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056e8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056ea:	4b1b      	ldr	r3, [pc, #108]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ee:	4a1a      	ldr	r2, [pc, #104]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056f4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80056f6:	4a18      	ldr	r2, [pc, #96]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80056fc:	4b16      	ldr	r3, [pc, #88]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	2b01      	cmp	r3, #1
 8005706:	d114      	bne.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005708:	f7fd fe5a 	bl	80033c0 <HAL_GetTick>
 800570c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800570e:	e00a      	b.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005710:	f7fd fe56 	bl	80033c0 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	f241 3288 	movw	r2, #5000	; 0x1388
 800571e:	4293      	cmp	r3, r2
 8005720:	d901      	bls.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e351      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005726:	4b0c      	ldr	r3, [pc, #48]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d0ee      	beq.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800573a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800573e:	d111      	bne.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005740:	4b05      	ldr	r3, [pc, #20]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800574c:	4b04      	ldr	r3, [pc, #16]	; (8005760 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800574e:	400b      	ands	r3, r1
 8005750:	4901      	ldr	r1, [pc, #4]	; (8005758 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005752:	4313      	orrs	r3, r2
 8005754:	608b      	str	r3, [r1, #8]
 8005756:	e00b      	b.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005758:	40023800 	.word	0x40023800
 800575c:	40007000 	.word	0x40007000
 8005760:	0ffffcff 	.word	0x0ffffcff
 8005764:	4bac      	ldr	r3, [pc, #688]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	4aab      	ldr	r2, [pc, #684]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800576a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800576e:	6093      	str	r3, [r2, #8]
 8005770:	4ba9      	ldr	r3, [pc, #676]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005772:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800577c:	49a6      	ldr	r1, [pc, #664]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800577e:	4313      	orrs	r3, r2
 8005780:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0310 	and.w	r3, r3, #16
 800578a:	2b00      	cmp	r3, #0
 800578c:	d010      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800578e:	4ba2      	ldr	r3, [pc, #648]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005790:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005794:	4aa0      	ldr	r2, [pc, #640]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800579a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800579e:	4b9e      	ldr	r3, [pc, #632]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057a0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a8:	499b      	ldr	r1, [pc, #620]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057aa:	4313      	orrs	r3, r2
 80057ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00a      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057bc:	4b96      	ldr	r3, [pc, #600]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057ca:	4993      	ldr	r1, [pc, #588]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057cc:	4313      	orrs	r3, r2
 80057ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00a      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057de:	4b8e      	ldr	r3, [pc, #568]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80057ec:	498a      	ldr	r1, [pc, #552]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00a      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005800:	4b85      	ldr	r3, [pc, #532]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005806:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800580e:	4982      	ldr	r1, [pc, #520]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005810:	4313      	orrs	r3, r2
 8005812:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00a      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005822:	4b7d      	ldr	r3, [pc, #500]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005828:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005830:	4979      	ldr	r1, [pc, #484]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005832:	4313      	orrs	r3, r2
 8005834:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00a      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005844:	4b74      	ldr	r3, [pc, #464]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800584a:	f023 0203 	bic.w	r2, r3, #3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005852:	4971      	ldr	r1, [pc, #452]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005854:	4313      	orrs	r3, r2
 8005856:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00a      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005866:	4b6c      	ldr	r3, [pc, #432]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800586c:	f023 020c 	bic.w	r2, r3, #12
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005874:	4968      	ldr	r1, [pc, #416]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005876:	4313      	orrs	r3, r2
 8005878:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00a      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005888:	4b63      	ldr	r3, [pc, #396]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800588a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800588e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005896:	4960      	ldr	r1, [pc, #384]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005898:	4313      	orrs	r3, r2
 800589a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00a      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80058aa:	4b5b      	ldr	r3, [pc, #364]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058b0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058b8:	4957      	ldr	r1, [pc, #348]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00a      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80058cc:	4b52      	ldr	r3, [pc, #328]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058da:	494f      	ldr	r1, [pc, #316]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00a      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80058ee:	4b4a      	ldr	r3, [pc, #296]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058fc:	4946      	ldr	r1, [pc, #280]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80058fe:	4313      	orrs	r3, r2
 8005900:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00a      	beq.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005910:	4b41      	ldr	r3, [pc, #260]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005916:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800591e:	493e      	ldr	r1, [pc, #248]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005920:	4313      	orrs	r3, r2
 8005922:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00a      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005932:	4b39      	ldr	r3, [pc, #228]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005934:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005938:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005940:	4935      	ldr	r1, [pc, #212]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005942:	4313      	orrs	r3, r2
 8005944:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d00a      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005954:	4b30      	ldr	r3, [pc, #192]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005956:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800595a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005962:	492d      	ldr	r1, [pc, #180]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005964:	4313      	orrs	r3, r2
 8005966:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d011      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005976:	4b28      	ldr	r3, [pc, #160]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800597c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005984:	4924      	ldr	r1, [pc, #144]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005986:	4313      	orrs	r3, r2
 8005988:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005990:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005994:	d101      	bne.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005996:	2301      	movs	r3, #1
 8005998:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0308 	and.w	r3, r3, #8
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80059a6:	2301      	movs	r3, #1
 80059a8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d00a      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059b6:	4b18      	ldr	r3, [pc, #96]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059bc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059c4:	4914      	ldr	r1, [pc, #80]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00b      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80059d8:	4b0f      	ldr	r3, [pc, #60]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059de:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059e8:	490b      	ldr	r1, [pc, #44]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059ea:	4313      	orrs	r3, r2
 80059ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d00f      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80059fc:	4b06      	ldr	r3, [pc, #24]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80059fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a02:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a0c:	4902      	ldr	r1, [pc, #8]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005a14:	e002      	b.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005a16:	bf00      	nop
 8005a18:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d00b      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a28:	4b8a      	ldr	r3, [pc, #552]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a2e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a38:	4986      	ldr	r1, [pc, #536]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00b      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005a4c:	4b81      	ldr	r3, [pc, #516]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a52:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a5c:	497d      	ldr	r1, [pc, #500]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d006      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	f000 80d6 	beq.w	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005a78:	4b76      	ldr	r3, [pc, #472]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4a75      	ldr	r2, [pc, #468]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005a7e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005a82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a84:	f7fd fc9c 	bl	80033c0 <HAL_GetTick>
 8005a88:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a8a:	e008      	b.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005a8c:	f7fd fc98 	bl	80033c0 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b64      	cmp	r3, #100	; 0x64
 8005a98:	d901      	bls.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e195      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a9e:	4b6d      	ldr	r3, [pc, #436]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1f0      	bne.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0301 	and.w	r3, r3, #1
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d021      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d11d      	bne.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005abe:	4b65      	ldr	r3, [pc, #404]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ac4:	0c1b      	lsrs	r3, r3, #16
 8005ac6:	f003 0303 	and.w	r3, r3, #3
 8005aca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005acc:	4b61      	ldr	r3, [pc, #388]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005ace:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ad2:	0e1b      	lsrs	r3, r3, #24
 8005ad4:	f003 030f 	and.w	r3, r3, #15
 8005ad8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	019a      	lsls	r2, r3, #6
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	041b      	lsls	r3, r3, #16
 8005ae4:	431a      	orrs	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	061b      	lsls	r3, r3, #24
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	071b      	lsls	r3, r3, #28
 8005af2:	4958      	ldr	r1, [pc, #352]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005af4:	4313      	orrs	r3, r2
 8005af6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d004      	beq.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b0e:	d00a      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d02e      	beq.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b24:	d129      	bne.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005b26:	4b4b      	ldr	r3, [pc, #300]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b2c:	0c1b      	lsrs	r3, r3, #16
 8005b2e:	f003 0303 	and.w	r3, r3, #3
 8005b32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005b34:	4b47      	ldr	r3, [pc, #284]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b3a:	0f1b      	lsrs	r3, r3, #28
 8005b3c:	f003 0307 	and.w	r3, r3, #7
 8005b40:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	019a      	lsls	r2, r3, #6
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	041b      	lsls	r3, r3, #16
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	061b      	lsls	r3, r3, #24
 8005b54:	431a      	orrs	r2, r3
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	071b      	lsls	r3, r3, #28
 8005b5a:	493e      	ldr	r1, [pc, #248]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005b62:	4b3c      	ldr	r3, [pc, #240]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b68:	f023 021f 	bic.w	r2, r3, #31
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b70:	3b01      	subs	r3, #1
 8005b72:	4938      	ldr	r1, [pc, #224]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d01d      	beq.n	8005bc2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005b86:	4b33      	ldr	r3, [pc, #204]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b8c:	0e1b      	lsrs	r3, r3, #24
 8005b8e:	f003 030f 	and.w	r3, r3, #15
 8005b92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005b94:	4b2f      	ldr	r3, [pc, #188]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005b96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b9a:	0f1b      	lsrs	r3, r3, #28
 8005b9c:	f003 0307 	and.w	r3, r3, #7
 8005ba0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	019a      	lsls	r2, r3, #6
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	041b      	lsls	r3, r3, #16
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	061b      	lsls	r3, r3, #24
 8005bb4:	431a      	orrs	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	071b      	lsls	r3, r3, #28
 8005bba:	4926      	ldr	r1, [pc, #152]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d011      	beq.n	8005bf2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	019a      	lsls	r2, r3, #6
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	691b      	ldr	r3, [r3, #16]
 8005bd8:	041b      	lsls	r3, r3, #16
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	061b      	lsls	r3, r3, #24
 8005be2:	431a      	orrs	r2, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	071b      	lsls	r3, r3, #28
 8005bea:	491a      	ldr	r1, [pc, #104]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005bf2:	4b18      	ldr	r3, [pc, #96]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a17      	ldr	r2, [pc, #92]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005bf8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005bfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bfe:	f7fd fbdf 	bl	80033c0 <HAL_GetTick>
 8005c02:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c04:	e008      	b.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c06:	f7fd fbdb 	bl	80033c0 <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	2b64      	cmp	r3, #100	; 0x64
 8005c12:	d901      	bls.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e0d8      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c18:	4b0e      	ldr	r3, [pc, #56]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d0f0      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	f040 80ce 	bne.w	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005c2c:	4b09      	ldr	r3, [pc, #36]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a08      	ldr	r2, [pc, #32]	; (8005c54 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005c32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c38:	f7fd fbc2 	bl	80033c0 <HAL_GetTick>
 8005c3c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c3e:	e00b      	b.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005c40:	f7fd fbbe 	bl	80033c0 <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	2b64      	cmp	r3, #100	; 0x64
 8005c4c:	d904      	bls.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e0bb      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005c52:	bf00      	nop
 8005c54:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c58:	4b5e      	ldr	r3, [pc, #376]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c64:	d0ec      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d003      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d009      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d02e      	beq.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d12a      	bne.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005c8e:	4b51      	ldr	r3, [pc, #324]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c94:	0c1b      	lsrs	r3, r3, #16
 8005c96:	f003 0303 	and.w	r3, r3, #3
 8005c9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005c9c:	4b4d      	ldr	r3, [pc, #308]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ca2:	0f1b      	lsrs	r3, r3, #28
 8005ca4:	f003 0307 	and.w	r3, r3, #7
 8005ca8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	019a      	lsls	r2, r3, #6
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	041b      	lsls	r3, r3, #16
 8005cb4:	431a      	orrs	r2, r3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	061b      	lsls	r3, r3, #24
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	071b      	lsls	r3, r3, #28
 8005cc2:	4944      	ldr	r1, [pc, #272]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005cca:	4b42      	ldr	r3, [pc, #264]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005ccc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cd0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	021b      	lsls	r3, r3, #8
 8005cdc:	493d      	ldr	r1, [pc, #244]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d022      	beq.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cf4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005cf8:	d11d      	bne.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005cfa:	4b36      	ldr	r3, [pc, #216]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d00:	0e1b      	lsrs	r3, r3, #24
 8005d02:	f003 030f 	and.w	r3, r3, #15
 8005d06:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005d08:	4b32      	ldr	r3, [pc, #200]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d0e:	0f1b      	lsrs	r3, r3, #28
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	019a      	lsls	r2, r3, #6
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
 8005d20:	041b      	lsls	r3, r3, #16
 8005d22:	431a      	orrs	r2, r3
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	061b      	lsls	r3, r3, #24
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	071b      	lsls	r3, r3, #28
 8005d2e:	4929      	ldr	r1, [pc, #164]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 0308 	and.w	r3, r3, #8
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d028      	beq.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005d42:	4b24      	ldr	r3, [pc, #144]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d48:	0e1b      	lsrs	r3, r3, #24
 8005d4a:	f003 030f 	and.w	r3, r3, #15
 8005d4e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005d50:	4b20      	ldr	r3, [pc, #128]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d56:	0c1b      	lsrs	r3, r3, #16
 8005d58:	f003 0303 	and.w	r3, r3, #3
 8005d5c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	019a      	lsls	r2, r3, #6
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	041b      	lsls	r3, r3, #16
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	061b      	lsls	r3, r3, #24
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	69db      	ldr	r3, [r3, #28]
 8005d74:	071b      	lsls	r3, r3, #28
 8005d76:	4917      	ldr	r1, [pc, #92]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005d7e:	4b15      	ldr	r3, [pc, #84]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8c:	4911      	ldr	r1, [pc, #68]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005d94:	4b0f      	ldr	r3, [pc, #60]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a0e      	ldr	r2, [pc, #56]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005d9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005da0:	f7fd fb0e 	bl	80033c0 <HAL_GetTick>
 8005da4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005da6:	e008      	b.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005da8:	f7fd fb0a 	bl	80033c0 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	2b64      	cmp	r3, #100	; 0x64
 8005db4:	d901      	bls.n	8005dba <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e007      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005dba:	4b06      	ldr	r3, [pc, #24]	; (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005dc2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005dc6:	d1ef      	bne.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3720      	adds	r7, #32
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	40023800 	.word	0x40023800

08005dd8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e09d      	b.n	8005f26 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d108      	bne.n	8005e04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dfa:	d009      	beq.n	8005e10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	61da      	str	r2, [r3, #28]
 8005e02:	e005      	b.n	8005e10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d106      	bne.n	8005e30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f7fc fd14 	bl	8002858 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2202      	movs	r2, #2
 8005e34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e46:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e50:	d902      	bls.n	8005e58 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	e002      	b.n	8005e5e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005e58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e5c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005e66:	d007      	beq.n	8005e78 <HAL_SPI_Init+0xa0>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e70:	d002      	beq.n	8005e78 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005e88:	431a      	orrs	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	f003 0302 	and.w	r3, r3, #2
 8005e92:	431a      	orrs	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	431a      	orrs	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	699b      	ldr	r3, [r3, #24]
 8005ea2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	69db      	ldr	r3, [r3, #28]
 8005eac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005eb0:	431a      	orrs	r2, r3
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a1b      	ldr	r3, [r3, #32]
 8005eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eba:	ea42 0103 	orr.w	r1, r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	699b      	ldr	r3, [r3, #24]
 8005ed2:	0c1b      	lsrs	r3, r3, #16
 8005ed4:	f003 0204 	and.w	r2, r3, #4
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005edc:	f003 0310 	and.w	r3, r3, #16
 8005ee0:	431a      	orrs	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ee6:	f003 0308 	and.w	r3, r3, #8
 8005eea:	431a      	orrs	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005ef4:	ea42 0103 	orr.w	r1, r2, r3
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	69da      	ldr	r2, [r3, #28]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3710      	adds	r7, #16
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b082      	sub	sp, #8
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d101      	bne.n	8005f40 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e049      	b.n	8005fd4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d106      	bne.n	8005f5a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7fc fd6d 	bl	8002a34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2202      	movs	r2, #2
 8005f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	3304      	adds	r3, #4
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	4610      	mov	r0, r2
 8005f6e:	f000 fd09 	bl	8006984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2201      	movs	r2, #1
 8005f76:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2201      	movs	r2, #1
 8005f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2201      	movs	r2, #1
 8005f96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3708      	adds	r7, #8
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b082      	sub	sp, #8
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d101      	bne.n	8005fee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e049      	b.n	8006082 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d106      	bne.n	8006008 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7fc fe32 	bl	8002c6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	3304      	adds	r3, #4
 8006018:	4619      	mov	r1, r3
 800601a:	4610      	mov	r0, r2
 800601c:	f000 fcb2 	bl	8006984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3708      	adds	r7, #8
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
	...

0800608c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d109      	bne.n	80060b0 <HAL_TIM_PWM_Start+0x24>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	bf14      	ite	ne
 80060a8:	2301      	movne	r3, #1
 80060aa:	2300      	moveq	r3, #0
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	e03c      	b.n	800612a <HAL_TIM_PWM_Start+0x9e>
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	2b04      	cmp	r3, #4
 80060b4:	d109      	bne.n	80060ca <HAL_TIM_PWM_Start+0x3e>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	2b01      	cmp	r3, #1
 80060c0:	bf14      	ite	ne
 80060c2:	2301      	movne	r3, #1
 80060c4:	2300      	moveq	r3, #0
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	e02f      	b.n	800612a <HAL_TIM_PWM_Start+0x9e>
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b08      	cmp	r3, #8
 80060ce:	d109      	bne.n	80060e4 <HAL_TIM_PWM_Start+0x58>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	2b01      	cmp	r3, #1
 80060da:	bf14      	ite	ne
 80060dc:	2301      	movne	r3, #1
 80060de:	2300      	moveq	r3, #0
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	e022      	b.n	800612a <HAL_TIM_PWM_Start+0x9e>
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	2b0c      	cmp	r3, #12
 80060e8:	d109      	bne.n	80060fe <HAL_TIM_PWM_Start+0x72>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	bf14      	ite	ne
 80060f6:	2301      	movne	r3, #1
 80060f8:	2300      	moveq	r3, #0
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	e015      	b.n	800612a <HAL_TIM_PWM_Start+0x9e>
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	2b10      	cmp	r3, #16
 8006102:	d109      	bne.n	8006118 <HAL_TIM_PWM_Start+0x8c>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b01      	cmp	r3, #1
 800610e:	bf14      	ite	ne
 8006110:	2301      	movne	r3, #1
 8006112:	2300      	moveq	r3, #0
 8006114:	b2db      	uxtb	r3, r3
 8006116:	e008      	b.n	800612a <HAL_TIM_PWM_Start+0x9e>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b01      	cmp	r3, #1
 8006122:	bf14      	ite	ne
 8006124:	2301      	movne	r3, #1
 8006126:	2300      	moveq	r3, #0
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e092      	b.n	8006258 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d104      	bne.n	8006142 <HAL_TIM_PWM_Start+0xb6>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2202      	movs	r2, #2
 800613c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006140:	e023      	b.n	800618a <HAL_TIM_PWM_Start+0xfe>
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2b04      	cmp	r3, #4
 8006146:	d104      	bne.n	8006152 <HAL_TIM_PWM_Start+0xc6>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2202      	movs	r2, #2
 800614c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006150:	e01b      	b.n	800618a <HAL_TIM_PWM_Start+0xfe>
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2b08      	cmp	r3, #8
 8006156:	d104      	bne.n	8006162 <HAL_TIM_PWM_Start+0xd6>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2202      	movs	r2, #2
 800615c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006160:	e013      	b.n	800618a <HAL_TIM_PWM_Start+0xfe>
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	2b0c      	cmp	r3, #12
 8006166:	d104      	bne.n	8006172 <HAL_TIM_PWM_Start+0xe6>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2202      	movs	r2, #2
 800616c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006170:	e00b      	b.n	800618a <HAL_TIM_PWM_Start+0xfe>
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	2b10      	cmp	r3, #16
 8006176:	d104      	bne.n	8006182 <HAL_TIM_PWM_Start+0xf6>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006180:	e003      	b.n	800618a <HAL_TIM_PWM_Start+0xfe>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2202      	movs	r2, #2
 8006186:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2201      	movs	r2, #1
 8006190:	6839      	ldr	r1, [r7, #0]
 8006192:	4618      	mov	r0, r3
 8006194:	f001 f8b8 	bl	8007308 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a30      	ldr	r2, [pc, #192]	; (8006260 <HAL_TIM_PWM_Start+0x1d4>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d004      	beq.n	80061ac <HAL_TIM_PWM_Start+0x120>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a2f      	ldr	r2, [pc, #188]	; (8006264 <HAL_TIM_PWM_Start+0x1d8>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d101      	bne.n	80061b0 <HAL_TIM_PWM_Start+0x124>
 80061ac:	2301      	movs	r3, #1
 80061ae:	e000      	b.n	80061b2 <HAL_TIM_PWM_Start+0x126>
 80061b0:	2300      	movs	r3, #0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d007      	beq.n	80061c6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a25      	ldr	r2, [pc, #148]	; (8006260 <HAL_TIM_PWM_Start+0x1d4>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d022      	beq.n	8006216 <HAL_TIM_PWM_Start+0x18a>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061d8:	d01d      	beq.n	8006216 <HAL_TIM_PWM_Start+0x18a>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a22      	ldr	r2, [pc, #136]	; (8006268 <HAL_TIM_PWM_Start+0x1dc>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d018      	beq.n	8006216 <HAL_TIM_PWM_Start+0x18a>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a20      	ldr	r2, [pc, #128]	; (800626c <HAL_TIM_PWM_Start+0x1e0>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d013      	beq.n	8006216 <HAL_TIM_PWM_Start+0x18a>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a1f      	ldr	r2, [pc, #124]	; (8006270 <HAL_TIM_PWM_Start+0x1e4>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d00e      	beq.n	8006216 <HAL_TIM_PWM_Start+0x18a>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a19      	ldr	r2, [pc, #100]	; (8006264 <HAL_TIM_PWM_Start+0x1d8>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d009      	beq.n	8006216 <HAL_TIM_PWM_Start+0x18a>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a1b      	ldr	r2, [pc, #108]	; (8006274 <HAL_TIM_PWM_Start+0x1e8>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d004      	beq.n	8006216 <HAL_TIM_PWM_Start+0x18a>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a19      	ldr	r2, [pc, #100]	; (8006278 <HAL_TIM_PWM_Start+0x1ec>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d115      	bne.n	8006242 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	689a      	ldr	r2, [r3, #8]
 800621c:	4b17      	ldr	r3, [pc, #92]	; (800627c <HAL_TIM_PWM_Start+0x1f0>)
 800621e:	4013      	ands	r3, r2
 8006220:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2b06      	cmp	r3, #6
 8006226:	d015      	beq.n	8006254 <HAL_TIM_PWM_Start+0x1c8>
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800622e:	d011      	beq.n	8006254 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f042 0201 	orr.w	r2, r2, #1
 800623e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006240:	e008      	b.n	8006254 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f042 0201 	orr.w	r2, r2, #1
 8006250:	601a      	str	r2, [r3, #0]
 8006252:	e000      	b.n	8006256 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006254:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006256:	2300      	movs	r3, #0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	40010000 	.word	0x40010000
 8006264:	40010400 	.word	0x40010400
 8006268:	40000400 	.word	0x40000400
 800626c:	40000800 	.word	0x40000800
 8006270:	40000c00 	.word	0x40000c00
 8006274:	40014000 	.word	0x40014000
 8006278:	40001800 	.word	0x40001800
 800627c:	00010007 	.word	0x00010007

08006280 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e049      	b.n	8006326 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d106      	bne.n	80062ac <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 f841 	bl	800632e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2202      	movs	r2, #2
 80062b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	3304      	adds	r3, #4
 80062bc:	4619      	mov	r1, r3
 80062be:	4610      	mov	r0, r2
 80062c0:	f000 fb60 	bl	8006984 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2201      	movs	r2, #1
 8006310:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2201      	movs	r2, #1
 8006318:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800632e:	b480      	push	{r7}
 8006330:	b083      	sub	sp, #12
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006336:	bf00      	nop
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
	...

08006344 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d101      	bne.n	8006358 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	e08f      	b.n	8006478 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800635e:	b2db      	uxtb	r3, r3
 8006360:	2b00      	cmp	r3, #0
 8006362:	d106      	bne.n	8006372 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f7fc fc07 	bl	8002b80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2202      	movs	r2, #2
 8006376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	6899      	ldr	r1, [r3, #8]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681a      	ldr	r2, [r3, #0]
 8006384:	4b3e      	ldr	r3, [pc, #248]	; (8006480 <HAL_TIM_Encoder_Init+0x13c>)
 8006386:	400b      	ands	r3, r1
 8006388:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	3304      	adds	r3, #4
 8006392:	4619      	mov	r1, r3
 8006394:	4610      	mov	r0, r2
 8006396:	f000 faf5 	bl	8006984 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	699b      	ldr	r3, [r3, #24]
 80063a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	6a1b      	ldr	r3, [r3, #32]
 80063b0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80063bc:	693a      	ldr	r2, [r7, #16]
 80063be:	4b31      	ldr	r3, [pc, #196]	; (8006484 <HAL_TIM_Encoder_Init+0x140>)
 80063c0:	4013      	ands	r3, r2
 80063c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	689a      	ldr	r2, [r3, #8]
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	021b      	lsls	r3, r3, #8
 80063ce:	4313      	orrs	r3, r2
 80063d0:	693a      	ldr	r2, [r7, #16]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4b2b      	ldr	r3, [pc, #172]	; (8006488 <HAL_TIM_Encoder_Init+0x144>)
 80063da:	4013      	ands	r3, r2
 80063dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	4b2a      	ldr	r3, [pc, #168]	; (800648c <HAL_TIM_Encoder_Init+0x148>)
 80063e2:	4013      	ands	r3, r2
 80063e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	68da      	ldr	r2, [r3, #12]
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	69db      	ldr	r3, [r3, #28]
 80063ee:	021b      	lsls	r3, r3, #8
 80063f0:	4313      	orrs	r3, r2
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	011a      	lsls	r2, r3, #4
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	031b      	lsls	r3, r3, #12
 8006404:	4313      	orrs	r3, r2
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	4313      	orrs	r3, r2
 800640a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006412:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800641a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	695b      	ldr	r3, [r3, #20]
 8006424:	011b      	lsls	r3, r3, #4
 8006426:	4313      	orrs	r3, r2
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	697a      	ldr	r2, [r7, #20]
 8006434:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	693a      	ldr	r2, [r7, #16]
 800643c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2201      	movs	r2, #1
 800646a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2201      	movs	r2, #1
 8006472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3718      	adds	r7, #24
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}
 8006480:	fffebff8 	.word	0xfffebff8
 8006484:	fffffcfc 	.word	0xfffffcfc
 8006488:	fffff3f3 	.word	0xfffff3f3
 800648c:	ffff0f0f 	.word	0xffff0f0f

08006490 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800649c:	2300      	movs	r3, #0
 800649e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d101      	bne.n	80064ae <HAL_TIM_IC_ConfigChannel+0x1e>
 80064aa:	2302      	movs	r3, #2
 80064ac:	e088      	b.n	80065c0 <HAL_TIM_IC_ConfigChannel+0x130>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d11b      	bne.n	80064f4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6818      	ldr	r0, [r3, #0]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	6819      	ldr	r1, [r3, #0]
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	f000 fd58 	bl	8006f80 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	699a      	ldr	r2, [r3, #24]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f022 020c 	bic.w	r2, r2, #12
 80064de:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	6999      	ldr	r1, [r3, #24]
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	689a      	ldr	r2, [r3, #8]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	430a      	orrs	r2, r1
 80064f0:	619a      	str	r2, [r3, #24]
 80064f2:	e060      	b.n	80065b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2b04      	cmp	r3, #4
 80064f8:	d11c      	bne.n	8006534 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6818      	ldr	r0, [r3, #0]
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	6819      	ldr	r1, [r3, #0]
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	685a      	ldr	r2, [r3, #4]
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f000 fddc 	bl	80070c6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	699a      	ldr	r2, [r3, #24]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800651c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	6999      	ldr	r1, [r3, #24]
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	021a      	lsls	r2, r3, #8
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	430a      	orrs	r2, r1
 8006530:	619a      	str	r2, [r3, #24]
 8006532:	e040      	b.n	80065b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b08      	cmp	r3, #8
 8006538:	d11b      	bne.n	8006572 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6818      	ldr	r0, [r3, #0]
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	6819      	ldr	r1, [r3, #0]
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	685a      	ldr	r2, [r3, #4]
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	f000 fe29 	bl	80071a0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	69da      	ldr	r2, [r3, #28]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 020c 	bic.w	r2, r2, #12
 800655c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	69d9      	ldr	r1, [r3, #28]
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	430a      	orrs	r2, r1
 800656e:	61da      	str	r2, [r3, #28]
 8006570:	e021      	b.n	80065b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b0c      	cmp	r3, #12
 8006576:	d11c      	bne.n	80065b2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6818      	ldr	r0, [r3, #0]
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	6819      	ldr	r1, [r3, #0]
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	685a      	ldr	r2, [r3, #4]
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	f000 fe46 	bl	8007218 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	69da      	ldr	r2, [r3, #28]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800659a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	69d9      	ldr	r1, [r3, #28]
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	021a      	lsls	r2, r3, #8
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	430a      	orrs	r2, r1
 80065ae:	61da      	str	r2, [r3, #28]
 80065b0:	e001      	b.n	80065b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80065be:	7dfb      	ldrb	r3, [r7, #23]
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3718      	adds	r7, #24
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b086      	sub	sp, #24
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065d4:	2300      	movs	r3, #0
 80065d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d101      	bne.n	80065e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80065e2:	2302      	movs	r3, #2
 80065e4:	e0ff      	b.n	80067e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2b14      	cmp	r3, #20
 80065f2:	f200 80f0 	bhi.w	80067d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80065f6:	a201      	add	r2, pc, #4	; (adr r2, 80065fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065fc:	08006651 	.word	0x08006651
 8006600:	080067d7 	.word	0x080067d7
 8006604:	080067d7 	.word	0x080067d7
 8006608:	080067d7 	.word	0x080067d7
 800660c:	08006691 	.word	0x08006691
 8006610:	080067d7 	.word	0x080067d7
 8006614:	080067d7 	.word	0x080067d7
 8006618:	080067d7 	.word	0x080067d7
 800661c:	080066d3 	.word	0x080066d3
 8006620:	080067d7 	.word	0x080067d7
 8006624:	080067d7 	.word	0x080067d7
 8006628:	080067d7 	.word	0x080067d7
 800662c:	08006713 	.word	0x08006713
 8006630:	080067d7 	.word	0x080067d7
 8006634:	080067d7 	.word	0x080067d7
 8006638:	080067d7 	.word	0x080067d7
 800663c:	08006755 	.word	0x08006755
 8006640:	080067d7 	.word	0x080067d7
 8006644:	080067d7 	.word	0x080067d7
 8006648:	080067d7 	.word	0x080067d7
 800664c:	08006795 	.word	0x08006795
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68b9      	ldr	r1, [r7, #8]
 8006656:	4618      	mov	r0, r3
 8006658:	f000 fa34 	bl	8006ac4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	699a      	ldr	r2, [r3, #24]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f042 0208 	orr.w	r2, r2, #8
 800666a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	699a      	ldr	r2, [r3, #24]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f022 0204 	bic.w	r2, r2, #4
 800667a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	6999      	ldr	r1, [r3, #24]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	691a      	ldr	r2, [r3, #16]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	619a      	str	r2, [r3, #24]
      break;
 800668e:	e0a5      	b.n	80067dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	68b9      	ldr	r1, [r7, #8]
 8006696:	4618      	mov	r0, r3
 8006698:	f000 fa86 	bl	8006ba8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	699a      	ldr	r2, [r3, #24]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	699a      	ldr	r2, [r3, #24]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	6999      	ldr	r1, [r3, #24]
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	691b      	ldr	r3, [r3, #16]
 80066c6:	021a      	lsls	r2, r3, #8
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	430a      	orrs	r2, r1
 80066ce:	619a      	str	r2, [r3, #24]
      break;
 80066d0:	e084      	b.n	80067dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68b9      	ldr	r1, [r7, #8]
 80066d8:	4618      	mov	r0, r3
 80066da:	f000 fadd 	bl	8006c98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	69da      	ldr	r2, [r3, #28]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f042 0208 	orr.w	r2, r2, #8
 80066ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	69da      	ldr	r2, [r3, #28]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f022 0204 	bic.w	r2, r2, #4
 80066fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	69d9      	ldr	r1, [r3, #28]
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	691a      	ldr	r2, [r3, #16]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	61da      	str	r2, [r3, #28]
      break;
 8006710:	e064      	b.n	80067dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68b9      	ldr	r1, [r7, #8]
 8006718:	4618      	mov	r0, r3
 800671a:	f000 fb33 	bl	8006d84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	69da      	ldr	r2, [r3, #28]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800672c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	69da      	ldr	r2, [r3, #28]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800673c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	69d9      	ldr	r1, [r3, #28]
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	021a      	lsls	r2, r3, #8
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	430a      	orrs	r2, r1
 8006750:	61da      	str	r2, [r3, #28]
      break;
 8006752:	e043      	b.n	80067dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68b9      	ldr	r1, [r7, #8]
 800675a:	4618      	mov	r0, r3
 800675c:	f000 fb6a 	bl	8006e34 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f042 0208 	orr.w	r2, r2, #8
 800676e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f022 0204 	bic.w	r2, r2, #4
 800677e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	691a      	ldr	r2, [r3, #16]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006792:	e023      	b.n	80067dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68b9      	ldr	r1, [r7, #8]
 800679a:	4618      	mov	r0, r3
 800679c:	f000 fb9c 	bl	8006ed8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067ae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	021a      	lsls	r2, r3, #8
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	430a      	orrs	r2, r1
 80067d2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80067d4:	e002      	b.n	80067dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	75fb      	strb	r3, [r7, #23]
      break;
 80067da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3718      	adds	r7, #24
 80067ea:	46bd      	mov	sp, r7
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	bf00      	nop

080067f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067fa:	2300      	movs	r3, #0
 80067fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006804:	2b01      	cmp	r3, #1
 8006806:	d101      	bne.n	800680c <HAL_TIM_ConfigClockSource+0x1c>
 8006808:	2302      	movs	r3, #2
 800680a:	e0b4      	b.n	8006976 <HAL_TIM_ConfigClockSource+0x186>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2201      	movs	r2, #1
 8006810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2202      	movs	r2, #2
 8006818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	4b56      	ldr	r3, [pc, #344]	; (8006980 <HAL_TIM_ConfigClockSource+0x190>)
 8006828:	4013      	ands	r3, r2
 800682a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006832:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006844:	d03e      	beq.n	80068c4 <HAL_TIM_ConfigClockSource+0xd4>
 8006846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800684a:	f200 8087 	bhi.w	800695c <HAL_TIM_ConfigClockSource+0x16c>
 800684e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006852:	f000 8086 	beq.w	8006962 <HAL_TIM_ConfigClockSource+0x172>
 8006856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800685a:	d87f      	bhi.n	800695c <HAL_TIM_ConfigClockSource+0x16c>
 800685c:	2b70      	cmp	r3, #112	; 0x70
 800685e:	d01a      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0xa6>
 8006860:	2b70      	cmp	r3, #112	; 0x70
 8006862:	d87b      	bhi.n	800695c <HAL_TIM_ConfigClockSource+0x16c>
 8006864:	2b60      	cmp	r3, #96	; 0x60
 8006866:	d050      	beq.n	800690a <HAL_TIM_ConfigClockSource+0x11a>
 8006868:	2b60      	cmp	r3, #96	; 0x60
 800686a:	d877      	bhi.n	800695c <HAL_TIM_ConfigClockSource+0x16c>
 800686c:	2b50      	cmp	r3, #80	; 0x50
 800686e:	d03c      	beq.n	80068ea <HAL_TIM_ConfigClockSource+0xfa>
 8006870:	2b50      	cmp	r3, #80	; 0x50
 8006872:	d873      	bhi.n	800695c <HAL_TIM_ConfigClockSource+0x16c>
 8006874:	2b40      	cmp	r3, #64	; 0x40
 8006876:	d058      	beq.n	800692a <HAL_TIM_ConfigClockSource+0x13a>
 8006878:	2b40      	cmp	r3, #64	; 0x40
 800687a:	d86f      	bhi.n	800695c <HAL_TIM_ConfigClockSource+0x16c>
 800687c:	2b30      	cmp	r3, #48	; 0x30
 800687e:	d064      	beq.n	800694a <HAL_TIM_ConfigClockSource+0x15a>
 8006880:	2b30      	cmp	r3, #48	; 0x30
 8006882:	d86b      	bhi.n	800695c <HAL_TIM_ConfigClockSource+0x16c>
 8006884:	2b20      	cmp	r3, #32
 8006886:	d060      	beq.n	800694a <HAL_TIM_ConfigClockSource+0x15a>
 8006888:	2b20      	cmp	r3, #32
 800688a:	d867      	bhi.n	800695c <HAL_TIM_ConfigClockSource+0x16c>
 800688c:	2b00      	cmp	r3, #0
 800688e:	d05c      	beq.n	800694a <HAL_TIM_ConfigClockSource+0x15a>
 8006890:	2b10      	cmp	r3, #16
 8006892:	d05a      	beq.n	800694a <HAL_TIM_ConfigClockSource+0x15a>
 8006894:	e062      	b.n	800695c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6818      	ldr	r0, [r3, #0]
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	6899      	ldr	r1, [r3, #8]
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	685a      	ldr	r2, [r3, #4]
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	f000 fd0f 	bl	80072c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80068b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	609a      	str	r2, [r3, #8]
      break;
 80068c2:	e04f      	b.n	8006964 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6818      	ldr	r0, [r3, #0]
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	6899      	ldr	r1, [r3, #8]
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	685a      	ldr	r2, [r3, #4]
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	f000 fcf8 	bl	80072c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689a      	ldr	r2, [r3, #8]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068e6:	609a      	str	r2, [r3, #8]
      break;
 80068e8:	e03c      	b.n	8006964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6818      	ldr	r0, [r3, #0]
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	6859      	ldr	r1, [r3, #4]
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	461a      	mov	r2, r3
 80068f8:	f000 fbb6 	bl	8007068 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2150      	movs	r1, #80	; 0x50
 8006902:	4618      	mov	r0, r3
 8006904:	f000 fcc5 	bl	8007292 <TIM_ITRx_SetConfig>
      break;
 8006908:	e02c      	b.n	8006964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6818      	ldr	r0, [r3, #0]
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	6859      	ldr	r1, [r3, #4]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	461a      	mov	r2, r3
 8006918:	f000 fc12 	bl	8007140 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2160      	movs	r1, #96	; 0x60
 8006922:	4618      	mov	r0, r3
 8006924:	f000 fcb5 	bl	8007292 <TIM_ITRx_SetConfig>
      break;
 8006928:	e01c      	b.n	8006964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6818      	ldr	r0, [r3, #0]
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	6859      	ldr	r1, [r3, #4]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	461a      	mov	r2, r3
 8006938:	f000 fb96 	bl	8007068 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2140      	movs	r1, #64	; 0x40
 8006942:	4618      	mov	r0, r3
 8006944:	f000 fca5 	bl	8007292 <TIM_ITRx_SetConfig>
      break;
 8006948:	e00c      	b.n	8006964 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4619      	mov	r1, r3
 8006954:	4610      	mov	r0, r2
 8006956:	f000 fc9c 	bl	8007292 <TIM_ITRx_SetConfig>
      break;
 800695a:	e003      	b.n	8006964 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	73fb      	strb	r3, [r7, #15]
      break;
 8006960:	e000      	b.n	8006964 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006962:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006974:	7bfb      	ldrb	r3, [r7, #15]
}
 8006976:	4618      	mov	r0, r3
 8006978:	3710      	adds	r7, #16
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	fffeff88 	.word	0xfffeff88

08006984 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006984:	b480      	push	{r7}
 8006986:	b085      	sub	sp, #20
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a40      	ldr	r2, [pc, #256]	; (8006a98 <TIM_Base_SetConfig+0x114>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d013      	beq.n	80069c4 <TIM_Base_SetConfig+0x40>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069a2:	d00f      	beq.n	80069c4 <TIM_Base_SetConfig+0x40>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a3d      	ldr	r2, [pc, #244]	; (8006a9c <TIM_Base_SetConfig+0x118>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d00b      	beq.n	80069c4 <TIM_Base_SetConfig+0x40>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a3c      	ldr	r2, [pc, #240]	; (8006aa0 <TIM_Base_SetConfig+0x11c>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d007      	beq.n	80069c4 <TIM_Base_SetConfig+0x40>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a3b      	ldr	r2, [pc, #236]	; (8006aa4 <TIM_Base_SetConfig+0x120>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d003      	beq.n	80069c4 <TIM_Base_SetConfig+0x40>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a3a      	ldr	r2, [pc, #232]	; (8006aa8 <TIM_Base_SetConfig+0x124>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d108      	bne.n	80069d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a2f      	ldr	r2, [pc, #188]	; (8006a98 <TIM_Base_SetConfig+0x114>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d02b      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069e4:	d027      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a2c      	ldr	r2, [pc, #176]	; (8006a9c <TIM_Base_SetConfig+0x118>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d023      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a2b      	ldr	r2, [pc, #172]	; (8006aa0 <TIM_Base_SetConfig+0x11c>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d01f      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a2a      	ldr	r2, [pc, #168]	; (8006aa4 <TIM_Base_SetConfig+0x120>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d01b      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a29      	ldr	r2, [pc, #164]	; (8006aa8 <TIM_Base_SetConfig+0x124>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d017      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a28      	ldr	r2, [pc, #160]	; (8006aac <TIM_Base_SetConfig+0x128>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d013      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a27      	ldr	r2, [pc, #156]	; (8006ab0 <TIM_Base_SetConfig+0x12c>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d00f      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a26      	ldr	r2, [pc, #152]	; (8006ab4 <TIM_Base_SetConfig+0x130>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d00b      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a25      	ldr	r2, [pc, #148]	; (8006ab8 <TIM_Base_SetConfig+0x134>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d007      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a24      	ldr	r2, [pc, #144]	; (8006abc <TIM_Base_SetConfig+0x138>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d003      	beq.n	8006a36 <TIM_Base_SetConfig+0xb2>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a23      	ldr	r2, [pc, #140]	; (8006ac0 <TIM_Base_SetConfig+0x13c>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d108      	bne.n	8006a48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	68db      	ldr	r3, [r3, #12]
 8006a42:	68fa      	ldr	r2, [r7, #12]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	689a      	ldr	r2, [r3, #8]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	4a0a      	ldr	r2, [pc, #40]	; (8006a98 <TIM_Base_SetConfig+0x114>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d003      	beq.n	8006a7c <TIM_Base_SetConfig+0xf8>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	4a0c      	ldr	r2, [pc, #48]	; (8006aa8 <TIM_Base_SetConfig+0x124>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d103      	bne.n	8006a84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	691a      	ldr	r2, [r3, #16]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	615a      	str	r2, [r3, #20]
}
 8006a8a:	bf00      	nop
 8006a8c:	3714      	adds	r7, #20
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	40010000 	.word	0x40010000
 8006a9c:	40000400 	.word	0x40000400
 8006aa0:	40000800 	.word	0x40000800
 8006aa4:	40000c00 	.word	0x40000c00
 8006aa8:	40010400 	.word	0x40010400
 8006aac:	40014000 	.word	0x40014000
 8006ab0:	40014400 	.word	0x40014400
 8006ab4:	40014800 	.word	0x40014800
 8006ab8:	40001800 	.word	0x40001800
 8006abc:	40001c00 	.word	0x40001c00
 8006ac0:	40002000 	.word	0x40002000

08006ac4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b087      	sub	sp, #28
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a1b      	ldr	r3, [r3, #32]
 8006ad2:	f023 0201 	bic.w	r2, r3, #1
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a1b      	ldr	r3, [r3, #32]
 8006ade:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	699b      	ldr	r3, [r3, #24]
 8006aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006aec:	68fa      	ldr	r2, [r7, #12]
 8006aee:	4b2b      	ldr	r3, [pc, #172]	; (8006b9c <TIM_OC1_SetConfig+0xd8>)
 8006af0:	4013      	ands	r3, r2
 8006af2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f023 0303 	bic.w	r3, r3, #3
 8006afa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68fa      	ldr	r2, [r7, #12]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f023 0302 	bic.w	r3, r3, #2
 8006b0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	697a      	ldr	r2, [r7, #20]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	4a21      	ldr	r2, [pc, #132]	; (8006ba0 <TIM_OC1_SetConfig+0xdc>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d003      	beq.n	8006b28 <TIM_OC1_SetConfig+0x64>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a20      	ldr	r2, [pc, #128]	; (8006ba4 <TIM_OC1_SetConfig+0xe0>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d10c      	bne.n	8006b42 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	f023 0308 	bic.w	r3, r3, #8
 8006b2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	697a      	ldr	r2, [r7, #20]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	f023 0304 	bic.w	r3, r3, #4
 8006b40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a16      	ldr	r2, [pc, #88]	; (8006ba0 <TIM_OC1_SetConfig+0xdc>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d003      	beq.n	8006b52 <TIM_OC1_SetConfig+0x8e>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a15      	ldr	r2, [pc, #84]	; (8006ba4 <TIM_OC1_SetConfig+0xe0>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d111      	bne.n	8006b76 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	693a      	ldr	r2, [r7, #16]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	685a      	ldr	r2, [r3, #4]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	621a      	str	r2, [r3, #32]
}
 8006b90:	bf00      	nop
 8006b92:	371c      	adds	r7, #28
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	fffeff8f 	.word	0xfffeff8f
 8006ba0:	40010000 	.word	0x40010000
 8006ba4:	40010400 	.word	0x40010400

08006ba8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b087      	sub	sp, #28
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a1b      	ldr	r3, [r3, #32]
 8006bb6:	f023 0210 	bic.w	r2, r3, #16
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a1b      	ldr	r3, [r3, #32]
 8006bc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	4b2e      	ldr	r3, [pc, #184]	; (8006c8c <TIM_OC2_SetConfig+0xe4>)
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	021b      	lsls	r3, r3, #8
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	f023 0320 	bic.w	r3, r3, #32
 8006bf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	011b      	lsls	r3, r3, #4
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a23      	ldr	r2, [pc, #140]	; (8006c90 <TIM_OC2_SetConfig+0xe8>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d003      	beq.n	8006c10 <TIM_OC2_SetConfig+0x68>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a22      	ldr	r2, [pc, #136]	; (8006c94 <TIM_OC2_SetConfig+0xec>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d10d      	bne.n	8006c2c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	011b      	lsls	r3, r3, #4
 8006c1e:	697a      	ldr	r2, [r7, #20]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a18      	ldr	r2, [pc, #96]	; (8006c90 <TIM_OC2_SetConfig+0xe8>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d003      	beq.n	8006c3c <TIM_OC2_SetConfig+0x94>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a17      	ldr	r2, [pc, #92]	; (8006c94 <TIM_OC2_SetConfig+0xec>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d113      	bne.n	8006c64 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	695b      	ldr	r3, [r3, #20]
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	693a      	ldr	r2, [r7, #16]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	699b      	ldr	r3, [r3, #24]
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	693a      	ldr	r2, [r7, #16]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	697a      	ldr	r2, [r7, #20]
 8006c7c:	621a      	str	r2, [r3, #32]
}
 8006c7e:	bf00      	nop
 8006c80:	371c      	adds	r7, #28
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop
 8006c8c:	feff8fff 	.word	0xfeff8fff
 8006c90:	40010000 	.word	0x40010000
 8006c94:	40010400 	.word	0x40010400

08006c98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a1b      	ldr	r3, [r3, #32]
 8006ca6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	69db      	ldr	r3, [r3, #28]
 8006cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	4b2d      	ldr	r3, [pc, #180]	; (8006d78 <TIM_OC3_SetConfig+0xe0>)
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f023 0303 	bic.w	r3, r3, #3
 8006cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ce0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	021b      	lsls	r3, r3, #8
 8006ce8:	697a      	ldr	r2, [r7, #20]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a22      	ldr	r2, [pc, #136]	; (8006d7c <TIM_OC3_SetConfig+0xe4>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d003      	beq.n	8006cfe <TIM_OC3_SetConfig+0x66>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a21      	ldr	r2, [pc, #132]	; (8006d80 <TIM_OC3_SetConfig+0xe8>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d10d      	bne.n	8006d1a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	021b      	lsls	r3, r3, #8
 8006d0c:	697a      	ldr	r2, [r7, #20]
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a17      	ldr	r2, [pc, #92]	; (8006d7c <TIM_OC3_SetConfig+0xe4>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d003      	beq.n	8006d2a <TIM_OC3_SetConfig+0x92>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a16      	ldr	r2, [pc, #88]	; (8006d80 <TIM_OC3_SetConfig+0xe8>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d113      	bne.n	8006d52 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	695b      	ldr	r3, [r3, #20]
 8006d3e:	011b      	lsls	r3, r3, #4
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	699b      	ldr	r3, [r3, #24]
 8006d4a:	011b      	lsls	r3, r3, #4
 8006d4c:	693a      	ldr	r2, [r7, #16]
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	693a      	ldr	r2, [r7, #16]
 8006d56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	685a      	ldr	r2, [r3, #4]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	697a      	ldr	r2, [r7, #20]
 8006d6a:	621a      	str	r2, [r3, #32]
}
 8006d6c:	bf00      	nop
 8006d6e:	371c      	adds	r7, #28
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr
 8006d78:	fffeff8f 	.word	0xfffeff8f
 8006d7c:	40010000 	.word	0x40010000
 8006d80:	40010400 	.word	0x40010400

08006d84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b087      	sub	sp, #28
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a1b      	ldr	r3, [r3, #32]
 8006d92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6a1b      	ldr	r3, [r3, #32]
 8006d9e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	69db      	ldr	r3, [r3, #28]
 8006daa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	4b1e      	ldr	r3, [pc, #120]	; (8006e28 <TIM_OC4_SetConfig+0xa4>)
 8006db0:	4013      	ands	r3, r2
 8006db2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	021b      	lsls	r3, r3, #8
 8006dc2:	68fa      	ldr	r2, [r7, #12]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006dce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	031b      	lsls	r3, r3, #12
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a13      	ldr	r2, [pc, #76]	; (8006e2c <TIM_OC4_SetConfig+0xa8>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d003      	beq.n	8006dec <TIM_OC4_SetConfig+0x68>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a12      	ldr	r2, [pc, #72]	; (8006e30 <TIM_OC4_SetConfig+0xac>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d109      	bne.n	8006e00 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006df2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	695b      	ldr	r3, [r3, #20]
 8006df8:	019b      	lsls	r3, r3, #6
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	685a      	ldr	r2, [r3, #4]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	693a      	ldr	r2, [r7, #16]
 8006e18:	621a      	str	r2, [r3, #32]
}
 8006e1a:	bf00      	nop
 8006e1c:	371c      	adds	r7, #28
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	feff8fff 	.word	0xfeff8fff
 8006e2c:	40010000 	.word	0x40010000
 8006e30:	40010400 	.word	0x40010400

08006e34 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a1b      	ldr	r3, [r3, #32]
 8006e4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e5c:	68fa      	ldr	r2, [r7, #12]
 8006e5e:	4b1b      	ldr	r3, [pc, #108]	; (8006ecc <TIM_OC5_SetConfig+0x98>)
 8006e60:	4013      	ands	r3, r2
 8006e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	68fa      	ldr	r2, [r7, #12]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006e74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	041b      	lsls	r3, r3, #16
 8006e7c:	693a      	ldr	r2, [r7, #16]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a12      	ldr	r2, [pc, #72]	; (8006ed0 <TIM_OC5_SetConfig+0x9c>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d003      	beq.n	8006e92 <TIM_OC5_SetConfig+0x5e>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a11      	ldr	r2, [pc, #68]	; (8006ed4 <TIM_OC5_SetConfig+0xa0>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d109      	bne.n	8006ea6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e98:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	021b      	lsls	r3, r3, #8
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	697a      	ldr	r2, [r7, #20]
 8006eaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	685a      	ldr	r2, [r3, #4]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	621a      	str	r2, [r3, #32]
}
 8006ec0:	bf00      	nop
 8006ec2:	371c      	adds	r7, #28
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr
 8006ecc:	fffeff8f 	.word	0xfffeff8f
 8006ed0:	40010000 	.word	0x40010000
 8006ed4:	40010400 	.word	0x40010400

08006ed8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b087      	sub	sp, #28
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
 8006ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006efe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f00:	68fa      	ldr	r2, [r7, #12]
 8006f02:	4b1c      	ldr	r3, [pc, #112]	; (8006f74 <TIM_OC6_SetConfig+0x9c>)
 8006f04:	4013      	ands	r3, r2
 8006f06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	021b      	lsls	r3, r3, #8
 8006f0e:	68fa      	ldr	r2, [r7, #12]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	051b      	lsls	r3, r3, #20
 8006f22:	693a      	ldr	r2, [r7, #16]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	4a13      	ldr	r2, [pc, #76]	; (8006f78 <TIM_OC6_SetConfig+0xa0>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d003      	beq.n	8006f38 <TIM_OC6_SetConfig+0x60>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	4a12      	ldr	r2, [pc, #72]	; (8006f7c <TIM_OC6_SetConfig+0xa4>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d109      	bne.n	8006f4c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f3e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	695b      	ldr	r3, [r3, #20]
 8006f44:	029b      	lsls	r3, r3, #10
 8006f46:	697a      	ldr	r2, [r7, #20]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	697a      	ldr	r2, [r7, #20]
 8006f50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	68fa      	ldr	r2, [r7, #12]
 8006f56:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	685a      	ldr	r2, [r3, #4]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	693a      	ldr	r2, [r7, #16]
 8006f64:	621a      	str	r2, [r3, #32]
}
 8006f66:	bf00      	nop
 8006f68:	371c      	adds	r7, #28
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr
 8006f72:	bf00      	nop
 8006f74:	feff8fff 	.word	0xfeff8fff
 8006f78:	40010000 	.word	0x40010000
 8006f7c:	40010400 	.word	0x40010400

08006f80 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b087      	sub	sp, #28
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
 8006f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6a1b      	ldr	r3, [r3, #32]
 8006f92:	f023 0201 	bic.w	r2, r3, #1
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6a1b      	ldr	r3, [r3, #32]
 8006fa4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	4a28      	ldr	r2, [pc, #160]	; (800704c <TIM_TI1_SetConfig+0xcc>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d01b      	beq.n	8006fe6 <TIM_TI1_SetConfig+0x66>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fb4:	d017      	beq.n	8006fe6 <TIM_TI1_SetConfig+0x66>
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	4a25      	ldr	r2, [pc, #148]	; (8007050 <TIM_TI1_SetConfig+0xd0>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d013      	beq.n	8006fe6 <TIM_TI1_SetConfig+0x66>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	4a24      	ldr	r2, [pc, #144]	; (8007054 <TIM_TI1_SetConfig+0xd4>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d00f      	beq.n	8006fe6 <TIM_TI1_SetConfig+0x66>
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	4a23      	ldr	r2, [pc, #140]	; (8007058 <TIM_TI1_SetConfig+0xd8>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d00b      	beq.n	8006fe6 <TIM_TI1_SetConfig+0x66>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	4a22      	ldr	r2, [pc, #136]	; (800705c <TIM_TI1_SetConfig+0xdc>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d007      	beq.n	8006fe6 <TIM_TI1_SetConfig+0x66>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	4a21      	ldr	r2, [pc, #132]	; (8007060 <TIM_TI1_SetConfig+0xe0>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d003      	beq.n	8006fe6 <TIM_TI1_SetConfig+0x66>
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	4a20      	ldr	r2, [pc, #128]	; (8007064 <TIM_TI1_SetConfig+0xe4>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d101      	bne.n	8006fea <TIM_TI1_SetConfig+0x6a>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e000      	b.n	8006fec <TIM_TI1_SetConfig+0x6c>
 8006fea:	2300      	movs	r3, #0
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d008      	beq.n	8007002 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	f023 0303 	bic.w	r3, r3, #3
 8006ff6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006ff8:	697a      	ldr	r2, [r7, #20]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	617b      	str	r3, [r7, #20]
 8007000:	e003      	b.n	800700a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f043 0301 	orr.w	r3, r3, #1
 8007008:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007010:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	011b      	lsls	r3, r3, #4
 8007016:	b2db      	uxtb	r3, r3
 8007018:	697a      	ldr	r2, [r7, #20]
 800701a:	4313      	orrs	r3, r2
 800701c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	f023 030a 	bic.w	r3, r3, #10
 8007024:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	f003 030a 	and.w	r3, r3, #10
 800702c:	693a      	ldr	r2, [r7, #16]
 800702e:	4313      	orrs	r3, r2
 8007030:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	621a      	str	r2, [r3, #32]
}
 800703e:	bf00      	nop
 8007040:	371c      	adds	r7, #28
 8007042:	46bd      	mov	sp, r7
 8007044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007048:	4770      	bx	lr
 800704a:	bf00      	nop
 800704c:	40010000 	.word	0x40010000
 8007050:	40000400 	.word	0x40000400
 8007054:	40000800 	.word	0x40000800
 8007058:	40000c00 	.word	0x40000c00
 800705c:	40010400 	.word	0x40010400
 8007060:	40014000 	.word	0x40014000
 8007064:	40001800 	.word	0x40001800

08007068 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007068:	b480      	push	{r7}
 800706a:	b087      	sub	sp, #28
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6a1b      	ldr	r3, [r3, #32]
 8007078:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	f023 0201 	bic.w	r2, r3, #1
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	699b      	ldr	r3, [r3, #24]
 800708a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007092:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	011b      	lsls	r3, r3, #4
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	4313      	orrs	r3, r2
 800709c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	f023 030a 	bic.w	r3, r3, #10
 80070a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070a6:	697a      	ldr	r2, [r7, #20]
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	621a      	str	r2, [r3, #32]
}
 80070ba:	bf00      	nop
 80070bc:	371c      	adds	r7, #28
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr

080070c6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80070c6:	b480      	push	{r7}
 80070c8:	b087      	sub	sp, #28
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	60f8      	str	r0, [r7, #12]
 80070ce:	60b9      	str	r1, [r7, #8]
 80070d0:	607a      	str	r2, [r7, #4]
 80070d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6a1b      	ldr	r3, [r3, #32]
 80070d8:	f023 0210 	bic.w	r2, r3, #16
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	699b      	ldr	r3, [r3, #24]
 80070e4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6a1b      	ldr	r3, [r3, #32]
 80070ea:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070f2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	021b      	lsls	r3, r3, #8
 80070f8:	697a      	ldr	r2, [r7, #20]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007104:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	031b      	lsls	r3, r3, #12
 800710a:	b29b      	uxth	r3, r3
 800710c:	697a      	ldr	r2, [r7, #20]
 800710e:	4313      	orrs	r3, r2
 8007110:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007118:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	011b      	lsls	r3, r3, #4
 800711e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007122:	693a      	ldr	r2, [r7, #16]
 8007124:	4313      	orrs	r3, r2
 8007126:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	697a      	ldr	r2, [r7, #20]
 800712c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	693a      	ldr	r2, [r7, #16]
 8007132:	621a      	str	r2, [r3, #32]
}
 8007134:	bf00      	nop
 8007136:	371c      	adds	r7, #28
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007140:	b480      	push	{r7}
 8007142:	b087      	sub	sp, #28
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	f023 0210 	bic.w	r2, r3, #16
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	699b      	ldr	r3, [r3, #24]
 800715c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	6a1b      	ldr	r3, [r3, #32]
 8007162:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800716a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	031b      	lsls	r3, r3, #12
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	4313      	orrs	r3, r2
 8007174:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007176:	693b      	ldr	r3, [r7, #16]
 8007178:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800717c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	011b      	lsls	r3, r3, #4
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	4313      	orrs	r3, r2
 8007186:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	697a      	ldr	r2, [r7, #20]
 800718c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	693a      	ldr	r2, [r7, #16]
 8007192:	621a      	str	r2, [r3, #32]
}
 8007194:	bf00      	nop
 8007196:	371c      	adds	r7, #28
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b087      	sub	sp, #28
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
 80071ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	69db      	ldr	r3, [r3, #28]
 80071be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6a1b      	ldr	r3, [r3, #32]
 80071c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	f023 0303 	bic.w	r3, r3, #3
 80071cc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80071ce:	697a      	ldr	r2, [r7, #20]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	011b      	lsls	r3, r3, #4
 80071e2:	b2db      	uxtb	r3, r3
 80071e4:	697a      	ldr	r2, [r7, #20]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80071f0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	021b      	lsls	r3, r3, #8
 80071f6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80071fa:	693a      	ldr	r2, [r7, #16]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	697a      	ldr	r2, [r7, #20]
 8007204:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	693a      	ldr	r2, [r7, #16]
 800720a:	621a      	str	r2, [r3, #32]
}
 800720c:	bf00      	nop
 800720e:	371c      	adds	r7, #28
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007218:	b480      	push	{r7}
 800721a:	b087      	sub	sp, #28
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	607a      	str	r2, [r7, #4]
 8007224:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	69db      	ldr	r3, [r3, #28]
 8007236:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6a1b      	ldr	r3, [r3, #32]
 800723c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007244:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	021b      	lsls	r3, r3, #8
 800724a:	697a      	ldr	r2, [r7, #20]
 800724c:	4313      	orrs	r3, r2
 800724e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007256:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	031b      	lsls	r3, r3, #12
 800725c:	b29b      	uxth	r3, r3
 800725e:	697a      	ldr	r2, [r7, #20]
 8007260:	4313      	orrs	r3, r2
 8007262:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800726a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	031b      	lsls	r3, r3, #12
 8007270:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	4313      	orrs	r3, r2
 8007278:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	697a      	ldr	r2, [r7, #20]
 800727e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	693a      	ldr	r2, [r7, #16]
 8007284:	621a      	str	r2, [r3, #32]
}
 8007286:	bf00      	nop
 8007288:	371c      	adds	r7, #28
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr

08007292 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007292:	b480      	push	{r7}
 8007294:	b085      	sub	sp, #20
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072aa:	683a      	ldr	r2, [r7, #0]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	f043 0307 	orr.w	r3, r3, #7
 80072b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	68fa      	ldr	r2, [r7, #12]
 80072ba:	609a      	str	r2, [r3, #8]
}
 80072bc:	bf00      	nop
 80072be:	3714      	adds	r7, #20
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b087      	sub	sp, #28
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	607a      	str	r2, [r7, #4]
 80072d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80072e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	021a      	lsls	r2, r3, #8
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	431a      	orrs	r2, r3
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	697a      	ldr	r2, [r7, #20]
 80072f2:	4313      	orrs	r3, r2
 80072f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	697a      	ldr	r2, [r7, #20]
 80072fa:	609a      	str	r2, [r3, #8]
}
 80072fc:	bf00      	nop
 80072fe:	371c      	adds	r7, #28
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr

08007308 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007308:	b480      	push	{r7}
 800730a:	b087      	sub	sp, #28
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f003 031f 	and.w	r3, r3, #31
 800731a:	2201      	movs	r2, #1
 800731c:	fa02 f303 	lsl.w	r3, r2, r3
 8007320:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6a1a      	ldr	r2, [r3, #32]
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	43db      	mvns	r3, r3
 800732a:	401a      	ands	r2, r3
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6a1a      	ldr	r2, [r3, #32]
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	f003 031f 	and.w	r3, r3, #31
 800733a:	6879      	ldr	r1, [r7, #4]
 800733c:	fa01 f303 	lsl.w	r3, r1, r3
 8007340:	431a      	orrs	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	621a      	str	r2, [r3, #32]
}
 8007346:	bf00      	nop
 8007348:	371c      	adds	r7, #28
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr
	...

08007354 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007364:	2b01      	cmp	r3, #1
 8007366:	d101      	bne.n	800736c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007368:	2302      	movs	r3, #2
 800736a:	e06d      	b.n	8007448 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2202      	movs	r2, #2
 8007378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a30      	ldr	r2, [pc, #192]	; (8007454 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d004      	beq.n	80073a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a2f      	ldr	r2, [pc, #188]	; (8007458 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d108      	bne.n	80073b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80073a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	68fa      	ldr	r2, [r7, #12]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a20      	ldr	r2, [pc, #128]	; (8007454 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d022      	beq.n	800741c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073de:	d01d      	beq.n	800741c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a1d      	ldr	r2, [pc, #116]	; (800745c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d018      	beq.n	800741c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a1c      	ldr	r2, [pc, #112]	; (8007460 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d013      	beq.n	800741c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a1a      	ldr	r2, [pc, #104]	; (8007464 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d00e      	beq.n	800741c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a15      	ldr	r2, [pc, #84]	; (8007458 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d009      	beq.n	800741c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a16      	ldr	r2, [pc, #88]	; (8007468 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d004      	beq.n	800741c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a15      	ldr	r2, [pc, #84]	; (800746c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d10c      	bne.n	8007436 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007422:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	4313      	orrs	r3, r2
 800742c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68ba      	ldr	r2, [r7, #8]
 8007434:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2201      	movs	r2, #1
 800743a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2200      	movs	r2, #0
 8007442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007446:	2300      	movs	r3, #0
}
 8007448:	4618      	mov	r0, r3
 800744a:	3714      	adds	r7, #20
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr
 8007454:	40010000 	.word	0x40010000
 8007458:	40010400 	.word	0x40010400
 800745c:	40000400 	.word	0x40000400
 8007460:	40000800 	.word	0x40000800
 8007464:	40000c00 	.word	0x40000c00
 8007468:	40014000 	.word	0x40014000
 800746c:	40001800 	.word	0x40001800

08007470 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800747a:	2300      	movs	r3, #0
 800747c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007484:	2b01      	cmp	r3, #1
 8007486:	d101      	bne.n	800748c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007488:	2302      	movs	r3, #2
 800748a:	e065      	b.n	8007558 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	4313      	orrs	r3, r2
 80074a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	4313      	orrs	r3, r2
 80074ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	4313      	orrs	r3, r2
 80074e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f2:	4313      	orrs	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	699b      	ldr	r3, [r3, #24]
 8007500:	041b      	lsls	r3, r3, #16
 8007502:	4313      	orrs	r3, r2
 8007504:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a16      	ldr	r2, [pc, #88]	; (8007564 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d004      	beq.n	800751a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a14      	ldr	r2, [pc, #80]	; (8007568 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d115      	bne.n	8007546 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007524:	051b      	lsls	r3, r3, #20
 8007526:	4313      	orrs	r3, r2
 8007528:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	69db      	ldr	r3, [r3, #28]
 8007534:	4313      	orrs	r3, r2
 8007536:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	6a1b      	ldr	r3, [r3, #32]
 8007542:	4313      	orrs	r3, r2
 8007544:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007556:	2300      	movs	r3, #0
}
 8007558:	4618      	mov	r0, r3
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr
 8007564:	40010000 	.word	0x40010000
 8007568:	40010400 	.word	0x40010400

0800756c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b082      	sub	sp, #8
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d101      	bne.n	800757e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e040      	b.n	8007600 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007582:	2b00      	cmp	r3, #0
 8007584:	d106      	bne.n	8007594 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2200      	movs	r2, #0
 800758a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f7fb fca2 	bl	8002ed8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2224      	movs	r2, #36	; 0x24
 8007598:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f022 0201 	bic.w	r2, r2, #1
 80075a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 f974 	bl	8007898 <UART_SetConfig>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d101      	bne.n	80075ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e022      	b.n	8007600 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d002      	beq.n	80075c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 fbcc 	bl	8007d60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	689a      	ldr	r2, [r3, #8]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f042 0201 	orr.w	r2, r2, #1
 80075f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 fc53 	bl	8007ea4 <UART_CheckIdleState>
 80075fe:	4603      	mov	r3, r0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3708      	adds	r7, #8
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b08a      	sub	sp, #40	; 0x28
 800760c:	af02      	add	r7, sp, #8
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	603b      	str	r3, [r7, #0]
 8007614:	4613      	mov	r3, r2
 8007616:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800761c:	2b20      	cmp	r3, #32
 800761e:	d171      	bne.n	8007704 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d002      	beq.n	800762c <HAL_UART_Transmit+0x24>
 8007626:	88fb      	ldrh	r3, [r7, #6]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d101      	bne.n	8007630 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800762c:	2301      	movs	r3, #1
 800762e:	e06a      	b.n	8007706 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2200      	movs	r2, #0
 8007634:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2221      	movs	r2, #33	; 0x21
 800763c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800763e:	f7fb febf 	bl	80033c0 <HAL_GetTick>
 8007642:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	88fa      	ldrh	r2, [r7, #6]
 8007648:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	88fa      	ldrh	r2, [r7, #6]
 8007650:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800765c:	d108      	bne.n	8007670 <HAL_UART_Transmit+0x68>
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d104      	bne.n	8007670 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007666:	2300      	movs	r3, #0
 8007668:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	61bb      	str	r3, [r7, #24]
 800766e:	e003      	b.n	8007678 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007674:	2300      	movs	r3, #0
 8007676:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007678:	e02c      	b.n	80076d4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	2200      	movs	r2, #0
 8007682:	2180      	movs	r1, #128	; 0x80
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f000 fc5a 	bl	8007f3e <UART_WaitOnFlagUntilTimeout>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d001      	beq.n	8007694 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8007690:	2303      	movs	r3, #3
 8007692:	e038      	b.n	8007706 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007694:	69fb      	ldr	r3, [r7, #28]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d10b      	bne.n	80076b2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	881b      	ldrh	r3, [r3, #0]
 800769e:	461a      	mov	r2, r3
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076a8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80076aa:	69bb      	ldr	r3, [r7, #24]
 80076ac:	3302      	adds	r3, #2
 80076ae:	61bb      	str	r3, [r7, #24]
 80076b0:	e007      	b.n	80076c2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	781a      	ldrb	r2, [r3, #0]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	3301      	adds	r3, #1
 80076c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80076c8:	b29b      	uxth	r3, r3
 80076ca:	3b01      	subs	r3, #1
 80076cc:	b29a      	uxth	r2, r3
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80076da:	b29b      	uxth	r3, r3
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d1cc      	bne.n	800767a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	9300      	str	r3, [sp, #0]
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	2200      	movs	r2, #0
 80076e8:	2140      	movs	r1, #64	; 0x40
 80076ea:	68f8      	ldr	r0, [r7, #12]
 80076ec:	f000 fc27 	bl	8007f3e <UART_WaitOnFlagUntilTimeout>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d001      	beq.n	80076fa <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e005      	b.n	8007706 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2220      	movs	r2, #32
 80076fe:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007700:	2300      	movs	r3, #0
 8007702:	e000      	b.n	8007706 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007704:	2302      	movs	r3, #2
  }
}
 8007706:	4618      	mov	r0, r3
 8007708:	3720      	adds	r7, #32
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}

0800770e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800770e:	b580      	push	{r7, lr}
 8007710:	b08a      	sub	sp, #40	; 0x28
 8007712:	af02      	add	r7, sp, #8
 8007714:	60f8      	str	r0, [r7, #12]
 8007716:	60b9      	str	r1, [r7, #8]
 8007718:	603b      	str	r3, [r7, #0]
 800771a:	4613      	mov	r3, r2
 800771c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007724:	2b20      	cmp	r3, #32
 8007726:	f040 80b1 	bne.w	800788c <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d002      	beq.n	8007736 <HAL_UART_Receive+0x28>
 8007730:	88fb      	ldrh	r3, [r7, #6]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d101      	bne.n	800773a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e0a9      	b.n	800788e <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2200      	movs	r2, #0
 800773e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2222      	movs	r2, #34	; 0x22
 8007746:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2200      	movs	r2, #0
 800774e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007750:	f7fb fe36 	bl	80033c0 <HAL_GetTick>
 8007754:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	88fa      	ldrh	r2, [r7, #6]
 800775a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	88fa      	ldrh	r2, [r7, #6]
 8007762:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800776e:	d10e      	bne.n	800778e <HAL_UART_Receive+0x80>
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d105      	bne.n	8007784 <HAL_UART_Receive+0x76>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800777e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007782:	e02d      	b.n	80077e0 <HAL_UART_Receive+0xd2>
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	22ff      	movs	r2, #255	; 0xff
 8007788:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800778c:	e028      	b.n	80077e0 <HAL_UART_Receive+0xd2>
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d10d      	bne.n	80077b2 <HAL_UART_Receive+0xa4>
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	691b      	ldr	r3, [r3, #16]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d104      	bne.n	80077a8 <HAL_UART_Receive+0x9a>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	22ff      	movs	r2, #255	; 0xff
 80077a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077a6:	e01b      	b.n	80077e0 <HAL_UART_Receive+0xd2>
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	227f      	movs	r2, #127	; 0x7f
 80077ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077b0:	e016      	b.n	80077e0 <HAL_UART_Receive+0xd2>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80077ba:	d10d      	bne.n	80077d8 <HAL_UART_Receive+0xca>
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d104      	bne.n	80077ce <HAL_UART_Receive+0xc0>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	227f      	movs	r2, #127	; 0x7f
 80077c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077cc:	e008      	b.n	80077e0 <HAL_UART_Receive+0xd2>
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	223f      	movs	r2, #63	; 0x3f
 80077d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077d6:	e003      	b.n	80077e0 <HAL_UART_Receive+0xd2>
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80077e6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077f0:	d108      	bne.n	8007804 <HAL_UART_Receive+0xf6>
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d104      	bne.n	8007804 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80077fa:	2300      	movs	r3, #0
 80077fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	61bb      	str	r3, [r7, #24]
 8007802:	e003      	b.n	800780c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007808:	2300      	movs	r3, #0
 800780a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800780c:	e032      	b.n	8007874 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	2200      	movs	r2, #0
 8007816:	2120      	movs	r1, #32
 8007818:	68f8      	ldr	r0, [r7, #12]
 800781a:	f000 fb90 	bl	8007f3e <UART_WaitOnFlagUntilTimeout>
 800781e:	4603      	mov	r3, r0
 8007820:	2b00      	cmp	r3, #0
 8007822:	d001      	beq.n	8007828 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e032      	b.n	800788e <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d10c      	bne.n	8007848 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007834:	b29a      	uxth	r2, r3
 8007836:	8a7b      	ldrh	r3, [r7, #18]
 8007838:	4013      	ands	r3, r2
 800783a:	b29a      	uxth	r2, r3
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	3302      	adds	r3, #2
 8007844:	61bb      	str	r3, [r7, #24]
 8007846:	e00c      	b.n	8007862 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784e:	b2da      	uxtb	r2, r3
 8007850:	8a7b      	ldrh	r3, [r7, #18]
 8007852:	b2db      	uxtb	r3, r3
 8007854:	4013      	ands	r3, r2
 8007856:	b2da      	uxtb	r2, r3
 8007858:	69fb      	ldr	r3, [r7, #28]
 800785a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800785c:	69fb      	ldr	r3, [r7, #28]
 800785e:	3301      	adds	r3, #1
 8007860:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007868:	b29b      	uxth	r3, r3
 800786a:	3b01      	subs	r3, #1
 800786c:	b29a      	uxth	r2, r3
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800787a:	b29b      	uxth	r3, r3
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1c6      	bne.n	800780e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	2220      	movs	r2, #32
 8007884:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8007888:	2300      	movs	r3, #0
 800788a:	e000      	b.n	800788e <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 800788c:	2302      	movs	r3, #2
  }
}
 800788e:	4618      	mov	r0, r3
 8007890:	3720      	adds	r7, #32
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
	...

08007898 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b088      	sub	sp, #32
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078a0:	2300      	movs	r3, #0
 80078a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689a      	ldr	r2, [r3, #8]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	691b      	ldr	r3, [r3, #16]
 80078ac:	431a      	orrs	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	695b      	ldr	r3, [r3, #20]
 80078b2:	431a      	orrs	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	4ba6      	ldr	r3, [pc, #664]	; (8007b5c <UART_SetConfig+0x2c4>)
 80078c4:	4013      	ands	r3, r2
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	6812      	ldr	r2, [r2, #0]
 80078ca:	6979      	ldr	r1, [r7, #20]
 80078cc:	430b      	orrs	r3, r1
 80078ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	68da      	ldr	r2, [r3, #12]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	430a      	orrs	r2, r1
 80078e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	699b      	ldr	r3, [r3, #24]
 80078ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6a1b      	ldr	r3, [r3, #32]
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	697a      	ldr	r2, [r7, #20]
 8007906:	430a      	orrs	r2, r1
 8007908:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a94      	ldr	r2, [pc, #592]	; (8007b60 <UART_SetConfig+0x2c8>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d120      	bne.n	8007956 <UART_SetConfig+0xbe>
 8007914:	4b93      	ldr	r3, [pc, #588]	; (8007b64 <UART_SetConfig+0x2cc>)
 8007916:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800791a:	f003 0303 	and.w	r3, r3, #3
 800791e:	2b03      	cmp	r3, #3
 8007920:	d816      	bhi.n	8007950 <UART_SetConfig+0xb8>
 8007922:	a201      	add	r2, pc, #4	; (adr r2, 8007928 <UART_SetConfig+0x90>)
 8007924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007928:	08007939 	.word	0x08007939
 800792c:	08007945 	.word	0x08007945
 8007930:	0800793f 	.word	0x0800793f
 8007934:	0800794b 	.word	0x0800794b
 8007938:	2301      	movs	r3, #1
 800793a:	77fb      	strb	r3, [r7, #31]
 800793c:	e150      	b.n	8007be0 <UART_SetConfig+0x348>
 800793e:	2302      	movs	r3, #2
 8007940:	77fb      	strb	r3, [r7, #31]
 8007942:	e14d      	b.n	8007be0 <UART_SetConfig+0x348>
 8007944:	2304      	movs	r3, #4
 8007946:	77fb      	strb	r3, [r7, #31]
 8007948:	e14a      	b.n	8007be0 <UART_SetConfig+0x348>
 800794a:	2308      	movs	r3, #8
 800794c:	77fb      	strb	r3, [r7, #31]
 800794e:	e147      	b.n	8007be0 <UART_SetConfig+0x348>
 8007950:	2310      	movs	r3, #16
 8007952:	77fb      	strb	r3, [r7, #31]
 8007954:	e144      	b.n	8007be0 <UART_SetConfig+0x348>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a83      	ldr	r2, [pc, #524]	; (8007b68 <UART_SetConfig+0x2d0>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d132      	bne.n	80079c6 <UART_SetConfig+0x12e>
 8007960:	4b80      	ldr	r3, [pc, #512]	; (8007b64 <UART_SetConfig+0x2cc>)
 8007962:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007966:	f003 030c 	and.w	r3, r3, #12
 800796a:	2b0c      	cmp	r3, #12
 800796c:	d828      	bhi.n	80079c0 <UART_SetConfig+0x128>
 800796e:	a201      	add	r2, pc, #4	; (adr r2, 8007974 <UART_SetConfig+0xdc>)
 8007970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007974:	080079a9 	.word	0x080079a9
 8007978:	080079c1 	.word	0x080079c1
 800797c:	080079c1 	.word	0x080079c1
 8007980:	080079c1 	.word	0x080079c1
 8007984:	080079b5 	.word	0x080079b5
 8007988:	080079c1 	.word	0x080079c1
 800798c:	080079c1 	.word	0x080079c1
 8007990:	080079c1 	.word	0x080079c1
 8007994:	080079af 	.word	0x080079af
 8007998:	080079c1 	.word	0x080079c1
 800799c:	080079c1 	.word	0x080079c1
 80079a0:	080079c1 	.word	0x080079c1
 80079a4:	080079bb 	.word	0x080079bb
 80079a8:	2300      	movs	r3, #0
 80079aa:	77fb      	strb	r3, [r7, #31]
 80079ac:	e118      	b.n	8007be0 <UART_SetConfig+0x348>
 80079ae:	2302      	movs	r3, #2
 80079b0:	77fb      	strb	r3, [r7, #31]
 80079b2:	e115      	b.n	8007be0 <UART_SetConfig+0x348>
 80079b4:	2304      	movs	r3, #4
 80079b6:	77fb      	strb	r3, [r7, #31]
 80079b8:	e112      	b.n	8007be0 <UART_SetConfig+0x348>
 80079ba:	2308      	movs	r3, #8
 80079bc:	77fb      	strb	r3, [r7, #31]
 80079be:	e10f      	b.n	8007be0 <UART_SetConfig+0x348>
 80079c0:	2310      	movs	r3, #16
 80079c2:	77fb      	strb	r3, [r7, #31]
 80079c4:	e10c      	b.n	8007be0 <UART_SetConfig+0x348>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a68      	ldr	r2, [pc, #416]	; (8007b6c <UART_SetConfig+0x2d4>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d120      	bne.n	8007a12 <UART_SetConfig+0x17a>
 80079d0:	4b64      	ldr	r3, [pc, #400]	; (8007b64 <UART_SetConfig+0x2cc>)
 80079d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80079da:	2b30      	cmp	r3, #48	; 0x30
 80079dc:	d013      	beq.n	8007a06 <UART_SetConfig+0x16e>
 80079de:	2b30      	cmp	r3, #48	; 0x30
 80079e0:	d814      	bhi.n	8007a0c <UART_SetConfig+0x174>
 80079e2:	2b20      	cmp	r3, #32
 80079e4:	d009      	beq.n	80079fa <UART_SetConfig+0x162>
 80079e6:	2b20      	cmp	r3, #32
 80079e8:	d810      	bhi.n	8007a0c <UART_SetConfig+0x174>
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d002      	beq.n	80079f4 <UART_SetConfig+0x15c>
 80079ee:	2b10      	cmp	r3, #16
 80079f0:	d006      	beq.n	8007a00 <UART_SetConfig+0x168>
 80079f2:	e00b      	b.n	8007a0c <UART_SetConfig+0x174>
 80079f4:	2300      	movs	r3, #0
 80079f6:	77fb      	strb	r3, [r7, #31]
 80079f8:	e0f2      	b.n	8007be0 <UART_SetConfig+0x348>
 80079fa:	2302      	movs	r3, #2
 80079fc:	77fb      	strb	r3, [r7, #31]
 80079fe:	e0ef      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a00:	2304      	movs	r3, #4
 8007a02:	77fb      	strb	r3, [r7, #31]
 8007a04:	e0ec      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a06:	2308      	movs	r3, #8
 8007a08:	77fb      	strb	r3, [r7, #31]
 8007a0a:	e0e9      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a0c:	2310      	movs	r3, #16
 8007a0e:	77fb      	strb	r3, [r7, #31]
 8007a10:	e0e6      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a56      	ldr	r2, [pc, #344]	; (8007b70 <UART_SetConfig+0x2d8>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d120      	bne.n	8007a5e <UART_SetConfig+0x1c6>
 8007a1c:	4b51      	ldr	r3, [pc, #324]	; (8007b64 <UART_SetConfig+0x2cc>)
 8007a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a22:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007a26:	2bc0      	cmp	r3, #192	; 0xc0
 8007a28:	d013      	beq.n	8007a52 <UART_SetConfig+0x1ba>
 8007a2a:	2bc0      	cmp	r3, #192	; 0xc0
 8007a2c:	d814      	bhi.n	8007a58 <UART_SetConfig+0x1c0>
 8007a2e:	2b80      	cmp	r3, #128	; 0x80
 8007a30:	d009      	beq.n	8007a46 <UART_SetConfig+0x1ae>
 8007a32:	2b80      	cmp	r3, #128	; 0x80
 8007a34:	d810      	bhi.n	8007a58 <UART_SetConfig+0x1c0>
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d002      	beq.n	8007a40 <UART_SetConfig+0x1a8>
 8007a3a:	2b40      	cmp	r3, #64	; 0x40
 8007a3c:	d006      	beq.n	8007a4c <UART_SetConfig+0x1b4>
 8007a3e:	e00b      	b.n	8007a58 <UART_SetConfig+0x1c0>
 8007a40:	2300      	movs	r3, #0
 8007a42:	77fb      	strb	r3, [r7, #31]
 8007a44:	e0cc      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a46:	2302      	movs	r3, #2
 8007a48:	77fb      	strb	r3, [r7, #31]
 8007a4a:	e0c9      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a4c:	2304      	movs	r3, #4
 8007a4e:	77fb      	strb	r3, [r7, #31]
 8007a50:	e0c6      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a52:	2308      	movs	r3, #8
 8007a54:	77fb      	strb	r3, [r7, #31]
 8007a56:	e0c3      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a58:	2310      	movs	r3, #16
 8007a5a:	77fb      	strb	r3, [r7, #31]
 8007a5c:	e0c0      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4a44      	ldr	r2, [pc, #272]	; (8007b74 <UART_SetConfig+0x2dc>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d125      	bne.n	8007ab4 <UART_SetConfig+0x21c>
 8007a68:	4b3e      	ldr	r3, [pc, #248]	; (8007b64 <UART_SetConfig+0x2cc>)
 8007a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a72:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a76:	d017      	beq.n	8007aa8 <UART_SetConfig+0x210>
 8007a78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a7c:	d817      	bhi.n	8007aae <UART_SetConfig+0x216>
 8007a7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a82:	d00b      	beq.n	8007a9c <UART_SetConfig+0x204>
 8007a84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a88:	d811      	bhi.n	8007aae <UART_SetConfig+0x216>
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d003      	beq.n	8007a96 <UART_SetConfig+0x1fe>
 8007a8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a92:	d006      	beq.n	8007aa2 <UART_SetConfig+0x20a>
 8007a94:	e00b      	b.n	8007aae <UART_SetConfig+0x216>
 8007a96:	2300      	movs	r3, #0
 8007a98:	77fb      	strb	r3, [r7, #31]
 8007a9a:	e0a1      	b.n	8007be0 <UART_SetConfig+0x348>
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	77fb      	strb	r3, [r7, #31]
 8007aa0:	e09e      	b.n	8007be0 <UART_SetConfig+0x348>
 8007aa2:	2304      	movs	r3, #4
 8007aa4:	77fb      	strb	r3, [r7, #31]
 8007aa6:	e09b      	b.n	8007be0 <UART_SetConfig+0x348>
 8007aa8:	2308      	movs	r3, #8
 8007aaa:	77fb      	strb	r3, [r7, #31]
 8007aac:	e098      	b.n	8007be0 <UART_SetConfig+0x348>
 8007aae:	2310      	movs	r3, #16
 8007ab0:	77fb      	strb	r3, [r7, #31]
 8007ab2:	e095      	b.n	8007be0 <UART_SetConfig+0x348>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a2f      	ldr	r2, [pc, #188]	; (8007b78 <UART_SetConfig+0x2e0>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d125      	bne.n	8007b0a <UART_SetConfig+0x272>
 8007abe:	4b29      	ldr	r3, [pc, #164]	; (8007b64 <UART_SetConfig+0x2cc>)
 8007ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ac4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007ac8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007acc:	d017      	beq.n	8007afe <UART_SetConfig+0x266>
 8007ace:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007ad2:	d817      	bhi.n	8007b04 <UART_SetConfig+0x26c>
 8007ad4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ad8:	d00b      	beq.n	8007af2 <UART_SetConfig+0x25a>
 8007ada:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ade:	d811      	bhi.n	8007b04 <UART_SetConfig+0x26c>
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d003      	beq.n	8007aec <UART_SetConfig+0x254>
 8007ae4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ae8:	d006      	beq.n	8007af8 <UART_SetConfig+0x260>
 8007aea:	e00b      	b.n	8007b04 <UART_SetConfig+0x26c>
 8007aec:	2301      	movs	r3, #1
 8007aee:	77fb      	strb	r3, [r7, #31]
 8007af0:	e076      	b.n	8007be0 <UART_SetConfig+0x348>
 8007af2:	2302      	movs	r3, #2
 8007af4:	77fb      	strb	r3, [r7, #31]
 8007af6:	e073      	b.n	8007be0 <UART_SetConfig+0x348>
 8007af8:	2304      	movs	r3, #4
 8007afa:	77fb      	strb	r3, [r7, #31]
 8007afc:	e070      	b.n	8007be0 <UART_SetConfig+0x348>
 8007afe:	2308      	movs	r3, #8
 8007b00:	77fb      	strb	r3, [r7, #31]
 8007b02:	e06d      	b.n	8007be0 <UART_SetConfig+0x348>
 8007b04:	2310      	movs	r3, #16
 8007b06:	77fb      	strb	r3, [r7, #31]
 8007b08:	e06a      	b.n	8007be0 <UART_SetConfig+0x348>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a1b      	ldr	r2, [pc, #108]	; (8007b7c <UART_SetConfig+0x2e4>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d138      	bne.n	8007b86 <UART_SetConfig+0x2ee>
 8007b14:	4b13      	ldr	r3, [pc, #76]	; (8007b64 <UART_SetConfig+0x2cc>)
 8007b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b1a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007b1e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007b22:	d017      	beq.n	8007b54 <UART_SetConfig+0x2bc>
 8007b24:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007b28:	d82a      	bhi.n	8007b80 <UART_SetConfig+0x2e8>
 8007b2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b2e:	d00b      	beq.n	8007b48 <UART_SetConfig+0x2b0>
 8007b30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b34:	d824      	bhi.n	8007b80 <UART_SetConfig+0x2e8>
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d003      	beq.n	8007b42 <UART_SetConfig+0x2aa>
 8007b3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b3e:	d006      	beq.n	8007b4e <UART_SetConfig+0x2b6>
 8007b40:	e01e      	b.n	8007b80 <UART_SetConfig+0x2e8>
 8007b42:	2300      	movs	r3, #0
 8007b44:	77fb      	strb	r3, [r7, #31]
 8007b46:	e04b      	b.n	8007be0 <UART_SetConfig+0x348>
 8007b48:	2302      	movs	r3, #2
 8007b4a:	77fb      	strb	r3, [r7, #31]
 8007b4c:	e048      	b.n	8007be0 <UART_SetConfig+0x348>
 8007b4e:	2304      	movs	r3, #4
 8007b50:	77fb      	strb	r3, [r7, #31]
 8007b52:	e045      	b.n	8007be0 <UART_SetConfig+0x348>
 8007b54:	2308      	movs	r3, #8
 8007b56:	77fb      	strb	r3, [r7, #31]
 8007b58:	e042      	b.n	8007be0 <UART_SetConfig+0x348>
 8007b5a:	bf00      	nop
 8007b5c:	efff69f3 	.word	0xefff69f3
 8007b60:	40011000 	.word	0x40011000
 8007b64:	40023800 	.word	0x40023800
 8007b68:	40004400 	.word	0x40004400
 8007b6c:	40004800 	.word	0x40004800
 8007b70:	40004c00 	.word	0x40004c00
 8007b74:	40005000 	.word	0x40005000
 8007b78:	40011400 	.word	0x40011400
 8007b7c:	40007800 	.word	0x40007800
 8007b80:	2310      	movs	r3, #16
 8007b82:	77fb      	strb	r3, [r7, #31]
 8007b84:	e02c      	b.n	8007be0 <UART_SetConfig+0x348>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a72      	ldr	r2, [pc, #456]	; (8007d54 <UART_SetConfig+0x4bc>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d125      	bne.n	8007bdc <UART_SetConfig+0x344>
 8007b90:	4b71      	ldr	r3, [pc, #452]	; (8007d58 <UART_SetConfig+0x4c0>)
 8007b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b96:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007b9a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007b9e:	d017      	beq.n	8007bd0 <UART_SetConfig+0x338>
 8007ba0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007ba4:	d817      	bhi.n	8007bd6 <UART_SetConfig+0x33e>
 8007ba6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007baa:	d00b      	beq.n	8007bc4 <UART_SetConfig+0x32c>
 8007bac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bb0:	d811      	bhi.n	8007bd6 <UART_SetConfig+0x33e>
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d003      	beq.n	8007bbe <UART_SetConfig+0x326>
 8007bb6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007bba:	d006      	beq.n	8007bca <UART_SetConfig+0x332>
 8007bbc:	e00b      	b.n	8007bd6 <UART_SetConfig+0x33e>
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	77fb      	strb	r3, [r7, #31]
 8007bc2:	e00d      	b.n	8007be0 <UART_SetConfig+0x348>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	77fb      	strb	r3, [r7, #31]
 8007bc8:	e00a      	b.n	8007be0 <UART_SetConfig+0x348>
 8007bca:	2304      	movs	r3, #4
 8007bcc:	77fb      	strb	r3, [r7, #31]
 8007bce:	e007      	b.n	8007be0 <UART_SetConfig+0x348>
 8007bd0:	2308      	movs	r3, #8
 8007bd2:	77fb      	strb	r3, [r7, #31]
 8007bd4:	e004      	b.n	8007be0 <UART_SetConfig+0x348>
 8007bd6:	2310      	movs	r3, #16
 8007bd8:	77fb      	strb	r3, [r7, #31]
 8007bda:	e001      	b.n	8007be0 <UART_SetConfig+0x348>
 8007bdc:	2310      	movs	r3, #16
 8007bde:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	69db      	ldr	r3, [r3, #28]
 8007be4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007be8:	d15b      	bne.n	8007ca2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007bea:	7ffb      	ldrb	r3, [r7, #31]
 8007bec:	2b08      	cmp	r3, #8
 8007bee:	d828      	bhi.n	8007c42 <UART_SetConfig+0x3aa>
 8007bf0:	a201      	add	r2, pc, #4	; (adr r2, 8007bf8 <UART_SetConfig+0x360>)
 8007bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf6:	bf00      	nop
 8007bf8:	08007c1d 	.word	0x08007c1d
 8007bfc:	08007c25 	.word	0x08007c25
 8007c00:	08007c2d 	.word	0x08007c2d
 8007c04:	08007c43 	.word	0x08007c43
 8007c08:	08007c33 	.word	0x08007c33
 8007c0c:	08007c43 	.word	0x08007c43
 8007c10:	08007c43 	.word	0x08007c43
 8007c14:	08007c43 	.word	0x08007c43
 8007c18:	08007c3b 	.word	0x08007c3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c1c:	f7fd fc8c 	bl	8005538 <HAL_RCC_GetPCLK1Freq>
 8007c20:	61b8      	str	r0, [r7, #24]
        break;
 8007c22:	e013      	b.n	8007c4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c24:	f7fd fc9c 	bl	8005560 <HAL_RCC_GetPCLK2Freq>
 8007c28:	61b8      	str	r0, [r7, #24]
        break;
 8007c2a:	e00f      	b.n	8007c4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c2c:	4b4b      	ldr	r3, [pc, #300]	; (8007d5c <UART_SetConfig+0x4c4>)
 8007c2e:	61bb      	str	r3, [r7, #24]
        break;
 8007c30:	e00c      	b.n	8007c4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c32:	f7fd fb6f 	bl	8005314 <HAL_RCC_GetSysClockFreq>
 8007c36:	61b8      	str	r0, [r7, #24]
        break;
 8007c38:	e008      	b.n	8007c4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c3e:	61bb      	str	r3, [r7, #24]
        break;
 8007c40:	e004      	b.n	8007c4c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007c42:	2300      	movs	r3, #0
 8007c44:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	77bb      	strb	r3, [r7, #30]
        break;
 8007c4a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c4c:	69bb      	ldr	r3, [r7, #24]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d074      	beq.n	8007d3c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	005a      	lsls	r2, r3, #1
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	085b      	lsrs	r3, r3, #1
 8007c5c:	441a      	add	r2, r3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	685b      	ldr	r3, [r3, #4]
 8007c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c66:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	2b0f      	cmp	r3, #15
 8007c6c:	d916      	bls.n	8007c9c <UART_SetConfig+0x404>
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c74:	d212      	bcs.n	8007c9c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	f023 030f 	bic.w	r3, r3, #15
 8007c7e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	085b      	lsrs	r3, r3, #1
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	f003 0307 	and.w	r3, r3, #7
 8007c8a:	b29a      	uxth	r2, r3
 8007c8c:	89fb      	ldrh	r3, [r7, #14]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	89fa      	ldrh	r2, [r7, #14]
 8007c98:	60da      	str	r2, [r3, #12]
 8007c9a:	e04f      	b.n	8007d3c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	77bb      	strb	r3, [r7, #30]
 8007ca0:	e04c      	b.n	8007d3c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ca2:	7ffb      	ldrb	r3, [r7, #31]
 8007ca4:	2b08      	cmp	r3, #8
 8007ca6:	d828      	bhi.n	8007cfa <UART_SetConfig+0x462>
 8007ca8:	a201      	add	r2, pc, #4	; (adr r2, 8007cb0 <UART_SetConfig+0x418>)
 8007caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cae:	bf00      	nop
 8007cb0:	08007cd5 	.word	0x08007cd5
 8007cb4:	08007cdd 	.word	0x08007cdd
 8007cb8:	08007ce5 	.word	0x08007ce5
 8007cbc:	08007cfb 	.word	0x08007cfb
 8007cc0:	08007ceb 	.word	0x08007ceb
 8007cc4:	08007cfb 	.word	0x08007cfb
 8007cc8:	08007cfb 	.word	0x08007cfb
 8007ccc:	08007cfb 	.word	0x08007cfb
 8007cd0:	08007cf3 	.word	0x08007cf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007cd4:	f7fd fc30 	bl	8005538 <HAL_RCC_GetPCLK1Freq>
 8007cd8:	61b8      	str	r0, [r7, #24]
        break;
 8007cda:	e013      	b.n	8007d04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cdc:	f7fd fc40 	bl	8005560 <HAL_RCC_GetPCLK2Freq>
 8007ce0:	61b8      	str	r0, [r7, #24]
        break;
 8007ce2:	e00f      	b.n	8007d04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ce4:	4b1d      	ldr	r3, [pc, #116]	; (8007d5c <UART_SetConfig+0x4c4>)
 8007ce6:	61bb      	str	r3, [r7, #24]
        break;
 8007ce8:	e00c      	b.n	8007d04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cea:	f7fd fb13 	bl	8005314 <HAL_RCC_GetSysClockFreq>
 8007cee:	61b8      	str	r0, [r7, #24]
        break;
 8007cf0:	e008      	b.n	8007d04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cf6:	61bb      	str	r3, [r7, #24]
        break;
 8007cf8:	e004      	b.n	8007d04 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	77bb      	strb	r3, [r7, #30]
        break;
 8007d02:	bf00      	nop
    }

    if (pclk != 0U)
 8007d04:	69bb      	ldr	r3, [r7, #24]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d018      	beq.n	8007d3c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	085a      	lsrs	r2, r3, #1
 8007d10:	69bb      	ldr	r3, [r7, #24]
 8007d12:	441a      	add	r2, r3
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d1c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	2b0f      	cmp	r3, #15
 8007d22:	d909      	bls.n	8007d38 <UART_SetConfig+0x4a0>
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d2a:	d205      	bcs.n	8007d38 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	60da      	str	r2, [r3, #12]
 8007d36:	e001      	b.n	8007d3c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007d48:	7fbb      	ldrb	r3, [r7, #30]
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3720      	adds	r7, #32
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop
 8007d54:	40007c00 	.word	0x40007c00
 8007d58:	40023800 	.word	0x40023800
 8007d5c:	00f42400 	.word	0x00f42400

08007d60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6c:	f003 0301 	and.w	r3, r3, #1
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d00a      	beq.n	8007d8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	430a      	orrs	r2, r1
 8007d88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8e:	f003 0302 	and.w	r3, r3, #2
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00a      	beq.n	8007dac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	430a      	orrs	r2, r1
 8007daa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db0:	f003 0304 	and.w	r3, r3, #4
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d00a      	beq.n	8007dce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	430a      	orrs	r2, r1
 8007dcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd2:	f003 0308 	and.w	r3, r3, #8
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d00a      	beq.n	8007df0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	430a      	orrs	r2, r1
 8007dee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df4:	f003 0310 	and.w	r3, r3, #16
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00a      	beq.n	8007e12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	430a      	orrs	r2, r1
 8007e10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e16:	f003 0320 	and.w	r3, r3, #32
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d00a      	beq.n	8007e34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	430a      	orrs	r2, r1
 8007e32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d01a      	beq.n	8007e76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	430a      	orrs	r2, r1
 8007e54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e5e:	d10a      	bne.n	8007e76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	430a      	orrs	r2, r1
 8007e74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d00a      	beq.n	8007e98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	430a      	orrs	r2, r1
 8007e96:	605a      	str	r2, [r3, #4]
  }
}
 8007e98:	bf00      	nop
 8007e9a:	370c      	adds	r7, #12
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b086      	sub	sp, #24
 8007ea8:	af02      	add	r7, sp, #8
 8007eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007eb4:	f7fb fa84 	bl	80033c0 <HAL_GetTick>
 8007eb8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f003 0308 	and.w	r3, r3, #8
 8007ec4:	2b08      	cmp	r3, #8
 8007ec6:	d10e      	bne.n	8007ee6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ec8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ecc:	9300      	str	r3, [sp, #0]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f000 f831 	bl	8007f3e <UART_WaitOnFlagUntilTimeout>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d001      	beq.n	8007ee6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	e027      	b.n	8007f36 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 0304 	and.w	r3, r3, #4
 8007ef0:	2b04      	cmp	r3, #4
 8007ef2:	d10e      	bne.n	8007f12 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ef4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ef8:	9300      	str	r3, [sp, #0]
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2200      	movs	r2, #0
 8007efe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 f81b 	bl	8007f3e <UART_WaitOnFlagUntilTimeout>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d001      	beq.n	8007f12 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f0e:	2303      	movs	r3, #3
 8007f10:	e011      	b.n	8007f36 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2220      	movs	r2, #32
 8007f16:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2220      	movs	r2, #32
 8007f1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2200      	movs	r2, #0
 8007f24:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}

08007f3e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f3e:	b580      	push	{r7, lr}
 8007f40:	b09c      	sub	sp, #112	; 0x70
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	60f8      	str	r0, [r7, #12]
 8007f46:	60b9      	str	r1, [r7, #8]
 8007f48:	603b      	str	r3, [r7, #0]
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f4e:	e0a7      	b.n	80080a0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f56:	f000 80a3 	beq.w	80080a0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f5a:	f7fb fa31 	bl	80033c0 <HAL_GetTick>
 8007f5e:	4602      	mov	r2, r0
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	1ad3      	subs	r3, r2, r3
 8007f64:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d302      	bcc.n	8007f70 <UART_WaitOnFlagUntilTimeout+0x32>
 8007f6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d13f      	bne.n	8007ff0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f78:	e853 3f00 	ldrex	r3, [r3]
 8007f7c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007f7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f80:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007f84:	667b      	str	r3, [r7, #100]	; 0x64
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007f8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f90:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f92:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007f94:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007f96:	e841 2300 	strex	r3, r2, [r1]
 8007f9a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007f9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1e6      	bne.n	8007f70 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	3308      	adds	r3, #8
 8007fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fac:	e853 3f00 	ldrex	r3, [r3]
 8007fb0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fb4:	f023 0301 	bic.w	r3, r3, #1
 8007fb8:	663b      	str	r3, [r7, #96]	; 0x60
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3308      	adds	r3, #8
 8007fc0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007fc2:	64ba      	str	r2, [r7, #72]	; 0x48
 8007fc4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007fc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007fd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1e5      	bne.n	8007fa2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2220      	movs	r2, #32
 8007fda:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2220      	movs	r2, #32
 8007fe0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007fec:	2303      	movs	r3, #3
 8007fee:	e068      	b.n	80080c2 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f003 0304 	and.w	r3, r3, #4
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d050      	beq.n	80080a0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	69db      	ldr	r3, [r3, #28]
 8008004:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008008:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800800c:	d148      	bne.n	80080a0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008016:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008020:	e853 3f00 	ldrex	r3, [r3]
 8008024:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008028:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800802c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	461a      	mov	r2, r3
 8008034:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008036:	637b      	str	r3, [r7, #52]	; 0x34
 8008038:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800803a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800803c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800803e:	e841 2300 	strex	r3, r2, [r1]
 8008042:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008046:	2b00      	cmp	r3, #0
 8008048:	d1e6      	bne.n	8008018 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	3308      	adds	r3, #8
 8008050:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	e853 3f00 	ldrex	r3, [r3]
 8008058:	613b      	str	r3, [r7, #16]
   return(result);
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	f023 0301 	bic.w	r3, r3, #1
 8008060:	66bb      	str	r3, [r7, #104]	; 0x68
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	3308      	adds	r3, #8
 8008068:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800806a:	623a      	str	r2, [r7, #32]
 800806c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806e:	69f9      	ldr	r1, [r7, #28]
 8008070:	6a3a      	ldr	r2, [r7, #32]
 8008072:	e841 2300 	strex	r3, r2, [r1]
 8008076:	61bb      	str	r3, [r7, #24]
   return(result);
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d1e5      	bne.n	800804a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2220      	movs	r2, #32
 8008082:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2220      	movs	r2, #32
 8008088:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2220      	movs	r2, #32
 8008090:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2200      	movs	r2, #0
 8008098:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800809c:	2303      	movs	r3, #3
 800809e:	e010      	b.n	80080c2 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	69da      	ldr	r2, [r3, #28]
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	4013      	ands	r3, r2
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	bf0c      	ite	eq
 80080b0:	2301      	moveq	r3, #1
 80080b2:	2300      	movne	r3, #0
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	461a      	mov	r2, r3
 80080b8:	79fb      	ldrb	r3, [r7, #7]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	f43f af48 	beq.w	8007f50 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3770      	adds	r7, #112	; 0x70
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
	...

080080cc <__errno>:
 80080cc:	4b01      	ldr	r3, [pc, #4]	; (80080d4 <__errno+0x8>)
 80080ce:	6818      	ldr	r0, [r3, #0]
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	2000000c 	.word	0x2000000c

080080d8 <__libc_init_array>:
 80080d8:	b570      	push	{r4, r5, r6, lr}
 80080da:	4d0d      	ldr	r5, [pc, #52]	; (8008110 <__libc_init_array+0x38>)
 80080dc:	4c0d      	ldr	r4, [pc, #52]	; (8008114 <__libc_init_array+0x3c>)
 80080de:	1b64      	subs	r4, r4, r5
 80080e0:	10a4      	asrs	r4, r4, #2
 80080e2:	2600      	movs	r6, #0
 80080e4:	42a6      	cmp	r6, r4
 80080e6:	d109      	bne.n	80080fc <__libc_init_array+0x24>
 80080e8:	4d0b      	ldr	r5, [pc, #44]	; (8008118 <__libc_init_array+0x40>)
 80080ea:	4c0c      	ldr	r4, [pc, #48]	; (800811c <__libc_init_array+0x44>)
 80080ec:	f000 f980 	bl	80083f0 <_init>
 80080f0:	1b64      	subs	r4, r4, r5
 80080f2:	10a4      	asrs	r4, r4, #2
 80080f4:	2600      	movs	r6, #0
 80080f6:	42a6      	cmp	r6, r4
 80080f8:	d105      	bne.n	8008106 <__libc_init_array+0x2e>
 80080fa:	bd70      	pop	{r4, r5, r6, pc}
 80080fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008100:	4798      	blx	r3
 8008102:	3601      	adds	r6, #1
 8008104:	e7ee      	b.n	80080e4 <__libc_init_array+0xc>
 8008106:	f855 3b04 	ldr.w	r3, [r5], #4
 800810a:	4798      	blx	r3
 800810c:	3601      	adds	r6, #1
 800810e:	e7f2      	b.n	80080f6 <__libc_init_array+0x1e>
 8008110:	08008450 	.word	0x08008450
 8008114:	08008450 	.word	0x08008450
 8008118:	08008450 	.word	0x08008450
 800811c:	08008454 	.word	0x08008454

08008120 <memcpy>:
 8008120:	440a      	add	r2, r1
 8008122:	4291      	cmp	r1, r2
 8008124:	f100 33ff 	add.w	r3, r0, #4294967295
 8008128:	d100      	bne.n	800812c <memcpy+0xc>
 800812a:	4770      	bx	lr
 800812c:	b510      	push	{r4, lr}
 800812e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008132:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008136:	4291      	cmp	r1, r2
 8008138:	d1f9      	bne.n	800812e <memcpy+0xe>
 800813a:	bd10      	pop	{r4, pc}

0800813c <memset>:
 800813c:	4402      	add	r2, r0
 800813e:	4603      	mov	r3, r0
 8008140:	4293      	cmp	r3, r2
 8008142:	d100      	bne.n	8008146 <memset+0xa>
 8008144:	4770      	bx	lr
 8008146:	f803 1b01 	strb.w	r1, [r3], #1
 800814a:	e7f9      	b.n	8008140 <memset+0x4>

0800814c <asin>:
 800814c:	b508      	push	{r3, lr}
 800814e:	ed2d 8b04 	vpush	{d8-d9}
 8008152:	eeb0 8b40 	vmov.f64	d8, d0
 8008156:	f000 f827 	bl	80081a8 <__ieee754_asin>
 800815a:	eeb4 8b48 	vcmp.f64	d8, d8
 800815e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008162:	eeb0 9b40 	vmov.f64	d9, d0
 8008166:	d615      	bvs.n	8008194 <asin+0x48>
 8008168:	eeb0 0b48 	vmov.f64	d0, d8
 800816c:	f000 f92d 	bl	80083ca <fabs>
 8008170:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8008174:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800817c:	dd0a      	ble.n	8008194 <asin+0x48>
 800817e:	f7ff ffa5 	bl	80080cc <__errno>
 8008182:	ecbd 8b04 	vpop	{d8-d9}
 8008186:	2321      	movs	r3, #33	; 0x21
 8008188:	6003      	str	r3, [r0, #0]
 800818a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800818e:	4804      	ldr	r0, [pc, #16]	; (80081a0 <asin+0x54>)
 8008190:	f000 b926 	b.w	80083e0 <nan>
 8008194:	eeb0 0b49 	vmov.f64	d0, d9
 8008198:	ecbd 8b04 	vpop	{d8-d9}
 800819c:	bd08      	pop	{r3, pc}
 800819e:	bf00      	nop
 80081a0:	08008444 	.word	0x08008444
 80081a4:	00000000 	.word	0x00000000

080081a8 <__ieee754_asin>:
 80081a8:	b538      	push	{r3, r4, r5, lr}
 80081aa:	ee10 5a90 	vmov	r5, s1
 80081ae:	4b82      	ldr	r3, [pc, #520]	; (80083b8 <__ieee754_asin+0x210>)
 80081b0:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80081b4:	429c      	cmp	r4, r3
 80081b6:	ed2d 8b06 	vpush	{d8-d10}
 80081ba:	dd19      	ble.n	80081f0 <__ieee754_asin+0x48>
 80081bc:	ee10 3a10 	vmov	r3, s0
 80081c0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80081c4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80081c8:	4323      	orrs	r3, r4
 80081ca:	d10c      	bne.n	80081e6 <__ieee754_asin+0x3e>
 80081cc:	ed9f 7b5c 	vldr	d7, [pc, #368]	; 8008340 <__ieee754_asin+0x198>
 80081d0:	ed9f 6b5d 	vldr	d6, [pc, #372]	; 8008348 <__ieee754_asin+0x1a0>
 80081d4:	ee20 7b07 	vmul.f64	d7, d0, d7
 80081d8:	eea0 7b06 	vfma.f64	d7, d0, d6
 80081dc:	eeb0 0b47 	vmov.f64	d0, d7
 80081e0:	ecbd 8b06 	vpop	{d8-d10}
 80081e4:	bd38      	pop	{r3, r4, r5, pc}
 80081e6:	ee30 7b40 	vsub.f64	d7, d0, d0
 80081ea:	ee87 0b07 	vdiv.f64	d0, d7, d7
 80081ee:	e7f7      	b.n	80081e0 <__ieee754_asin+0x38>
 80081f0:	4b72      	ldr	r3, [pc, #456]	; (80083bc <__ieee754_asin+0x214>)
 80081f2:	eeb7 9b00 	vmov.f64	d9, #112	; 0x3f800000  1.0
 80081f6:	429c      	cmp	r4, r3
 80081f8:	dc0b      	bgt.n	8008212 <__ieee754_asin+0x6a>
 80081fa:	f1b4 5f79 	cmp.w	r4, #1044381696	; 0x3e400000
 80081fe:	da52      	bge.n	80082a6 <__ieee754_asin+0xfe>
 8008200:	ed9f 7b53 	vldr	d7, [pc, #332]	; 8008350 <__ieee754_asin+0x1a8>
 8008204:	ee30 7b07 	vadd.f64	d7, d0, d7
 8008208:	eeb4 7bc9 	vcmpe.f64	d7, d9
 800820c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008210:	dce6      	bgt.n	80081e0 <__ieee754_asin+0x38>
 8008212:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8008216:	f000 f8d8 	bl	80083ca <fabs>
 800821a:	ed9f 7b4f 	vldr	d7, [pc, #316]	; 8008358 <__ieee754_asin+0x1b0>
 800821e:	ee39 0b40 	vsub.f64	d0, d9, d0
 8008222:	ee20 8b08 	vmul.f64	d8, d0, d8
 8008226:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8008360 <__ieee754_asin+0x1b8>
 800822a:	eeb0 0b48 	vmov.f64	d0, d8
 800822e:	eea8 6b07 	vfma.f64	d6, d8, d7
 8008232:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 8008368 <__ieee754_asin+0x1c0>
 8008236:	eea6 7b08 	vfma.f64	d7, d6, d8
 800823a:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8008370 <__ieee754_asin+0x1c8>
 800823e:	ed9f ab4e 	vldr	d10, [pc, #312]	; 8008378 <__ieee754_asin+0x1d0>
 8008242:	eea7 6b08 	vfma.f64	d6, d7, d8
 8008246:	ed9f 7b4e 	vldr	d7, [pc, #312]	; 8008380 <__ieee754_asin+0x1d8>
 800824a:	eea6 7b08 	vfma.f64	d7, d6, d8
 800824e:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8008388 <__ieee754_asin+0x1e0>
 8008252:	eea7 ab08 	vfma.f64	d10, d7, d8
 8008256:	ee2a ab08 	vmul.f64	d10, d10, d8
 800825a:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 8008390 <__ieee754_asin+0x1e8>
 800825e:	eea8 7b06 	vfma.f64	d7, d8, d6
 8008262:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8008398 <__ieee754_asin+0x1f0>
 8008266:	eea7 6b08 	vfma.f64	d6, d7, d8
 800826a:	ed9f 7b4d 	vldr	d7, [pc, #308]	; 80083a0 <__ieee754_asin+0x1f8>
 800826e:	eea6 7b08 	vfma.f64	d7, d6, d8
 8008272:	eea7 9b08 	vfma.f64	d9, d7, d8
 8008276:	f000 f8a5 	bl	80083c4 <__ieee754_sqrt>
 800827a:	ee8a 5b09 	vdiv.f64	d5, d10, d9
 800827e:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 8008282:	4b4f      	ldr	r3, [pc, #316]	; (80083c0 <__ieee754_asin+0x218>)
 8008284:	429c      	cmp	r4, r3
 8008286:	dd3d      	ble.n	8008304 <__ieee754_asin+0x15c>
 8008288:	eea0 0b05 	vfma.f64	d0, d0, d5
 800828c:	ed9f 7b46 	vldr	d7, [pc, #280]	; 80083a8 <__ieee754_asin+0x200>
 8008290:	eea0 7b04 	vfma.f64	d7, d0, d4
 8008294:	ed9f 0b2c 	vldr	d0, [pc, #176]	; 8008348 <__ieee754_asin+0x1a0>
 8008298:	ee30 0b47 	vsub.f64	d0, d0, d7
 800829c:	2d00      	cmp	r5, #0
 800829e:	bfd8      	it	le
 80082a0:	eeb1 0b40 	vnegle.f64	d0, d0
 80082a4:	e79c      	b.n	80081e0 <__ieee754_asin+0x38>
 80082a6:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 8008358 <__ieee754_asin+0x1b0>
 80082aa:	ee20 7b00 	vmul.f64	d7, d0, d0
 80082ae:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 8008360 <__ieee754_asin+0x1b8>
 80082b2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80082b6:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 8008368 <__ieee754_asin+0x1c0>
 80082ba:	eea6 5b07 	vfma.f64	d5, d6, d7
 80082be:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 8008370 <__ieee754_asin+0x1c8>
 80082c2:	eea5 6b07 	vfma.f64	d6, d5, d7
 80082c6:	ed9f 5b2e 	vldr	d5, [pc, #184]	; 8008380 <__ieee754_asin+0x1d8>
 80082ca:	eea6 5b07 	vfma.f64	d5, d6, d7
 80082ce:	ed9f 6b2a 	vldr	d6, [pc, #168]	; 8008378 <__ieee754_asin+0x1d0>
 80082d2:	ed9f 4b2d 	vldr	d4, [pc, #180]	; 8008388 <__ieee754_asin+0x1e0>
 80082d6:	eea5 6b07 	vfma.f64	d6, d5, d7
 80082da:	ee26 6b07 	vmul.f64	d6, d6, d7
 80082de:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 8008390 <__ieee754_asin+0x1e8>
 80082e2:	eea7 5b04 	vfma.f64	d5, d7, d4
 80082e6:	ed9f 4b2c 	vldr	d4, [pc, #176]	; 8008398 <__ieee754_asin+0x1f0>
 80082ea:	eea5 4b07 	vfma.f64	d4, d5, d7
 80082ee:	ed9f 5b2c 	vldr	d5, [pc, #176]	; 80083a0 <__ieee754_asin+0x1f8>
 80082f2:	eea4 5b07 	vfma.f64	d5, d4, d7
 80082f6:	eea5 9b07 	vfma.f64	d9, d5, d7
 80082fa:	ee86 7b09 	vdiv.f64	d7, d6, d9
 80082fe:	eea0 0b07 	vfma.f64	d0, d0, d7
 8008302:	e76d      	b.n	80081e0 <__ieee754_asin+0x38>
 8008304:	ec53 2b10 	vmov	r2, r3, d0
 8008308:	2200      	movs	r2, #0
 800830a:	ec43 2b16 	vmov	d6, r2, r3
 800830e:	ee30 7b06 	vadd.f64	d7, d0, d6
 8008312:	eea6 8b46 	vfms.f64	d8, d6, d6
 8008316:	ee88 3b07 	vdiv.f64	d3, d8, d7
 800831a:	ed9f 7b09 	vldr	d7, [pc, #36]	; 8008340 <__ieee754_asin+0x198>
 800831e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8008322:	eea3 7b44 	vfms.f64	d7, d3, d4
 8008326:	ee90 7b05 	vfnms.f64	d7, d0, d5
 800832a:	ed9f 5b21 	vldr	d5, [pc, #132]	; 80083b0 <__ieee754_asin+0x208>
 800832e:	eeb0 0b45 	vmov.f64	d0, d5
 8008332:	eea6 0b44 	vfms.f64	d0, d6, d4
 8008336:	ee37 0b40 	vsub.f64	d0, d7, d0
 800833a:	ee35 0b40 	vsub.f64	d0, d5, d0
 800833e:	e7ad      	b.n	800829c <__ieee754_asin+0xf4>
 8008340:	33145c07 	.word	0x33145c07
 8008344:	3c91a626 	.word	0x3c91a626
 8008348:	54442d18 	.word	0x54442d18
 800834c:	3ff921fb 	.word	0x3ff921fb
 8008350:	8800759c 	.word	0x8800759c
 8008354:	7e37e43c 	.word	0x7e37e43c
 8008358:	0dfdf709 	.word	0x0dfdf709
 800835c:	3f023de1 	.word	0x3f023de1
 8008360:	7501b288 	.word	0x7501b288
 8008364:	3f49efe0 	.word	0x3f49efe0
 8008368:	b5688f3b 	.word	0xb5688f3b
 800836c:	bfa48228 	.word	0xbfa48228
 8008370:	0e884455 	.word	0x0e884455
 8008374:	3fc9c155 	.word	0x3fc9c155
 8008378:	55555555 	.word	0x55555555
 800837c:	3fc55555 	.word	0x3fc55555
 8008380:	03eb6f7d 	.word	0x03eb6f7d
 8008384:	bfd4d612 	.word	0xbfd4d612
 8008388:	b12e9282 	.word	0xb12e9282
 800838c:	3fb3b8c5 	.word	0x3fb3b8c5
 8008390:	1b8d0159 	.word	0x1b8d0159
 8008394:	bfe6066c 	.word	0xbfe6066c
 8008398:	9c598ac8 	.word	0x9c598ac8
 800839c:	40002ae5 	.word	0x40002ae5
 80083a0:	1c8a2d4b 	.word	0x1c8a2d4b
 80083a4:	c0033a27 	.word	0xc0033a27
 80083a8:	33145c07 	.word	0x33145c07
 80083ac:	bc91a626 	.word	0xbc91a626
 80083b0:	54442d18 	.word	0x54442d18
 80083b4:	3fe921fb 	.word	0x3fe921fb
 80083b8:	3fefffff 	.word	0x3fefffff
 80083bc:	3fdfffff 	.word	0x3fdfffff
 80083c0:	3fef3332 	.word	0x3fef3332

080083c4 <__ieee754_sqrt>:
 80083c4:	eeb1 0bc0 	vsqrt.f64	d0, d0
 80083c8:	4770      	bx	lr

080083ca <fabs>:
 80083ca:	ec51 0b10 	vmov	r0, r1, d0
 80083ce:	ee10 2a10 	vmov	r2, s0
 80083d2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80083d6:	ec43 2b10 	vmov	d0, r2, r3
 80083da:	4770      	bx	lr
 80083dc:	0000      	movs	r0, r0
	...

080083e0 <nan>:
 80083e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80083e8 <nan+0x8>
 80083e4:	4770      	bx	lr
 80083e6:	bf00      	nop
 80083e8:	00000000 	.word	0x00000000
 80083ec:	7ff80000 	.word	0x7ff80000

080083f0 <_init>:
 80083f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083f2:	bf00      	nop
 80083f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083f6:	bc08      	pop	{r3}
 80083f8:	469e      	mov	lr, r3
 80083fa:	4770      	bx	lr

080083fc <_fini>:
 80083fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083fe:	bf00      	nop
 8008400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008402:	bc08      	pop	{r3}
 8008404:	469e      	mov	lr, r3
 8008406:	4770      	bx	lr
