/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_8z[2] ? celloutsig_0_4z : in_data[30];
  assign celloutsig_0_5z = ~(celloutsig_0_0z & celloutsig_0_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z & celloutsig_0_5z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & celloutsig_0_1z);
  always_ff @(posedge out_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= in_data[23:21];
  reg [14:0] _08_;
  always_ff @(posedge out_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 15'h0000;
    else _08_ <= { celloutsig_0_12z[7:3], celloutsig_0_4z, celloutsig_0_12z };
  assign out_data[14:0] = _08_;
  reg [2:0] _09_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 3'h0;
    else _09_ <= celloutsig_1_4z[4:2];
  assign { _00_, _02_[1:0] } = _09_;
  assign celloutsig_1_1z = in_data[122:106] & { in_data[175:170], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_6z[11:9] / { 1'h1, celloutsig_1_1z[15:14] };
  assign celloutsig_1_12z = ! { _00_, _02_[1:0] };
  assign celloutsig_0_4z = { in_data[84], celloutsig_0_1z, celloutsig_0_2z } < { celloutsig_0_3z[2], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[25:15], celloutsig_0_0z } < { in_data[75:65], celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:0] * in_data[173:166];
  assign celloutsig_0_3z = { in_data[81:72], celloutsig_0_2z } * { in_data[85:79], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = - in_data[175:165];
  assign celloutsig_0_0z = & in_data[12:3];
  assign celloutsig_0_7z = & in_data[60:43];
  assign celloutsig_0_9z = & { celloutsig_0_4z, celloutsig_0_3z, in_data[12:3] };
  assign celloutsig_0_10z = & { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[60:43] };
  assign celloutsig_0_17z = & { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_3z[9:6] };
  assign celloutsig_1_9z = & { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z[5:3], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z[10] };
  assign celloutsig_0_14z = ^ { in_data[61], _01_, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_3z = ^ celloutsig_1_2z[6:2];
  assign celloutsig_0_12z = { in_data[25:20], celloutsig_0_8z } <<< { celloutsig_0_8z[1:0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_3z[7:6], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z } <<< { celloutsig_0_8z[2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_8z = celloutsig_0_3z[9:7] - celloutsig_0_3z[7:5];
  assign celloutsig_1_4z = celloutsig_1_1z[14:8] - celloutsig_1_1z[15:9];
  assign celloutsig_1_5z = in_data[141:133] - in_data[126:118];
  assign celloutsig_1_6z = { celloutsig_1_4z[6:3], celloutsig_1_1z } - { celloutsig_1_4z[5:0], celloutsig_1_2z, celloutsig_1_4z };
  assign { out_data[100], out_data[98:96], out_data[99] } = { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z } & { celloutsig_1_4z[3], celloutsig_1_4z[1:0], celloutsig_1_12z, celloutsig_1_4z[2] };
  assign _02_[2] = _00_;
  assign { out_data[130:128], out_data[103:101], out_data[32] } = { 6'h00, celloutsig_0_17z };
endmodule
