Analysis for QUEUE_SIZE = 3, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 9s -> 9s
Frequency: 100 MHz -> Implementation: 36s -> 36s
Frequency: 100 MHz -> Power: 0.456 W
Frequency: 100 MHz -> CLB LUTs Used: 50
Frequency: 100 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 100 MHz -> CLB Registers Used: 51
Frequency: 100 MHz -> CLB Registers Util%: 0.02 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.397 ns
Frequency: 100 MHz -> Achieved Frequency: 384.172 MHz


Frequency: 150 MHz -> Synthesis: 6s -> 6s
Frequency: 150 MHz -> Implementation: 35s -> 35s
Frequency: 150 MHz -> Power: 0.459 W
Frequency: 150 MHz -> CLB LUTs Used: 50
Frequency: 150 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 150 MHz -> CLB Registers Used: 51
Frequency: 150 MHz -> CLB Registers Util%: 0.02 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.290 ns
Frequency: 150 MHz -> Achieved Frequency: 420.757 MHz


Frequency: 200 MHz -> Synthesis: 6s -> 6s
Frequency: 200 MHz -> Implementation: 35s -> 35s
Frequency: 200 MHz -> Power: 0.461 W
Frequency: 200 MHz -> CLB LUTs Used: 50
Frequency: 200 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 200 MHz -> CLB Registers Used: 51
Frequency: 200 MHz -> CLB Registers Util%: 0.02 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.740 ns
Frequency: 200 MHz -> Achieved Frequency: 442.478 MHz


Frequency: 250 MHz -> Synthesis: 7s -> 7s
Frequency: 250 MHz -> Implementation: 35s -> 35s
Frequency: 250 MHz -> Power: 0.464 W
Frequency: 250 MHz -> CLB LUTs Used: 50
Frequency: 250 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 250 MHz -> CLB Registers Used: 51
Frequency: 250 MHz -> CLB Registers Util%: 0.02 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.872 ns
Frequency: 250 MHz -> Achieved Frequency: 469.925 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 36s -> 36s
Frequency: 300 MHz -> Power: 0.467 W
Frequency: 300 MHz -> CLB LUTs Used: 50
Frequency: 300 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 300 MHz -> CLB Registers Used: 51
Frequency: 300 MHz -> CLB Registers Util%: 0.02 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.353 ns
Frequency: 300 MHz -> Achieved Frequency: 504.965 MHz


Frequency: 350 MHz -> Synthesis: 7s -> 7s
Frequency: 350 MHz -> Implementation: 34s -> 34s
Frequency: 350 MHz -> Power: 0.469 W
Frequency: 350 MHz -> CLB LUTs Used: 50
Frequency: 350 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 350 MHz -> CLB Registers Used: 51
Frequency: 350 MHz -> CLB Registers Util%: 0.02 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.953 ns
Frequency: 350 MHz -> Achieved Frequency: 525.171 MHz


Frequency: 400 MHz -> Synthesis: 7s -> 7s
Frequency: 400 MHz -> Implementation: 37s -> 37s
Frequency: 400 MHz -> Power: 0.472 W
Frequency: 400 MHz -> CLB LUTs Used: 50
Frequency: 400 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 400 MHz -> CLB Registers Used: 51
Frequency: 400 MHz -> CLB Registers Util%: 0.02 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.614 ns
Frequency: 400 MHz -> Achieved Frequency: 530.223 MHz


Frequency: 450 MHz -> Synthesis: 7s -> 7s
Frequency: 450 MHz -> Implementation: 35s -> 35s
Frequency: 450 MHz -> Power: 0.474 W
Frequency: 450 MHz -> CLB LUTs Used: 50
Frequency: 450 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 450 MHz -> CLB Registers Used: 51
Frequency: 450 MHz -> CLB Registers Util%: 0.02 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.504 ns
Frequency: 450 MHz -> Achieved Frequency: 581.997 MHz


Frequency: 500 MHz -> Synthesis: 7s -> 7s
Frequency: 500 MHz -> Implementation: 38s -> 38s
Frequency: 500 MHz -> Power: 0.477 W
Frequency: 500 MHz -> CLB LUTs Used: 50
Frequency: 500 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 500 MHz -> CLB Registers Used: 51
Frequency: 500 MHz -> CLB Registers Util%: 0.02 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.349 ns
Frequency: 500 MHz -> Achieved Frequency: 605.694 MHz


Frequency: 550 MHz -> Synthesis: 7s -> 7s
Frequency: 550 MHz -> Implementation: 42s -> 42s
Frequency: 550 MHz -> Power: 0.480 W
Frequency: 550 MHz -> CLB LUTs Used: 50
Frequency: 550 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 550 MHz -> CLB Registers Used: 51
Frequency: 550 MHz -> CLB Registers Util%: 0.02 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.213 ns
Frequency: 550 MHz -> Achieved Frequency: 622.982 MHz


Frequency: 600 MHz -> Synthesis: 7s -> 7s
Frequency: 600 MHz -> Implementation: 41s -> 41s
Frequency: 600 MHz -> Power: 0.482 W
Frequency: 600 MHz -> CLB LUTs Used: 51
Frequency: 600 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 600 MHz -> CLB Registers Used: 51
Frequency: 600 MHz -> CLB Registers Util%: 0.02 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.117 ns
Frequency: 600 MHz -> Achieved Frequency: 645.300 MHz


Frequency: 650 MHz -> Synthesis: 7s -> 7s
Frequency: 650 MHz -> Implementation: 46s -> 46s
Frequency: 650 MHz -> Power: 0.485 W
Frequency: 650 MHz -> CLB LUTs Used: 51
Frequency: 650 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 650 MHz -> CLB Registers Used: 51
Frequency: 650 MHz -> CLB Registers Util%: 0.02 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.117 ns
Frequency: 650 MHz -> Achieved Frequency: 703.501 MHz


Frequency: 700 MHz -> Synthesis: 7s -> 7s
Frequency: 700 MHz -> Implementation: 52s -> 52s
Frequency: 700 MHz -> Power: 0.488 W
Frequency: 700 MHz -> CLB LUTs Used: 51
Frequency: 700 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 700 MHz -> CLB Registers Used: 51
Frequency: 700 MHz -> CLB Registers Util%: 0.02 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: 0.024 ns
Frequency: 700 MHz -> Achieved Frequency: 711.961 MHz


Frequency: 750 MHz -> Synthesis: 8s -> 8s
Frequency: 750 MHz -> Implementation: 57s -> 57s
Frequency: 750 MHz -> Power: 0.490 W
Frequency: 750 MHz -> CLB LUTs Used: 51
Frequency: 750 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 750 MHz -> CLB Registers Used: 51
Frequency: 750 MHz -> CLB Registers Util%: 0.02 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.150 ns
Frequency: 750 MHz -> Achieved Frequency: 674.157 MHz


Frequency: 800 MHz -> Synthesis: 7s -> 7s
Frequency: 800 MHz -> Implementation: 53s -> 53s
Frequency: 800 MHz -> Power: 0.493 W
Frequency: 800 MHz -> CLB LUTs Used: 51
Frequency: 800 MHz -> CLB LUTs Util%: 0.04 %
Frequency: 800 MHz -> CLB Registers Used: 52
Frequency: 800 MHz -> CLB Registers Util%: 0.02 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.175 ns
Frequency: 800 MHz -> Achieved Frequency: 701.754 MHz


