

================================================================
== Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_125_1'
================================================================
* Date:           Tue Apr 30 21:47:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.133 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|       18|  16.665 ns|  59.994 ns|    5|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_125_1  |        3|       15|         5|          4|          1|  0 ~ 3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 8 6 
6 --> 2 
7 --> 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%eigVals_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %eigVals_load"   --->   Operation 10 'read' 'eigVals_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i52 @_ssdm_op_Read.ap_auto.i52, i52 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bitcast_ln126_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %bitcast_ln126"   --->   Operation 12 'read' 'bitcast_ln126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln125 = store i2 0, i2 %j" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 13 'store' 'store_ln125' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 15 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.43ns)   --->   "%icmp_ln125 = icmp_eq  i2 %j_1, i2 3" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 16 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %for.body11.i.split, void %for.inc27.i.loopexit.exitStub" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 17 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i2 %j_1" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 18 'zext' 'zext_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%dSortedBuf_addr = getelementptr i64 %dSortedBuf, i64 0, i64 %zext_ln125" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 19 'getelementptr' 'dSortedBuf_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.71ns)   --->   "%dSortedBuf_load = load i2 %dSortedBuf_addr" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 20 'load' 'dSortedBuf_load' <Predicate = (!icmp_ln125)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i63.i32.i32, i63 %bitcast_ln126_read, i32 52, i32 62" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 21 'partselect' 'tmp_s' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.73ns)   --->   "%icmp_ln126 = icmp_ne  i11 %tmp_s, i11 2047" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 22 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.98ns)   --->   "%icmp_ln126_1 = icmp_eq  i52 %tmp, i52 0" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 23 'icmp' 'icmp_ln126_1' <Predicate = (!icmp_ln125)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 24 [1/2] (0.71ns)   --->   "%dSortedBuf_load = load i2 %dSortedBuf_addr" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 24 'load' 'dSortedBuf_load' <Predicate = (!icmp_ln125)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 25 [1/1] (0.43ns)   --->   "%add_ln125 = add i2 %j_1, i2 1" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 25 'add' 'add_ln125' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln126_1 = bitcast i64 %dSortedBuf_load" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 26 'bitcast' 'bitcast_ln126_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln126_1, i32 52, i32 62" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 27 'partselect' 'tmp_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i64 %bitcast_ln126_1" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 28 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.73ns)   --->   "%icmp_ln126_2 = icmp_ne  i11 %tmp_11, i11 2047" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 29 'icmp' 'icmp_ln126_2' <Predicate = (!icmp_ln125)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.98ns)   --->   "%icmp_ln126_3 = icmp_eq  i52 %trunc_ln126, i52 0" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 30 'icmp' 'icmp_ln126_3' <Predicate = (!icmp_ln125)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [2/2] (2.01ns)   --->   "%tmp_12 = fcmp_ogt  i64 %eigVals_load_read, i64 %dSortedBuf_load" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 31 'dcmp' 'tmp_12' <Predicate = (!icmp_ln125)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 32 'specpipeline' 'specpipeline_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln125 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 1" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 34 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln126_1)   --->   "%or_ln126 = or i1 %icmp_ln126_1, i1 %icmp_ln126" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 35 'or' 'or_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln126_1)   --->   "%or_ln126_1 = or i1 %icmp_ln126_3, i1 %icmp_ln126_2" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 36 'or' 'or_ln126_1' <Predicate = (!icmp_ln125)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/2] (2.01ns)   --->   "%tmp_12 = fcmp_ogt  i64 %eigVals_load_read, i64 %dSortedBuf_load" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 37 'dcmp' 'tmp_12' <Predicate = (!icmp_ln125)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln126_1)   --->   "%and_ln126 = and i1 %or_ln126_1, i1 %or_ln126" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 38 'and' 'and_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln126_1 = and i1 %and_ln126, i1 %tmp_12" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 39 'and' 'and_ln126_1' <Predicate = (!icmp_ln125)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %and_ln126_1, void %for.inc24.i, void %if.then.i18.exitStub" [./pca.hpp:126->./pca.hpp:189]   --->   Operation 40 'br' 'br_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.38>
ST_6 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln125 = store i2 %add_ln125, i2 %j" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 41 'store' 'store_ln125' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln125 = br void %for.body11.i" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 42 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.38>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %j_2_out, i2 %j_1" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 43 'write' 'write_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %zext_ln125_out, i2 %j_1" [./pca.hpp:125->./pca.hpp:189]   --->   Operation 44 'write' 'write_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln125)> <Delay = 0.38>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.inc27.i.loopexit.exitStub, i1 0, void %if.then.i18.exitStub"   --->   Operation 46 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.38>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %j_2_out, i2 3"   --->   Operation 48 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 2 bit ('j', ./pca.hpp:125->./pca.hpp:189) [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln125', ./pca.hpp:125->./pca.hpp:189) of constant 0 on local variable 'j', ./pca.hpp:125->./pca.hpp:189 [11]  (0.387 ns)

 <State 2>: 0.985ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln126_1', ./pca.hpp:126->./pca.hpp:189) [30]  (0.985 ns)

 <State 3>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('dSortedBuf_load', ./pca.hpp:126->./pca.hpp:189) on array 'dSortedBuf' [24]  (0.714 ns)

 <State 4>: 2.011ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_12', ./pca.hpp:126->./pca.hpp:189) [35]  (2.011 ns)

 <State 5>: 2.133ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_12', ./pca.hpp:126->./pca.hpp:189) [35]  (2.011 ns)
	'and' operation 1 bit ('and_ln126_1', ./pca.hpp:126->./pca.hpp:189) [37]  (0.122 ns)

 <State 6>: 0.387ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln125', ./pca.hpp:125->./pca.hpp:189) of variable 'add_ln125', ./pca.hpp:125->./pca.hpp:189 on local variable 'j', ./pca.hpp:125->./pca.hpp:189 [40]  (0.387 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [50]  (0.387 ns)
	'phi' operation 1 bit ('UnifiedRetVal') [50]  (0.000 ns)

 <State 8>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('UnifiedRetVal') [50]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
