// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_init_block_AB_proc35 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        v209_0_address0,
        v209_0_ce0,
        v209_0_q0,
        block_A_loader_01_din,
        block_A_loader_01_num_data_valid,
        block_A_loader_01_fifo_cap,
        block_A_loader_01_full_n,
        block_A_loader_01_write,
        v209_1_address0,
        v209_1_ce0,
        v209_1_q0,
        block_A_loader_12_din,
        block_A_loader_12_num_data_valid,
        block_A_loader_12_fifo_cap,
        block_A_loader_12_full_n,
        block_A_loader_12_write,
        v209_2_address0,
        v209_2_ce0,
        v209_2_q0,
        block_A_loader_23_din,
        block_A_loader_23_num_data_valid,
        block_A_loader_23_fifo_cap,
        block_A_loader_23_full_n,
        block_A_loader_23_write,
        v209_3_address0,
        v209_3_ce0,
        v209_3_q0,
        block_A_loader_34_din,
        block_A_loader_34_num_data_valid,
        block_A_loader_34_fifo_cap,
        block_A_loader_34_full_n,
        block_A_loader_34_write,
        v209_4_address0,
        v209_4_ce0,
        v209_4_q0,
        block_A_loader_45_din,
        block_A_loader_45_num_data_valid,
        block_A_loader_45_fifo_cap,
        block_A_loader_45_full_n,
        block_A_loader_45_write,
        v209_5_address0,
        v209_5_ce0,
        v209_5_q0,
        block_A_loader_56_din,
        block_A_loader_56_num_data_valid,
        block_A_loader_56_fifo_cap,
        block_A_loader_56_full_n,
        block_A_loader_56_write,
        v209_6_address0,
        v209_6_ce0,
        v209_6_q0,
        block_A_loader_67_din,
        block_A_loader_67_num_data_valid,
        block_A_loader_67_fifo_cap,
        block_A_loader_67_full_n,
        block_A_loader_67_write,
        v209_7_address0,
        v209_7_ce0,
        v209_7_q0,
        block_A_loader_78_din,
        block_A_loader_78_num_data_valid,
        block_A_loader_78_fifo_cap,
        block_A_loader_78_full_n,
        block_A_loader_78_write,
        v209_8_address0,
        v209_8_ce0,
        v209_8_q0,
        block_A_loader_89_din,
        block_A_loader_89_num_data_valid,
        block_A_loader_89_fifo_cap,
        block_A_loader_89_full_n,
        block_A_loader_89_write,
        v209_9_address0,
        v209_9_ce0,
        v209_9_q0,
        block_A_loader_910_din,
        block_A_loader_910_num_data_valid,
        block_A_loader_910_fifo_cap,
        block_A_loader_910_full_n,
        block_A_loader_910_write,
        v209_10_address0,
        v209_10_ce0,
        v209_10_q0,
        block_A_loader_1011_din,
        block_A_loader_1011_num_data_valid,
        block_A_loader_1011_fifo_cap,
        block_A_loader_1011_full_n,
        block_A_loader_1011_write,
        v209_11_address0,
        v209_11_ce0,
        v209_11_q0,
        block_A_loader_1112_din,
        block_A_loader_1112_num_data_valid,
        block_A_loader_1112_fifo_cap,
        block_A_loader_1112_full_n,
        block_A_loader_1112_write,
        v210_0_address0,
        v210_0_ce0,
        v210_0_q0,
        jj,
        block_B_loader_013_din,
        block_B_loader_013_num_data_valid,
        block_B_loader_013_fifo_cap,
        block_B_loader_013_full_n,
        block_B_loader_013_write,
        v210_1_address0,
        v210_1_ce0,
        v210_1_q0,
        block_B_loader_114_din,
        block_B_loader_114_num_data_valid,
        block_B_loader_114_fifo_cap,
        block_B_loader_114_full_n,
        block_B_loader_114_write,
        v210_2_address0,
        v210_2_ce0,
        v210_2_q0,
        block_B_loader_215_din,
        block_B_loader_215_num_data_valid,
        block_B_loader_215_fifo_cap,
        block_B_loader_215_full_n,
        block_B_loader_215_write,
        v210_3_address0,
        v210_3_ce0,
        v210_3_q0,
        block_B_loader_316_din,
        block_B_loader_316_num_data_valid,
        block_B_loader_316_fifo_cap,
        block_B_loader_316_full_n,
        block_B_loader_316_write,
        v210_4_address0,
        v210_4_ce0,
        v210_4_q0,
        block_B_loader_417_din,
        block_B_loader_417_num_data_valid,
        block_B_loader_417_fifo_cap,
        block_B_loader_417_full_n,
        block_B_loader_417_write,
        v210_5_address0,
        v210_5_ce0,
        v210_5_q0,
        block_B_loader_518_din,
        block_B_loader_518_num_data_valid,
        block_B_loader_518_fifo_cap,
        block_B_loader_518_full_n,
        block_B_loader_518_write,
        v210_6_address0,
        v210_6_ce0,
        v210_6_q0,
        block_B_loader_619_din,
        block_B_loader_619_num_data_valid,
        block_B_loader_619_fifo_cap,
        block_B_loader_619_full_n,
        block_B_loader_619_write,
        v210_7_address0,
        v210_7_ce0,
        v210_7_q0,
        block_B_loader_720_din,
        block_B_loader_720_num_data_valid,
        block_B_loader_720_fifo_cap,
        block_B_loader_720_full_n,
        block_B_loader_720_write,
        v210_8_address0,
        v210_8_ce0,
        v210_8_q0,
        block_B_loader_821_din,
        block_B_loader_821_num_data_valid,
        block_B_loader_821_fifo_cap,
        block_B_loader_821_full_n,
        block_B_loader_821_write,
        v210_9_address0,
        v210_9_ce0,
        v210_9_q0,
        block_B_loader_922_din,
        block_B_loader_922_num_data_valid,
        block_B_loader_922_fifo_cap,
        block_B_loader_922_full_n,
        block_B_loader_922_write,
        v210_10_address0,
        v210_10_ce0,
        v210_10_q0,
        block_B_loader_1023_din,
        block_B_loader_1023_num_data_valid,
        block_B_loader_1023_fifo_cap,
        block_B_loader_1023_full_n,
        block_B_loader_1023_write,
        v210_11_address0,
        v210_11_ce0,
        v210_11_q0,
        block_B_loader_1124_din,
        block_B_loader_1124_num_data_valid,
        block_B_loader_1124_fifo_cap,
        block_B_loader_1124_full_n,
        block_B_loader_1124_write,
        jj_c_din,
        jj_c_num_data_valid,
        jj_c_fifo_cap,
        jj_c_full_n,
        jj_c_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [9:0] v209_0_address0;
output   v209_0_ce0;
input  [31:0] v209_0_q0;
output  [31:0] block_A_loader_01_din;
input  [1:0] block_A_loader_01_num_data_valid;
input  [1:0] block_A_loader_01_fifo_cap;
input   block_A_loader_01_full_n;
output   block_A_loader_01_write;
output  [9:0] v209_1_address0;
output   v209_1_ce0;
input  [31:0] v209_1_q0;
output  [31:0] block_A_loader_12_din;
input  [1:0] block_A_loader_12_num_data_valid;
input  [1:0] block_A_loader_12_fifo_cap;
input   block_A_loader_12_full_n;
output   block_A_loader_12_write;
output  [9:0] v209_2_address0;
output   v209_2_ce0;
input  [31:0] v209_2_q0;
output  [31:0] block_A_loader_23_din;
input  [1:0] block_A_loader_23_num_data_valid;
input  [1:0] block_A_loader_23_fifo_cap;
input   block_A_loader_23_full_n;
output   block_A_loader_23_write;
output  [9:0] v209_3_address0;
output   v209_3_ce0;
input  [31:0] v209_3_q0;
output  [31:0] block_A_loader_34_din;
input  [1:0] block_A_loader_34_num_data_valid;
input  [1:0] block_A_loader_34_fifo_cap;
input   block_A_loader_34_full_n;
output   block_A_loader_34_write;
output  [9:0] v209_4_address0;
output   v209_4_ce0;
input  [31:0] v209_4_q0;
output  [31:0] block_A_loader_45_din;
input  [1:0] block_A_loader_45_num_data_valid;
input  [1:0] block_A_loader_45_fifo_cap;
input   block_A_loader_45_full_n;
output   block_A_loader_45_write;
output  [9:0] v209_5_address0;
output   v209_5_ce0;
input  [31:0] v209_5_q0;
output  [31:0] block_A_loader_56_din;
input  [1:0] block_A_loader_56_num_data_valid;
input  [1:0] block_A_loader_56_fifo_cap;
input   block_A_loader_56_full_n;
output   block_A_loader_56_write;
output  [9:0] v209_6_address0;
output   v209_6_ce0;
input  [31:0] v209_6_q0;
output  [31:0] block_A_loader_67_din;
input  [1:0] block_A_loader_67_num_data_valid;
input  [1:0] block_A_loader_67_fifo_cap;
input   block_A_loader_67_full_n;
output   block_A_loader_67_write;
output  [9:0] v209_7_address0;
output   v209_7_ce0;
input  [31:0] v209_7_q0;
output  [31:0] block_A_loader_78_din;
input  [1:0] block_A_loader_78_num_data_valid;
input  [1:0] block_A_loader_78_fifo_cap;
input   block_A_loader_78_full_n;
output   block_A_loader_78_write;
output  [9:0] v209_8_address0;
output   v209_8_ce0;
input  [31:0] v209_8_q0;
output  [31:0] block_A_loader_89_din;
input  [1:0] block_A_loader_89_num_data_valid;
input  [1:0] block_A_loader_89_fifo_cap;
input   block_A_loader_89_full_n;
output   block_A_loader_89_write;
output  [9:0] v209_9_address0;
output   v209_9_ce0;
input  [31:0] v209_9_q0;
output  [31:0] block_A_loader_910_din;
input  [1:0] block_A_loader_910_num_data_valid;
input  [1:0] block_A_loader_910_fifo_cap;
input   block_A_loader_910_full_n;
output   block_A_loader_910_write;
output  [9:0] v209_10_address0;
output   v209_10_ce0;
input  [31:0] v209_10_q0;
output  [31:0] block_A_loader_1011_din;
input  [1:0] block_A_loader_1011_num_data_valid;
input  [1:0] block_A_loader_1011_fifo_cap;
input   block_A_loader_1011_full_n;
output   block_A_loader_1011_write;
output  [9:0] v209_11_address0;
output   v209_11_ce0;
input  [31:0] v209_11_q0;
output  [31:0] block_A_loader_1112_din;
input  [1:0] block_A_loader_1112_num_data_valid;
input  [1:0] block_A_loader_1112_fifo_cap;
input   block_A_loader_1112_full_n;
output   block_A_loader_1112_write;
output  [15:0] v210_0_address0;
output   v210_0_ce0;
input  [31:0] v210_0_q0;
input  [5:0] jj;
output  [31:0] block_B_loader_013_din;
input  [1:0] block_B_loader_013_num_data_valid;
input  [1:0] block_B_loader_013_fifo_cap;
input   block_B_loader_013_full_n;
output   block_B_loader_013_write;
output  [15:0] v210_1_address0;
output   v210_1_ce0;
input  [31:0] v210_1_q0;
output  [31:0] block_B_loader_114_din;
input  [1:0] block_B_loader_114_num_data_valid;
input  [1:0] block_B_loader_114_fifo_cap;
input   block_B_loader_114_full_n;
output   block_B_loader_114_write;
output  [15:0] v210_2_address0;
output   v210_2_ce0;
input  [31:0] v210_2_q0;
output  [31:0] block_B_loader_215_din;
input  [1:0] block_B_loader_215_num_data_valid;
input  [1:0] block_B_loader_215_fifo_cap;
input   block_B_loader_215_full_n;
output   block_B_loader_215_write;
output  [15:0] v210_3_address0;
output   v210_3_ce0;
input  [31:0] v210_3_q0;
output  [31:0] block_B_loader_316_din;
input  [1:0] block_B_loader_316_num_data_valid;
input  [1:0] block_B_loader_316_fifo_cap;
input   block_B_loader_316_full_n;
output   block_B_loader_316_write;
output  [15:0] v210_4_address0;
output   v210_4_ce0;
input  [31:0] v210_4_q0;
output  [31:0] block_B_loader_417_din;
input  [1:0] block_B_loader_417_num_data_valid;
input  [1:0] block_B_loader_417_fifo_cap;
input   block_B_loader_417_full_n;
output   block_B_loader_417_write;
output  [15:0] v210_5_address0;
output   v210_5_ce0;
input  [31:0] v210_5_q0;
output  [31:0] block_B_loader_518_din;
input  [1:0] block_B_loader_518_num_data_valid;
input  [1:0] block_B_loader_518_fifo_cap;
input   block_B_loader_518_full_n;
output   block_B_loader_518_write;
output  [15:0] v210_6_address0;
output   v210_6_ce0;
input  [31:0] v210_6_q0;
output  [31:0] block_B_loader_619_din;
input  [1:0] block_B_loader_619_num_data_valid;
input  [1:0] block_B_loader_619_fifo_cap;
input   block_B_loader_619_full_n;
output   block_B_loader_619_write;
output  [15:0] v210_7_address0;
output   v210_7_ce0;
input  [31:0] v210_7_q0;
output  [31:0] block_B_loader_720_din;
input  [1:0] block_B_loader_720_num_data_valid;
input  [1:0] block_B_loader_720_fifo_cap;
input   block_B_loader_720_full_n;
output   block_B_loader_720_write;
output  [15:0] v210_8_address0;
output   v210_8_ce0;
input  [31:0] v210_8_q0;
output  [31:0] block_B_loader_821_din;
input  [1:0] block_B_loader_821_num_data_valid;
input  [1:0] block_B_loader_821_fifo_cap;
input   block_B_loader_821_full_n;
output   block_B_loader_821_write;
output  [15:0] v210_9_address0;
output   v210_9_ce0;
input  [31:0] v210_9_q0;
output  [31:0] block_B_loader_922_din;
input  [1:0] block_B_loader_922_num_data_valid;
input  [1:0] block_B_loader_922_fifo_cap;
input   block_B_loader_922_full_n;
output   block_B_loader_922_write;
output  [15:0] v210_10_address0;
output   v210_10_ce0;
input  [31:0] v210_10_q0;
output  [31:0] block_B_loader_1023_din;
input  [1:0] block_B_loader_1023_num_data_valid;
input  [1:0] block_B_loader_1023_fifo_cap;
input   block_B_loader_1023_full_n;
output   block_B_loader_1023_write;
output  [15:0] v210_11_address0;
output   v210_11_ce0;
input  [31:0] v210_11_q0;
output  [31:0] block_B_loader_1124_din;
input  [1:0] block_B_loader_1124_num_data_valid;
input  [1:0] block_B_loader_1124_fifo_cap;
input   block_B_loader_1124_full_n;
output   block_B_loader_1124_write;
output  [5:0] jj_c_din;
input  [2:0] jj_c_num_data_valid;
input  [2:0] jj_c_fifo_cap;
input   jj_c_full_n;
output   jj_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg v209_0_ce0;
reg block_A_loader_01_write;
reg v209_1_ce0;
reg block_A_loader_12_write;
reg v209_2_ce0;
reg block_A_loader_23_write;
reg v209_3_ce0;
reg block_A_loader_34_write;
reg v209_4_ce0;
reg block_A_loader_45_write;
reg v209_5_ce0;
reg block_A_loader_56_write;
reg v209_6_ce0;
reg block_A_loader_67_write;
reg v209_7_ce0;
reg block_A_loader_78_write;
reg v209_8_ce0;
reg block_A_loader_89_write;
reg v209_9_ce0;
reg block_A_loader_910_write;
reg v209_10_ce0;
reg block_A_loader_1011_write;
reg v209_11_ce0;
reg block_A_loader_1112_write;
reg v210_0_ce0;
reg block_B_loader_013_write;
reg v210_1_ce0;
reg block_B_loader_114_write;
reg v210_2_ce0;
reg block_B_loader_215_write;
reg v210_3_ce0;
reg block_B_loader_316_write;
reg v210_4_ce0;
reg block_B_loader_417_write;
reg v210_5_ce0;
reg block_B_loader_518_write;
reg v210_6_ce0;
reg block_B_loader_619_write;
reg v210_7_ce0;
reg block_B_loader_720_write;
reg v210_8_ce0;
reg block_B_loader_821_write;
reg v210_9_ce0;
reg block_B_loader_922_write;
reg v210_10_ce0;
reg block_B_loader_1023_write;
reg v210_11_ce0;
reg block_B_loader_1124_write;
reg jj_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    block_A_loader_01_blk_n;
wire    ap_CS_fsm_state3;
reg    block_A_loader_12_blk_n;
reg    block_A_loader_23_blk_n;
reg    block_A_loader_34_blk_n;
reg    block_A_loader_45_blk_n;
reg    block_A_loader_56_blk_n;
reg    block_A_loader_67_blk_n;
reg    block_A_loader_78_blk_n;
reg    block_A_loader_89_blk_n;
reg    block_A_loader_910_blk_n;
reg    block_A_loader_1011_blk_n;
reg    block_A_loader_1112_blk_n;
reg    block_B_loader_013_blk_n;
reg    block_B_loader_114_blk_n;
reg    block_B_loader_215_blk_n;
reg    block_B_loader_316_blk_n;
reg    block_B_loader_417_blk_n;
reg    block_B_loader_518_blk_n;
reg    block_B_loader_619_blk_n;
reg    block_B_loader_720_blk_n;
reg    block_B_loader_821_blk_n;
reg    block_B_loader_922_blk_n;
reg    block_B_loader_1023_blk_n;
reg    block_B_loader_1124_blk_n;
reg    jj_c_blk_n;
wire   [15:0] sub_ln174_fu_694_p2;
reg   [15:0] sub_ln174_reg_773;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln25_fu_749_p2;
wire   [63:0] zext_ln174_2_fu_733_p1;
wire   [63:0] zext_ln25_fu_708_p1;
reg   [9:0] k_fu_152;
wire   [9:0] add_ln25_fu_755_p2;
reg    ap_block_state1;
reg    ap_block_state3;
wire   [13:0] tmp_138_i_fu_682_p3;
wire   [15:0] tmp_i_fu_674_p3;
wire   [15:0] zext_ln174_fu_690_p1;
wire   [15:0] zext_ln174_1_fu_724_p1;
wire   [15:0] add_ln174_fu_728_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln25_fu_749_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (jj_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        k_fu_152 <= 10'd0;
    end else if (((icmp_ln25_fu_749_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_fu_152 <= add_ln25_fu_755_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln174_reg_773[15 : 8] <= sub_ln174_fu_694_p2[15 : 8];
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (jj_c_full_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_749_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_01_blk_n = block_A_loader_01_full_n;
    end else begin
        block_A_loader_01_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_01_write = 1'b1;
    end else begin
        block_A_loader_01_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_1011_blk_n = block_A_loader_1011_full_n;
    end else begin
        block_A_loader_1011_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_1011_write = 1'b1;
    end else begin
        block_A_loader_1011_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_1112_blk_n = block_A_loader_1112_full_n;
    end else begin
        block_A_loader_1112_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_1112_write = 1'b1;
    end else begin
        block_A_loader_1112_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_12_blk_n = block_A_loader_12_full_n;
    end else begin
        block_A_loader_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_12_write = 1'b1;
    end else begin
        block_A_loader_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_23_blk_n = block_A_loader_23_full_n;
    end else begin
        block_A_loader_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_23_write = 1'b1;
    end else begin
        block_A_loader_23_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_34_blk_n = block_A_loader_34_full_n;
    end else begin
        block_A_loader_34_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_34_write = 1'b1;
    end else begin
        block_A_loader_34_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_45_blk_n = block_A_loader_45_full_n;
    end else begin
        block_A_loader_45_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_45_write = 1'b1;
    end else begin
        block_A_loader_45_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_56_blk_n = block_A_loader_56_full_n;
    end else begin
        block_A_loader_56_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_56_write = 1'b1;
    end else begin
        block_A_loader_56_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_67_blk_n = block_A_loader_67_full_n;
    end else begin
        block_A_loader_67_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_67_write = 1'b1;
    end else begin
        block_A_loader_67_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_78_blk_n = block_A_loader_78_full_n;
    end else begin
        block_A_loader_78_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_78_write = 1'b1;
    end else begin
        block_A_loader_78_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_89_blk_n = block_A_loader_89_full_n;
    end else begin
        block_A_loader_89_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_89_write = 1'b1;
    end else begin
        block_A_loader_89_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_A_loader_910_blk_n = block_A_loader_910_full_n;
    end else begin
        block_A_loader_910_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_A_loader_910_write = 1'b1;
    end else begin
        block_A_loader_910_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_013_blk_n = block_B_loader_013_full_n;
    end else begin
        block_B_loader_013_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_013_write = 1'b1;
    end else begin
        block_B_loader_013_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_1023_blk_n = block_B_loader_1023_full_n;
    end else begin
        block_B_loader_1023_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_1023_write = 1'b1;
    end else begin
        block_B_loader_1023_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_1124_blk_n = block_B_loader_1124_full_n;
    end else begin
        block_B_loader_1124_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_1124_write = 1'b1;
    end else begin
        block_B_loader_1124_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_114_blk_n = block_B_loader_114_full_n;
    end else begin
        block_B_loader_114_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_114_write = 1'b1;
    end else begin
        block_B_loader_114_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_215_blk_n = block_B_loader_215_full_n;
    end else begin
        block_B_loader_215_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_215_write = 1'b1;
    end else begin
        block_B_loader_215_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_316_blk_n = block_B_loader_316_full_n;
    end else begin
        block_B_loader_316_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_316_write = 1'b1;
    end else begin
        block_B_loader_316_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_417_blk_n = block_B_loader_417_full_n;
    end else begin
        block_B_loader_417_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_417_write = 1'b1;
    end else begin
        block_B_loader_417_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_518_blk_n = block_B_loader_518_full_n;
    end else begin
        block_B_loader_518_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_518_write = 1'b1;
    end else begin
        block_B_loader_518_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_619_blk_n = block_B_loader_619_full_n;
    end else begin
        block_B_loader_619_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_619_write = 1'b1;
    end else begin
        block_B_loader_619_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_720_blk_n = block_B_loader_720_full_n;
    end else begin
        block_B_loader_720_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_720_write = 1'b1;
    end else begin
        block_B_loader_720_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_821_blk_n = block_B_loader_821_full_n;
    end else begin
        block_B_loader_821_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_821_write = 1'b1;
    end else begin
        block_B_loader_821_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_B_loader_922_blk_n = block_B_loader_922_full_n;
    end else begin
        block_B_loader_922_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        block_B_loader_922_write = 1'b1;
    end else begin
        block_B_loader_922_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_749_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        jj_c_blk_n = jj_c_full_n;
    end else begin
        jj_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (jj_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        jj_c_write = 1'b1;
    end else begin
        jj_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_0_ce0 = 1'b1;
    end else begin
        v209_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_10_ce0 = 1'b1;
    end else begin
        v209_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_11_ce0 = 1'b1;
    end else begin
        v209_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_1_ce0 = 1'b1;
    end else begin
        v209_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_2_ce0 = 1'b1;
    end else begin
        v209_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_3_ce0 = 1'b1;
    end else begin
        v209_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_4_ce0 = 1'b1;
    end else begin
        v209_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_5_ce0 = 1'b1;
    end else begin
        v209_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_6_ce0 = 1'b1;
    end else begin
        v209_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_7_ce0 = 1'b1;
    end else begin
        v209_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_8_ce0 = 1'b1;
    end else begin
        v209_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v209_9_ce0 = 1'b1;
    end else begin
        v209_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_0_ce0 = 1'b1;
    end else begin
        v210_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_10_ce0 = 1'b1;
    end else begin
        v210_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_11_ce0 = 1'b1;
    end else begin
        v210_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_1_ce0 = 1'b1;
    end else begin
        v210_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_2_ce0 = 1'b1;
    end else begin
        v210_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_3_ce0 = 1'b1;
    end else begin
        v210_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_4_ce0 = 1'b1;
    end else begin
        v210_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_5_ce0 = 1'b1;
    end else begin
        v210_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_6_ce0 = 1'b1;
    end else begin
        v210_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_7_ce0 = 1'b1;
    end else begin
        v210_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_8_ce0 = 1'b1;
    end else begin
        v210_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        v210_9_ce0 = 1'b1;
    end else begin
        v210_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (jj_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln25_fu_749_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln174_fu_728_p2 = (sub_ln174_reg_773 + zext_ln174_1_fu_724_p1);

assign add_ln25_fu_755_p2 = (k_fu_152 + 10'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (jj_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = ((block_A_loader_45_full_n == 1'b0) | (block_A_loader_34_full_n == 1'b0) | (block_A_loader_23_full_n == 1'b0) | (block_A_loader_12_full_n == 1'b0) | (block_A_loader_01_full_n == 1'b0) | (block_B_loader_1124_full_n == 1'b0) | (block_B_loader_1023_full_n == 1'b0) | (block_B_loader_922_full_n == 1'b0) | (block_B_loader_821_full_n == 1'b0) | (block_B_loader_720_full_n == 1'b0) | (block_B_loader_619_full_n == 1'b0) | (block_B_loader_518_full_n == 1'b0) | (block_B_loader_417_full_n == 1'b0) | (block_B_loader_316_full_n == 1'b0) | (block_B_loader_215_full_n == 1'b0) | (block_B_loader_114_full_n == 1'b0) | (block_B_loader_013_full_n == 1'b0) | (block_A_loader_1112_full_n == 1'b0) | (block_A_loader_1011_full_n == 1'b0) | (block_A_loader_910_full_n == 1'b0) | (block_A_loader_89_full_n == 1'b0) | (block_A_loader_78_full_n == 1'b0) | (block_A_loader_67_full_n == 1'b0) | (block_A_loader_56_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign block_A_loader_01_din = v209_0_q0;

assign block_A_loader_1011_din = v209_10_q0;

assign block_A_loader_1112_din = v209_11_q0;

assign block_A_loader_12_din = v209_1_q0;

assign block_A_loader_23_din = v209_2_q0;

assign block_A_loader_34_din = v209_3_q0;

assign block_A_loader_45_din = v209_4_q0;

assign block_A_loader_56_din = v209_5_q0;

assign block_A_loader_67_din = v209_6_q0;

assign block_A_loader_78_din = v209_7_q0;

assign block_A_loader_89_din = v209_8_q0;

assign block_A_loader_910_din = v209_9_q0;

assign block_B_loader_013_din = v210_0_q0;

assign block_B_loader_1023_din = v210_10_q0;

assign block_B_loader_1124_din = v210_11_q0;

assign block_B_loader_114_din = v210_1_q0;

assign block_B_loader_215_din = v210_2_q0;

assign block_B_loader_316_din = v210_3_q0;

assign block_B_loader_417_din = v210_4_q0;

assign block_B_loader_518_din = v210_5_q0;

assign block_B_loader_619_din = v210_6_q0;

assign block_B_loader_720_din = v210_7_q0;

assign block_B_loader_821_din = v210_8_q0;

assign block_B_loader_922_din = v210_9_q0;

assign icmp_ln25_fu_749_p2 = ((k_fu_152 == 10'd768) ? 1'b1 : 1'b0);

assign jj_c_din = jj;

assign start_out = real_start;

assign sub_ln174_fu_694_p2 = (tmp_i_fu_674_p3 - zext_ln174_fu_690_p1);

assign tmp_138_i_fu_682_p3 = {{jj}, {8'd0}};

assign tmp_i_fu_674_p3 = {{jj}, {10'd0}};

assign v209_0_address0 = zext_ln25_fu_708_p1;

assign v209_10_address0 = zext_ln25_fu_708_p1;

assign v209_11_address0 = zext_ln25_fu_708_p1;

assign v209_1_address0 = zext_ln25_fu_708_p1;

assign v209_2_address0 = zext_ln25_fu_708_p1;

assign v209_3_address0 = zext_ln25_fu_708_p1;

assign v209_4_address0 = zext_ln25_fu_708_p1;

assign v209_5_address0 = zext_ln25_fu_708_p1;

assign v209_6_address0 = zext_ln25_fu_708_p1;

assign v209_7_address0 = zext_ln25_fu_708_p1;

assign v209_8_address0 = zext_ln25_fu_708_p1;

assign v209_9_address0 = zext_ln25_fu_708_p1;

assign v210_0_address0 = zext_ln174_2_fu_733_p1;

assign v210_10_address0 = zext_ln174_2_fu_733_p1;

assign v210_11_address0 = zext_ln174_2_fu_733_p1;

assign v210_1_address0 = zext_ln174_2_fu_733_p1;

assign v210_2_address0 = zext_ln174_2_fu_733_p1;

assign v210_3_address0 = zext_ln174_2_fu_733_p1;

assign v210_4_address0 = zext_ln174_2_fu_733_p1;

assign v210_5_address0 = zext_ln174_2_fu_733_p1;

assign v210_6_address0 = zext_ln174_2_fu_733_p1;

assign v210_7_address0 = zext_ln174_2_fu_733_p1;

assign v210_8_address0 = zext_ln174_2_fu_733_p1;

assign v210_9_address0 = zext_ln174_2_fu_733_p1;

assign zext_ln174_1_fu_724_p1 = k_fu_152;

assign zext_ln174_2_fu_733_p1 = add_ln174_fu_728_p2;

assign zext_ln174_fu_690_p1 = tmp_138_i_fu_682_p3;

assign zext_ln25_fu_708_p1 = k_fu_152;

always @ (posedge ap_clk) begin
    sub_ln174_reg_773[7:0] <= 8'b00000000;
end

endmodule //Bert_layer_init_block_AB_proc35
