<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>MSP430 Peripheral Driver Library: ldoPwr.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="$relpath/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ldoPwr.c File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="hw__types_8h_source.html">inc/hw_types.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="debug_8h_source.html">driverlib/5xx_6xx/debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ldo_pwr_8h_source.html">driverlib/5xx_6xx/ldoPwr.h</a>&quot;</code><br/>
<code>#include &quot;msp430xgeneric.h&quot;</code><br/>
</div><table class="memberdecls">
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a2f508d9af014100961bc93fd670ce775">LDOPWR_unLockConfiguration</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#ab7c747ebd2b7dc3f82ee4679ff041fd4">LDOPWR_lockConfiguration</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a3a18a3bc007a51229ab0da04eff1d530">LDOPWR_enablePort_U_inputs</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a1f2960aeeadf2ebfeb97df85b5793b21">LDOPWR_disablePort_U_inputs</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#adc868a45cbf46d4951024defa7fb1154">LDOPWR_enablePort_U_outputs</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#af004af18989724b5cbac160837c37e8b">LDOPWR_disablePort_U_outputs</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#aac2b328f5b0b839cb593f8a83c5a3324">LDOPWR_getPort_U1_inputData</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#ad9520dc049721dfb007351f3a63931c2">LDOPWR_getPort_U0_inputData</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a21e52ce4aaa950b9cd0b4b32023a4317">LDOPWR_getPort_U1_outputData</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a8e94ff505251a6c3c78ce1dce5a508ff">LDOPWR_getPort_U0_outputData</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a0df7bf17aa0026c65b748765b4834e02">LDOPWR_setPort_U1_outputData</a> (unsigned int baseAddress, unsigned char value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#ac1474f10758d1ffab174669dd91c73be">LDOPWR_setPort_U0_outputData</a> (unsigned int baseAddress, unsigned char value)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a686d7bf5a9833f770e7db168596fe7b5">LDOPWR_togglePort_U1_outputData</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#afbb4fb1b849542dbe73666b54e675ed7">LDOPWR_togglePort_U0_outputData</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#ac4efdc870af693c6bc408e0ff5afcf10">LDOPWR_enableInterrupt</a> (unsigned int baseAddress, unsigned int mask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#ade2b91143500e9c2e90015c0ec6b1989">LDOPWR_disableInterrupt</a> (unsigned int baseAddress, unsigned int mask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a5c6d1a60f9d151174ecad577a76b78e1">LDOPWR_enable</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#acb7ffa39017e14f44c795c277d72bed2">LDOPWR_disable</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a2bfc26dd270b629382042c759b9507ee">LDOPWR_getInterruptStatus</a> (unsigned int baseAddress, unsigned int mask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a47feca1dc03dbc244d8a671227a97fc6">LDOPWR_clearInterruptStatus</a> (unsigned int baseAddress, unsigned int mask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a7b464ad3cdc7a967c88f6a123fa9829e">LDOPWR_isLDOInputValid</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#a2b75d01c1bb4499c126d097aee3bb9a4">LDOPWR_enableOverloadAutoOff</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#aea685c707bb9d938b71d4b45cabd0352">LDOPWR_disableOverloadAutoOff</a> (unsigned int baseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ldo_pwr_8c.html#afb5cf8244fee6957a81fb9e928906075">LDOPWR_getOverloadAutoOffStatus</a> (unsigned int baseAddress)</td></tr>
</table>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a2f508d9af014100961bc93fd670ce775"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_unLockConfiguration" ref="a2f508d9af014100961bc93fd670ce775" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_unLockConfiguration </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Unlocks the configuration registers and enables write access</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>LDOKEYPID</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="ab7c747ebd2b7dc3f82ee4679ff041fd4"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_lockConfiguration" ref="ab7c747ebd2b7dc3f82ee4679ff041fd4" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_lockConfiguration </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Locks the configuration registers and disables write access</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>LDOKEYPID</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="a3a18a3bc007a51229ab0da04eff1d530"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_enablePort_U_inputs" ref="a3a18a3bc007a51229ab0da04eff1d530" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_enablePort_U_inputs </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables Port U inputs</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>PUCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="a1f2960aeeadf2ebfeb97df85b5793b21"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_disablePort_U_inputs" ref="a1f2960aeeadf2ebfeb97df85b5793b21" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_disablePort_U_inputs </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables Port U inputs</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>PUCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="adc868a45cbf46d4951024defa7fb1154"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_enablePort_U_outputs" ref="adc868a45cbf46d4951024defa7fb1154" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_enablePort_U_outputs </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables Port U outputs</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>PUCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="af004af18989724b5cbac160837c37e8b"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_disablePort_U_outputs" ref="af004af18989724b5cbac160837c37e8b" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_disablePort_U_outputs </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables Port U inputs</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>PUCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>NONE </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="aac2b328f5b0b839cb593f8a83c5a3324"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_getPort_U1_inputData" ref="aac2b328f5b0b839cb593f8a83c5a3324" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char LDOPWR_getPort_U1_inputData </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns PU.1 input data</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>LDOPWR_PORTU_PIN_HIGH or LDOPWR_PORTU_PIN_LOW - PU.1 input data </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="ad9520dc049721dfb007351f3a63931c2"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_getPort_U0_inputData" ref="ad9520dc049721dfb007351f3a63931c2" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char LDOPWR_getPort_U0_inputData </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns PU.0 input data</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>LDOPWR_PORTU_PIN_HIGH or LDOPWR_PORTU_PIN_LOW - PU.0 input data </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="a21e52ce4aaa950b9cd0b4b32023a4317"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_getPort_U1_outputData" ref="a21e52ce4aaa950b9cd0b4b32023a4317" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char LDOPWR_getPort_U1_outputData </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns PU.1 output data</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>LDOPWR_PORTU_PIN_HIGH or LDOPWR_PORTU_PIN_LOW - PU.1 output data </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="a8e94ff505251a6c3c78ce1dce5a508ff"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_getPort_U0_outputData" ref="a8e94ff505251a6c3c78ce1dce5a508ff" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char LDOPWR_getPort_U0_outputData </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns PU.0 output data</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>LDOPWR_PORTU_PIN_HIGH or LDOPWR_PORTU_PIN_LOW - PU.0 output data </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="a0df7bf17aa0026c65b748765b4834e02"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_setPort_U1_outputData" ref="a0df7bf17aa0026c65b748765b4834e02" args="(unsigned int baseAddress, unsigned char value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_setPort_U1_outputData </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets PU.1 output data</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module. </td></tr>
    <tr><td class="paramname">value.</td><td>Valid values are <b>LDOPWR_PORTU_PIN_HIGH</b> <b>LDOPWR_PORTU_PIN_LOW</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>PUCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="ldo_pwr_8h.html#ae41159af82c245a999da64e25d35486d">LDOPWR_PORTU_PIN_HIGH</a>.</p>

</div>
</div>
<a class="anchor" id="ac1474f10758d1ffab174669dd91c73be"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_setPort_U0_outputData" ref="ac1474f10758d1ffab174669dd91c73be" args="(unsigned int baseAddress, unsigned char value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_setPort_U0_outputData </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned char&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sets PU.0 output data</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module. </td></tr>
    <tr><td class="paramname">value</td><td>Valid values are <b>LDOPWR_PORTU_PIN_HIGH</b> <b>LDOPWR_PORTU_PIN_LOW</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>PUCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, and <a class="el" href="ldo_pwr_8h.html#ae41159af82c245a999da64e25d35486d">LDOPWR_PORTU_PIN_HIGH</a>.</p>

</div>
</div>
<a class="anchor" id="a686d7bf5a9833f770e7db168596fe7b5"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_togglePort_U1_outputData" ref="a686d7bf5a9833f770e7db168596fe7b5" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_togglePort_U1_outputData </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Toggles PU.1 output data</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is PUCTL</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="afbb4fb1b849542dbe73666b54e675ed7"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_togglePort_U0_outputData" ref="afbb4fb1b849542dbe73666b54e675ed7" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_togglePort_U0_outputData </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Toggles PU.0 output data</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>PUCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="ac4efdc870af693c6bc408e0ff5afcf10"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_enableInterrupt" ref="ac4efdc870af693c6bc408e0ff5afcf10" args="(unsigned int baseAddress, unsigned int mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_enableInterrupt </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables LDO-PWR module interrupts</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the logical OR of <b>LDOPWR_LDOI_VOLTAGE_GOING_OFF_INTERRUPT</b>, <b>LDOPWR_LDOI_VOLTAGE_COMING_ON_INTERRUPT</b> or <b>LDOPWR_LDO_OVERLOAD_INDICATION_INTERRUPT</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>LDOPWRCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="ldo_pwr_8h.html#ad8968dbdc85512ba05704dcfeffba5d2">LDOPWR_LDO_OVERLOAD_INDICATION_INTERRUPT</a>, <a class="el" href="ldo_pwr_8h.html#acc305044c4afdc2e65d5a592db25c4fd">LDOPWR_LDOI_VOLTAGE_COMING_ON_INTERRUPT</a>, and <a class="el" href="ldo_pwr_8h.html#a9c9044279eb93f4ff81dbe7558801b9d">LDOPWR_LDOI_VOLTAGE_GOING_OFF_INTERRUPT</a>.</p>

</div>
</div>
<a class="anchor" id="ade2b91143500e9c2e90015c0ec6b1989"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_disableInterrupt" ref="ade2b91143500e9c2e90015c0ec6b1989" args="(unsigned int baseAddress, unsigned int mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_disableInterrupt </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables LDO-PWR module interrupts</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the logical OR of <b>LDOPWR_LDOI_VOLTAGE_GOING_OFF_INTERRUPT</b>, <b>LDOPWR_LDOI_VOLTAGE_COMING_ON_INTERRUPT</b>, LDOPWR_LDO_OVERLOAD_INDICATION_INTERRUPT</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is LDOPWRCTL</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="ldo_pwr_8h.html#ad8968dbdc85512ba05704dcfeffba5d2">LDOPWR_LDO_OVERLOAD_INDICATION_INTERRUPT</a>, <a class="el" href="ldo_pwr_8h.html#acc305044c4afdc2e65d5a592db25c4fd">LDOPWR_LDOI_VOLTAGE_COMING_ON_INTERRUPT</a>, and <a class="el" href="ldo_pwr_8h.html#a9c9044279eb93f4ff81dbe7558801b9d">LDOPWR_LDOI_VOLTAGE_GOING_OFF_INTERRUPT</a>.</p>

</div>
</div>
<a class="anchor" id="a5c6d1a60f9d151174ecad577a76b78e1"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_enable" ref="a5c6d1a60f9d151174ecad577a76b78e1" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_enable </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables LDO-PWR module</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>LDOPWRCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="acb7ffa39017e14f44c795c277d72bed2"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_disable" ref="acb7ffa39017e14f44c795c277d72bed2" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_disable </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables LDO-PWR module</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>LDOPWRCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="a2bfc26dd270b629382042c759b9507ee"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_getInterruptStatus" ref="a2bfc26dd270b629382042c759b9507ee" args="(unsigned int baseAddress, unsigned int mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char LDOPWR_getInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns the interrupt status of LDO-PWR module interrupts</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the logical OR of <b>LDOPWR_LDOI_VOLTAGE_GOING_OFF_INTERRUPT</b>, <b>LDOPWR_LDOI_VOLTAGE_COMING_ON_INTERRUPT</b> or <b>LDOPWR_LDO_OVERLOAD_INDICATION_INTERRUPT</b> </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>unsigned char - masked interrupt flags </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="ldo_pwr_8h.html#ad8968dbdc85512ba05704dcfeffba5d2">LDOPWR_LDO_OVERLOAD_INDICATION_INTERRUPT</a>, <a class="el" href="ldo_pwr_8h.html#acc305044c4afdc2e65d5a592db25c4fd">LDOPWR_LDOI_VOLTAGE_COMING_ON_INTERRUPT</a>, and <a class="el" href="ldo_pwr_8h.html#a9c9044279eb93f4ff81dbe7558801b9d">LDOPWR_LDOI_VOLTAGE_GOING_OFF_INTERRUPT</a>.</p>

</div>
</div>
<a class="anchor" id="a47feca1dc03dbc244d8a671227a97fc6"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_clearInterruptStatus" ref="a47feca1dc03dbc244d8a671227a97fc6" args="(unsigned int baseAddress, unsigned int mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_clearInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clears the interrupt status of LDO-PWR module interrupts</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the logical OR of <b>LDOPWR_LDOI_VOLTAGE_GOING_OFF_INTERRUPT</b>, <b>LDOPWR_LDOI_VOLTAGE_COMING_ON_INTERRUPT</b>, <b>LDOPWR_LDO_OVERLOAD_INDICATION_INTERRUPT</b> </td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>LDOPWRCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>, <a class="el" href="ldo_pwr_8h.html#ad8968dbdc85512ba05704dcfeffba5d2">LDOPWR_LDO_OVERLOAD_INDICATION_INTERRUPT</a>, <a class="el" href="ldo_pwr_8h.html#acc305044c4afdc2e65d5a592db25c4fd">LDOPWR_LDOI_VOLTAGE_COMING_ON_INTERRUPT</a>, and <a class="el" href="ldo_pwr_8h.html#a9c9044279eb93f4ff81dbe7558801b9d">LDOPWR_LDOI_VOLTAGE_GOING_OFF_INTERRUPT</a>.</p>

</div>
</div>
<a class="anchor" id="a7b464ad3cdc7a967c88f6a123fa9829e"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_isLDOInputValid" ref="a7b464ad3cdc7a967c88f6a123fa9829e" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char LDOPWR_isLDOInputValid </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns if the the LDOI is valid and within bounds </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>unsigned char - Valid values are <b>LDOPWR_LDO_INPUT_VALID</b> <b>LDOPWR_LDO_INPUT_INVALID</b> </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="a2b75d01c1bb4499c126d097aee3bb9a4"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_enableOverloadAutoOff" ref="a2b75d01c1bb4499c126d097aee3bb9a4" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_enableOverloadAutoOff </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enables the LDO overload auto-off</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>LDOPWRCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="aea685c707bb9d938b71d4b45cabd0352"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_disableOverloadAutoOff" ref="aea685c707bb9d938b71d4b45cabd0352" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LDOPWR_disableOverloadAutoOff </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disables the LDO overload auto-off</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified register is <b>LDOPWRCTL</b> </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>None </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
<a class="anchor" id="afb5cf8244fee6957a81fb9e928906075"></a><!-- doxytag: member="ldoPwr.c::LDOPWR_getOverloadAutoOffStatus" ref="afb5cf8244fee6957a81fb9e928906075" args="(unsigned int baseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char LDOPWR_getOverloadAutoOffStatus </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Returns if the LDOI overload auto-off is enabled or disabled</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the LDO-PWR module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>unsigned char - Valid values are <b>LDOPWR_AUTOOFF_ENABLED</b> <b>LDOPWR_AUTOOFF_DISABLED</b> </dd></dl>

<p>References <a class="el" href="hw__types_8h.html#a084083ee12e5262f8e54bb56c15ac8c7">HWREGB</a>.</p>

</div>
</div>
</div>
<hr size="1" /><small>
Copyright  2011, Texas Instruments Incorporated</small>
</body>
</html>
