ARM GAS  /tmp/ccBSY81V.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"clocksetup.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../../../lib/libhalglue/hal/stm32f1/clocksetup.c"
  18              		.section	.text.ClockSetup_HSE8_SYS72,"ax",%progbits
  19              		.align	1
  20              		.global	ClockSetup_HSE8_SYS72
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	ClockSetup_HSE8_SYS72:
  26              	.LFB67:
   1:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** /*
   2:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
   3:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  File: 		clocksetup.c
   4:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  Author:	André van Schoubroeck
   5:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  License:	MIT
   6:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
   7:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
   8:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  MIT License
   9:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  10:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  Copyright (c) 2020, 2022 		André van Schoubroeck <andre@blaatschaap.be>
  11:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  12:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  Permission is hereby granted, free of charge, to any person obtaining a copy
  13:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  of this software and associated documentation files (the "Software"), to deal
  14:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  in the Software without restriction, including without limitation the rights
  15:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  16:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  copies of the Software, and to permit persons to whom the Software is
  17:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  furnished to do so, subject to the following conditions:
  18:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  The above copyright notice and this permission notice shall be included in all
  19:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  copies or substantial portions of the Software.
  20:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  21:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  22:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  23:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  24:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  25:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  26:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  27:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  SOFTWARE.
  28:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  29:../../../lib/libhalglue/hal/stm32f1/clocksetup.c ****  */
  30:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  31:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** //----------------------------------------------------------------------------
  32:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** // Clock Setup for STM32F1xxx
ARM GAS  /tmp/ccBSY81V.s 			page 2


  33:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** //
  34:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** // ClockSetup_HSE8_SYS72 : 8 MHZ Xtal, 72 MHz clock speed, USB capable
  35:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** // ClockSetup_HSE8_SYS48 : 8 MHZ Xtal, 48 MHz clock speed, USB capable
  36:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** // ClockSetup_HSI_SYS48  : No Xtal, 48 MHz clock speed, unofficial USB capable
  37:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** //------------------------------------------------------------------------------
  38:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** #include "stm32f1xx.h"
  39:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  40:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  41:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** // Configure for external HSE 8 Mhz Xtal, System speed to 72 MHz
  42:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** void ClockSetup_HSE8_SYS72(void) {
  27              		.loc 1 42 34
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 80
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 94B0     		sub	sp, sp, #80
  36              		.cfi_def_cfa_offset 88
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  43:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	RCC_ClkInitTypeDef clkinitstruct = { 0 };
  39              		.loc 1 43 21
  40 0006 07F13C03 		add	r3, r7, #60
  41 000a 0022     		movs	r2, #0
  42 000c 1A60     		str	r2, [r3]
  43 000e 5A60     		str	r2, [r3, #4]
  44 0010 9A60     		str	r2, [r3, #8]
  45 0012 DA60     		str	r2, [r3, #12]
  46 0014 1A61     		str	r2, [r3, #16]
  44:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	RCC_OscInitTypeDef oscinitstruct = { 0 };
  47              		.loc 1 44 21
  48 0016 07F11403 		add	r3, r7, #20
  49 001a 2822     		movs	r2, #40
  50 001c 0021     		movs	r1, #0
  51 001e 1846     		mov	r0, r3
  52 0020 FFF7FEFF 		bl	memset
  45:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	RCC_PeriphCLKInitTypeDef rccperiphclkinit = { 0 };
  53              		.loc 1 45 27
  54 0024 3B1D     		adds	r3, r7, #4
  55 0026 0022     		movs	r2, #0
  56 0028 1A60     		str	r2, [r3]
  57 002a 5A60     		str	r2, [r3, #4]
  58 002c 9A60     		str	r2, [r3, #8]
  59 002e DA60     		str	r2, [r3, #12]
  46:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  47:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// Configure HSE Oscillator for use with 8 MHz Xtal
  48:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// PLL Freq 72 MHz	( 9 * 8 = 72 )
  49:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  60              		.loc 1 49 31
  61 0030 0123     		movs	r3, #1
  62 0032 7B61     		str	r3, [r7, #20]
  50:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.HSEState = RCC_HSE_ON;
  63              		.loc 1 50 25
  64 0034 4FF48033 		mov	r3, #65536
  65 0038 BB61     		str	r3, [r7, #24]
ARM GAS  /tmp/ccBSY81V.s 			page 3


  51:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  66              		.loc 1 51 31
  67 003a 0023     		movs	r3, #0
  68 003c FB61     		str	r3, [r7, #28]
  52:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.PLL.PLLMUL = RCC_PLL_MUL9;
  69              		.loc 1 52 27
  70 003e 4FF4E013 		mov	r3, #1835008
  71 0042 BB63     		str	r3, [r7, #56]
  53:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.PLL.PLLState = RCC_PLL_ON;
  72              		.loc 1 53 29
  73 0044 0223     		movs	r3, #2
  74 0046 3B63     		str	r3, [r7, #48]
  54:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  75              		.loc 1 54 30
  76 0048 4FF48033 		mov	r3, #65536
  77 004c 7B63     		str	r3, [r7, #52]
  55:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	HAL_RCC_OscConfig(&oscinitstruct);
  78              		.loc 1 55 2
  79 004e 07F11403 		add	r3, r7, #20
  80 0052 1846     		mov	r0, r3
  81 0054 FFF7FEFF 		bl	HAL_RCC_OscConfig
  56:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  57:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// USB clock configuration: 72 / 1.5 = 48
  58:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	rccperiphclkinit.PeriphClockSelection = RCC_PERIPHCLK_USB;
  82              		.loc 1 58 40
  83 0058 1023     		movs	r3, #16
  84 005a 7B60     		str	r3, [r7, #4]
  59:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	rccperiphclkinit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
  85              		.loc 1 59 37
  86 005c 0023     		movs	r3, #0
  87 005e 3B61     		str	r3, [r7, #16]
  60:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	HAL_RCCEx_PeriphCLKConfig(&rccperiphclkinit);
  88              		.loc 1 60 2
  89 0060 3B1D     		adds	r3, r7, #4
  90 0062 1846     		mov	r0, r3
  91 0064 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
  61:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  62:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// SYS  Clock to 72 MHz  (Max 72 MHz)
  63:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// AHB  Clock to 72 MHz  (Max 72 MHz)
  64:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// APB1 Clock to 36      (Max 36 MHz)
  65:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// APB2 Clock to 72      (Max 72 MHz)
  66:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// Flash Latency to 2. 
  67:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// Flash Latency should be increased for each 24 MHz of clock speed. 
  68:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// ( 72 / 24 ) - 1 = 2.
  69:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
  92              		.loc 1 69 26
  93 0068 0F23     		movs	r3, #15
  94 006a FB63     		str	r3, [r7, #60]
  70:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  71:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  95              		.loc 1 71 29
  96 006c 0223     		movs	r3, #2
  97 006e 3B64     		str	r3, [r7, #64]
  72:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  98              		.loc 1 72 30
  99 0070 0023     		movs	r3, #0
 100 0072 7B64     		str	r3, [r7, #68]
ARM GAS  /tmp/ccBSY81V.s 			page 4


  73:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.APB1CLKDivider = RCC_HCLK_DIV2;
 101              		.loc 1 73 31
 102 0074 4FF48063 		mov	r3, #1024
 103 0078 BB64     		str	r3, [r7, #72]
  74:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.APB2CLKDivider = RCC_HCLK_DIV1;
 104              		.loc 1 74 31
 105 007a 0023     		movs	r3, #0
 106 007c FB64     		str	r3, [r7, #76]
  75:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	HAL_RCC_ClockConfig(&clkinitstruct, FLASH_LATENCY_2);
 107              		.loc 1 75 2
 108 007e 07F13C03 		add	r3, r7, #60
 109 0082 0221     		movs	r1, #2
 110 0084 1846     		mov	r0, r3
 111 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
  76:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	SystemCoreClockUpdate();
 112              		.loc 1 76 2
 113 008a FFF7FEFF 		bl	SystemCoreClockUpdate
  77:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** }
 114              		.loc 1 77 1
 115 008e 00BF     		nop
 116 0090 5037     		adds	r7, r7, #80
 117              		.cfi_def_cfa_offset 8
 118 0092 BD46     		mov	sp, r7
 119              		.cfi_def_cfa_register 13
 120              		@ sp needed
 121 0094 80BD     		pop	{r7, pc}
 122              		.cfi_endproc
 123              	.LFE67:
 125              		.section	.text.ClockSetup_HSE8_SYS48,"ax",%progbits
 126              		.align	1
 127              		.global	ClockSetup_HSE8_SYS48
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 132              	ClockSetup_HSE8_SYS48:
 133              	.LFB68:
  78:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  79:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** //------------------------------------------------------------------------------
  80:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  81:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** // Configure for external HSE 8 Mhz Xtal, System speed to 48 MHz
  82:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** void ClockSetup_HSE8_SYS48(void) {
 134              		.loc 1 82 34
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 80
 137              		@ frame_needed = 1, uses_anonymous_args = 0
 138 0000 80B5     		push	{r7, lr}
 139              		.cfi_def_cfa_offset 8
 140              		.cfi_offset 7, -8
 141              		.cfi_offset 14, -4
 142 0002 94B0     		sub	sp, sp, #80
 143              		.cfi_def_cfa_offset 88
 144 0004 00AF     		add	r7, sp, #0
 145              		.cfi_def_cfa_register 7
  83:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	RCC_ClkInitTypeDef clkinitstruct = { 0 };
 146              		.loc 1 83 21
 147 0006 07F13C03 		add	r3, r7, #60
 148 000a 0022     		movs	r2, #0
ARM GAS  /tmp/ccBSY81V.s 			page 5


 149 000c 1A60     		str	r2, [r3]
 150 000e 5A60     		str	r2, [r3, #4]
 151 0010 9A60     		str	r2, [r3, #8]
 152 0012 DA60     		str	r2, [r3, #12]
 153 0014 1A61     		str	r2, [r3, #16]
  84:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	RCC_OscInitTypeDef oscinitstruct = { 0 };
 154              		.loc 1 84 21
 155 0016 07F11403 		add	r3, r7, #20
 156 001a 2822     		movs	r2, #40
 157 001c 0021     		movs	r1, #0
 158 001e 1846     		mov	r0, r3
 159 0020 FFF7FEFF 		bl	memset
  85:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	RCC_PeriphCLKInitTypeDef rccperiphclkinit = { 0 };
 160              		.loc 1 85 27
 161 0024 3B1D     		adds	r3, r7, #4
 162 0026 0022     		movs	r2, #0
 163 0028 1A60     		str	r2, [r3]
 164 002a 5A60     		str	r2, [r3, #4]
 165 002c 9A60     		str	r2, [r3, #8]
 166 002e DA60     		str	r2, [r3, #12]
  86:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  87:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// Configure HSE Oscillator for use with 8 MHz Xtal
  88:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// PLL Freq 72 MHz	( 6 * 8 = 48 )
  89:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// PLL Freq 48 MHz
  90:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 167              		.loc 1 90 31
 168 0030 0123     		movs	r3, #1
 169 0032 7B61     		str	r3, [r7, #20]
  91:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.HSEState = RCC_HSE_ON;
 170              		.loc 1 91 25
 171 0034 4FF48033 		mov	r3, #65536
 172 0038 BB61     		str	r3, [r7, #24]
  92:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 173              		.loc 1 92 31
 174 003a 0023     		movs	r3, #0
 175 003c FB61     		str	r3, [r7, #28]
  93:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.PLL.PLLMUL = RCC_PLL_MUL6;
 176              		.loc 1 93 27
 177 003e 4FF48013 		mov	r3, #1048576
 178 0042 BB63     		str	r3, [r7, #56]
  94:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.PLL.PLLState = RCC_PLL_ON;
 179              		.loc 1 94 29
 180 0044 0223     		movs	r3, #2
 181 0046 3B63     		str	r3, [r7, #48]
  95:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 182              		.loc 1 95 30
 183 0048 4FF48033 		mov	r3, #65536
 184 004c 7B63     		str	r3, [r7, #52]
  96:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	HAL_RCC_OscConfig(&oscinitstruct);
 185              		.loc 1 96 2
 186 004e 07F11403 		add	r3, r7, #20
 187 0052 1846     		mov	r0, r3
 188 0054 FFF7FEFF 		bl	HAL_RCC_OscConfig
  97:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
  98:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// USB clock configuration: 48 = 48
  99:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	rccperiphclkinit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 189              		.loc 1 99 40
ARM GAS  /tmp/ccBSY81V.s 			page 6


 190 0058 1023     		movs	r3, #16
 191 005a 7B60     		str	r3, [r7, #4]
 100:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	rccperiphclkinit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 192              		.loc 1 100 37
 193 005c 4FF48003 		mov	r3, #4194304
 194 0060 3B61     		str	r3, [r7, #16]
 101:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	HAL_RCCEx_PeriphCLKConfig(&rccperiphclkinit);
 195              		.loc 1 101 2
 196 0062 3B1D     		adds	r3, r7, #4
 197 0064 1846     		mov	r0, r3
 198 0066 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 102:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
 103:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// SYS  Clock to 48 MHz (Max 72 MHz)
 104:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// AHB  Clock to 48 MHz (Max 72 MHz)
 105:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// APB1 Clock to 24     (Max 36 MHz)
 106:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// APB2 Clock to 48     (Max 72 MHz)
 107:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// Flash Latency to 1. 
 108:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// Flash Latency should be increased for each 24 MHz of clock speed. 
 109:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// ( 48 / 24 ) - 1 = 1.
 110:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 199              		.loc 1 110 26
 200 006a 0F23     		movs	r3, #15
 201 006c FB63     		str	r3, [r7, #60]
 111:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 112:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 202              		.loc 1 112 29
 203 006e 0223     		movs	r3, #2
 204 0070 3B64     		str	r3, [r7, #64]
 113:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 205              		.loc 1 113 30
 206 0072 0023     		movs	r3, #0
 207 0074 7B64     		str	r3, [r7, #68]
 114:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.APB1CLKDivider = RCC_HCLK_DIV2;
 208              		.loc 1 114 31
 209 0076 4FF48063 		mov	r3, #1024
 210 007a BB64     		str	r3, [r7, #72]
 115:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.APB2CLKDivider = RCC_HCLK_DIV1;
 211              		.loc 1 115 31
 212 007c 0023     		movs	r3, #0
 213 007e FB64     		str	r3, [r7, #76]
 116:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	HAL_RCC_ClockConfig(&clkinitstruct, FLASH_LATENCY_1);
 214              		.loc 1 116 2
 215 0080 07F13C03 		add	r3, r7, #60
 216 0084 0121     		movs	r1, #1
 217 0086 1846     		mov	r0, r3
 218 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 117:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	SystemCoreClockUpdate();
 219              		.loc 1 117 2
 220 008c FFF7FEFF 		bl	SystemCoreClockUpdate
 118:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** }
 221              		.loc 1 118 1
 222 0090 00BF     		nop
 223 0092 5037     		adds	r7, r7, #80
 224              		.cfi_def_cfa_offset 8
 225 0094 BD46     		mov	sp, r7
 226              		.cfi_def_cfa_register 13
 227              		@ sp needed
ARM GAS  /tmp/ccBSY81V.s 			page 7


 228 0096 80BD     		pop	{r7, pc}
 229              		.cfi_endproc
 230              	.LFE68:
 232              		.section	.text.ClockSetup_HSI_SYS48,"ax",%progbits
 233              		.align	1
 234              		.global	ClockSetup_HSI_SYS48
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 239              	ClockSetup_HSI_SYS48:
 240              	.LFB69:
 119:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** //------------------------------------------------------------------------------
 120:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
 121:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** // Configure for internal HSI 8 Mhz Xtal, System speed to 48 MHz
 122:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** void ClockSetup_HSI_SYS48(void) {
 241              		.loc 1 122 33
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 80
 244              		@ frame_needed = 1, uses_anonymous_args = 0
 245 0000 80B5     		push	{r7, lr}
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 7, -8
 248              		.cfi_offset 14, -4
 249 0002 94B0     		sub	sp, sp, #80
 250              		.cfi_def_cfa_offset 88
 251 0004 00AF     		add	r7, sp, #0
 252              		.cfi_def_cfa_register 7
 123:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	RCC_ClkInitTypeDef clkinitstruct = { 0 };
 253              		.loc 1 123 21
 254 0006 07F13C03 		add	r3, r7, #60
 255 000a 0022     		movs	r2, #0
 256 000c 1A60     		str	r2, [r3]
 257 000e 5A60     		str	r2, [r3, #4]
 258 0010 9A60     		str	r2, [r3, #8]
 259 0012 DA60     		str	r2, [r3, #12]
 260 0014 1A61     		str	r2, [r3, #16]
 124:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	RCC_OscInitTypeDef oscinitstruct = { 0 };
 261              		.loc 1 124 21
 262 0016 07F11403 		add	r3, r7, #20
 263 001a 2822     		movs	r2, #40
 264 001c 0021     		movs	r1, #0
 265 001e 1846     		mov	r0, r3
 266 0020 FFF7FEFF 		bl	memset
 125:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	RCC_PeriphCLKInitTypeDef rccperiphclkinit = { 0 };
 267              		.loc 1 125 27
 268 0024 3B1D     		adds	r3, r7, #4
 269 0026 0022     		movs	r2, #0
 270 0028 1A60     		str	r2, [r3]
 271 002a 5A60     		str	r2, [r3, #4]
 272 002c 9A60     		str	r2, [r3, #8]
 273 002e DA60     		str	r2, [r3, #12]
 126:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
 127:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// Configure HSI Internal RC Oscillator. It runs at 8 MHz, but when used
 128:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// as an PLL input, it is divided by 2, so this gives 4 MHz
 129:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// 12 * 4 = 48
 130:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 274              		.loc 1 130 31
ARM GAS  /tmp/ccBSY81V.s 			page 8


 275 0030 0223     		movs	r3, #2
 276 0032 7B61     		str	r3, [r7, #20]
 131:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.HSIState = RCC_HSI_ON;
 277              		.loc 1 131 25
 278 0034 0123     		movs	r3, #1
 279 0036 7B62     		str	r3, [r7, #36]
 132:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 280              		.loc 1 132 36
 281 0038 1023     		movs	r3, #16
 282 003a BB62     		str	r3, [r7, #40]
 133:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.PLL.PLLMUL = RCC_PLL_MUL12;
 283              		.loc 1 133 27
 284 003c 4FF42013 		mov	r3, #2621440
 285 0040 BB63     		str	r3, [r7, #56]
 134:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.PLL.PLLState = RCC_PLL_ON;
 286              		.loc 1 134 29
 287 0042 0223     		movs	r3, #2
 288 0044 3B63     		str	r3, [r7, #48]
 135:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	oscinitstruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 289              		.loc 1 135 30
 290 0046 0023     		movs	r3, #0
 291 0048 7B63     		str	r3, [r7, #52]
 136:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	HAL_RCC_OscConfig(&oscinitstruct);
 292              		.loc 1 136 2
 293 004a 07F11403 		add	r3, r7, #20
 294 004e 1846     		mov	r0, r3
 295 0050 FFF7FEFF 		bl	HAL_RCC_OscConfig
 137:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
 138:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// USB clock configuration: 48 = 48
 139:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	rccperiphclkinit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 296              		.loc 1 139 40
 297 0054 1023     		movs	r3, #16
 298 0056 7B60     		str	r3, [r7, #4]
 140:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	rccperiphclkinit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 299              		.loc 1 140 37
 300 0058 4FF48003 		mov	r3, #4194304
 301 005c 3B61     		str	r3, [r7, #16]
 141:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	HAL_RCCEx_PeriphCLKConfig(&rccperiphclkinit);
 302              		.loc 1 141 2
 303 005e 3B1D     		adds	r3, r7, #4
 304 0060 1846     		mov	r0, r3
 305 0062 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 142:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 
 143:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// SYS  Clock to 48 MHz (Max 72 MHz)
 144:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// AHB  Clock to 48 MHz (Max 72 MHz)
 145:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// APB1 Clock to 24     (Max 36 MHz)
 146:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// APB2 Clock to 48     (Max 72 MHz)
 147:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// Flash Latency to 1. 
 148:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// Flash Latency should be increased for each 24 MHz of clock speed. 
 149:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	// ( 48 / 24 ) - 1 = 1.
 150:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 306              		.loc 1 150 26
 307 0066 0F23     		movs	r3, #15
 308 0068 FB63     		str	r3, [r7, #60]
 151:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 152:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 309              		.loc 1 152 29
ARM GAS  /tmp/ccBSY81V.s 			page 9


 310 006a 0223     		movs	r3, #2
 311 006c 3B64     		str	r3, [r7, #64]
 153:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 312              		.loc 1 153 30
 313 006e 0023     		movs	r3, #0
 314 0070 7B64     		str	r3, [r7, #68]
 154:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.APB1CLKDivider = RCC_HCLK_DIV2;
 315              		.loc 1 154 31
 316 0072 4FF48063 		mov	r3, #1024
 317 0076 BB64     		str	r3, [r7, #72]
 155:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	clkinitstruct.APB2CLKDivider = RCC_HCLK_DIV1;
 318              		.loc 1 155 31
 319 0078 0023     		movs	r3, #0
 320 007a FB64     		str	r3, [r7, #76]
 156:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	HAL_RCC_ClockConfig(&clkinitstruct, FLASH_LATENCY_1);
 321              		.loc 1 156 2
 322 007c 07F13C03 		add	r3, r7, #60
 323 0080 0121     		movs	r1, #1
 324 0082 1846     		mov	r0, r3
 325 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 157:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** 	SystemCoreClockUpdate();
 326              		.loc 1 157 2
 327 0088 FFF7FEFF 		bl	SystemCoreClockUpdate
 158:../../../lib/libhalglue/hal/stm32f1/clocksetup.c **** }
 328              		.loc 1 158 1
 329 008c 00BF     		nop
 330 008e 5037     		adds	r7, r7, #80
 331              		.cfi_def_cfa_offset 8
 332 0090 BD46     		mov	sp, r7
 333              		.cfi_def_cfa_register 13
 334              		@ sp needed
 335 0092 80BD     		pop	{r7, pc}
 336              		.cfi_endproc
 337              	.LFE69:
 339              		.text
 340              	.Letext0:
 341              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 342              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 343              		.file 4 "../../../ext/stm32/stm32f1xx_hal_driver/Inc/stm32f1xx_hal_def.h"
 344              		.file 5 "../../../ext/stm32/stm32f1xx_hal_driver/Inc/stm32f1xx_hal_rcc.h"
 345              		.file 6 "../../../ext/stm32/stm32f1xx_hal_driver/Inc/stm32f1xx_hal_rcc_ex.h"
 346              		.file 7 "../../../ext/stm32/cmsis_device_f1/Include/system_stm32f1xx.h"
ARM GAS  /tmp/ccBSY81V.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 clocksetup.c
     /tmp/ccBSY81V.s:19     .text.ClockSetup_HSE8_SYS72:0000000000000000 $t
     /tmp/ccBSY81V.s:25     .text.ClockSetup_HSE8_SYS72:0000000000000000 ClockSetup_HSE8_SYS72
     /tmp/ccBSY81V.s:126    .text.ClockSetup_HSE8_SYS48:0000000000000000 $t
     /tmp/ccBSY81V.s:132    .text.ClockSetup_HSE8_SYS48:0000000000000000 ClockSetup_HSE8_SYS48
     /tmp/ccBSY81V.s:233    .text.ClockSetup_HSI_SYS48:0000000000000000 $t
     /tmp/ccBSY81V.s:239    .text.ClockSetup_HSI_SYS48:0000000000000000 ClockSetup_HSI_SYS48
                           .group:0000000000000000 wm4.0.2a10468dd89b593cd64cc189d36e5bb7
                           .group:0000000000000000 wm4.stm32f1xx.h.39.e8c98c5ce2cd95856eed179966374e12
                           .group:0000000000000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:0000000000000000 wm4._newlib_version.h.4.529115dae5e4f67702b1de0b6e841f38
                           .group:0000000000000000 wm4.features.h.33.3e67abe6fb64142d4f6fa9496796153c
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:0000000000000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.549e8fd988111c6b396c357ef98aeb59
                           .group:0000000000000000 wm4.core_cm3.h.127.aaed3d1df272b0aa79c526153017805c
                           .group:0000000000000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:0000000000000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.24.fb218a6cd2ee35d840b3eac0f5fb4119
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.22.3d81dc02d9b9459e9eac6fdca7f8f18e
                           .group:0000000000000000 wm4.stddef.h.39.3e0425629195acf083c9561151306b4d
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.56.d1c3014f99fce17329ff5ab2921c0923
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.94.78ba4ec8cedd7ba94683a5fabb61b31e
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.21.8406672c8a3f21f71eb8441fb8ecb4bd
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1201.89d14cbb1b46fba2de70512ccfd8d5ce
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.21.0099da253a68660e916195d3e8928be3
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.21.93f1f3ec7660fa76375def81b976f73c
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.262.7df79220ec7519ba80c1763e6b4854a6
                           .group:0000000000000000 wm4.stm32f1xx_hal_exti.h.21.a7f1b393a0c9b2b56b72ccdbb8dee508
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.21.11e5a204ed6aa790b1cdae2e4192bc9d
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.21.d438f745b4c04dc23f9f569190526864
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.408.14794a3f8621230c9ac7fca0cacf3e57
                           .group:0000000000000000 wm4.stm32f1xx_hal_can.h.21.d1dd4a884a3983bc975efc64fbbd5748
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.21.6ab92041a8778f53d2d2d96b3825535a
                           .group:0000000000000000 wm4.stm32f1xx_hal_adc.h.21.8ae5a06b46334619d54b2469802d6db6
                           .group:0000000000000000 wm4.stm32f1xx_hal_adc_ex.h.21.f5c9ba15472af26c826d75096ae3e02a
                           .group:0000000000000000 wm4.stm32f1xx_hal_crc.h.21.b5b5d61856236c32a5704a7db1b8c77f
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.21.6df147ac02cc6dec8c4706cc1a34879c
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.21.33e24ce7a8607e16d5a38297454fd963
                           .group:0000000000000000 wm4.stm32f1xx_hal_i2c.h.21.6a947c870feb456d84d10dd871ee01bd
                           .group:0000000000000000 wm4.stm32f1xx_hal_iwdg.h.21.14afe1e30714751a311b81d0791714c2
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.21.ec3e2cfd4c26fffa32fc4ff0a8ac7390
                           .group:0000000000000000 wm4.stm32f1xx_hal_rtc.h.21.833c91cab3eef49edc59fd371d3c1ce0
                           .group:0000000000000000 wm4.stm32f1xx_hal_rtc_ex.h.21.b671683f6728965b6d8404d04009ed32
                           .group:0000000000000000 wm4.stm32f1xx_hal_spi.h.21.59f3c581a47a8dea5d070b46998af27e
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.21.76f9d96f76cba41ae3b6e27311c6f5ff
                           .group:0000000000000000 wm4.stm32f1xx_hal_uart.h.21.ffd6508e5e0a88f651472e5c80a9d587
                           .group:0000000000000000 wm4.stm32f1xx_hal_usart.h.21.0b32d58c93817e5f10bce7603c316c1e
                           .group:0000000000000000 wm4.stm32f1xx_hal_irda.h.21.b44168150ccb55c331f6e6afe3cf4b88
                           .group:0000000000000000 wm4.stm32f1xx_hal_smartcard.h.21.d256a98de9ec7b58600da5aa4b29abdb
                           .group:0000000000000000 wm4.stm32f1xx_hal_wwdg.h.21.ac611fc4089566604f02b81297147d50
                           .group:0000000000000000 wm4.stm32f1xx_ll_usb.h.21.4cb0f3c145693f977427d01b787de0c7
ARM GAS  /tmp/ccBSY81V.s 			page 11


                           .group:0000000000000000 wm4.stm32f1xx_hal_pcd.h.160.b1d545af3cea9ada15575c2dedd78cdc
                           .group:0000000000000000 wm4.stm32f1xx_hal.h.87.60093b86a987865736d7cddecce3c235

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCCEx_PeriphCLKConfig
HAL_RCC_ClockConfig
SystemCoreClockUpdate
