// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.2 Build 209 09/17/2014 SJ Full Version"

// DATE "04/11/2022 15:44:28"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU_TEST_SIM (
	cpuClk,
	memClk,
	rst,
	outA,
	outB,
	outC,
	outZ,
	outIR,
	outPC,
	addrOut,
	wEn,
	memDataOut,
	memDataIn,
	T_Info,
	wen_mem,
	en_mem);
input 	cpuClk;
input 	memClk;
input 	rst;
output 	[31:0] outA;
output 	[31:0] outB;
output 	outC;
output 	outZ;
output 	[31:0] outIR;
output 	[31:0] outPC;
output 	[5:0] addrOut;
output 	wEn;
output 	[31:0] memDataOut;
output 	[31:0] memDataIn;
output 	[2:0] T_Info;
output 	wen_mem;
output 	en_mem;

// Design Ports Information
// outA[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[5]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[7]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[8]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[9]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[10]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[11]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[12]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[13]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[14]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[15]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[16]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[17]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[18]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[19]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[20]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[21]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[22]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[23]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[24]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[25]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[26]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[27]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[28]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[29]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[30]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[31]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[1]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[3]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[4]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[5]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[7]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[8]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[9]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[10]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[12]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[13]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[14]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[15]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[16]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[17]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[18]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[19]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[20]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[21]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[22]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[23]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[24]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[25]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[26]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[27]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[28]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[29]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[30]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[31]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outC	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outZ	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[0]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[1]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[2]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[4]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[5]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[6]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[7]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[8]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[9]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[10]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[11]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[12]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[13]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[14]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[15]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[16]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[17]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[18]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[19]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[20]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[21]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[22]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[23]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[24]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[25]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[26]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[27]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[28]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[29]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[30]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[31]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[0]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[2]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[4]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[5]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[7]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[8]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[10]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[11]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[12]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[13]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[14]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[15]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[16]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[17]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[18]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[19]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[20]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[21]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[22]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[23]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[24]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[25]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[26]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[27]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[28]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[29]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[30]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[31]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[1]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[2]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[4]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[5]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wEn	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[4]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[5]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[6]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[7]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[8]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[9]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[10]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[11]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[12]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[13]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[14]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[15]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[16]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[17]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[18]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[19]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[20]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[21]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[22]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[23]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[24]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[25]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[26]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[27]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[28]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[29]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[30]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[31]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[8]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[9]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[10]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[11]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[12]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[13]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[14]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[15]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[16]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[17]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[18]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[19]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[21]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[22]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[23]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[24]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[25]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[26]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[27]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[28]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[29]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[30]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[31]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T_Info[0]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T_Info[1]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T_Info[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wen_mem	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_mem	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpuClk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memClk	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \outA[0]~output_o ;
wire \outA[1]~output_o ;
wire \outA[2]~output_o ;
wire \outA[3]~output_o ;
wire \outA[4]~output_o ;
wire \outA[5]~output_o ;
wire \outA[6]~output_o ;
wire \outA[7]~output_o ;
wire \outA[8]~output_o ;
wire \outA[9]~output_o ;
wire \outA[10]~output_o ;
wire \outA[11]~output_o ;
wire \outA[12]~output_o ;
wire \outA[13]~output_o ;
wire \outA[14]~output_o ;
wire \outA[15]~output_o ;
wire \outA[16]~output_o ;
wire \outA[17]~output_o ;
wire \outA[18]~output_o ;
wire \outA[19]~output_o ;
wire \outA[20]~output_o ;
wire \outA[21]~output_o ;
wire \outA[22]~output_o ;
wire \outA[23]~output_o ;
wire \outA[24]~output_o ;
wire \outA[25]~output_o ;
wire \outA[26]~output_o ;
wire \outA[27]~output_o ;
wire \outA[28]~output_o ;
wire \outA[29]~output_o ;
wire \outA[30]~output_o ;
wire \outA[31]~output_o ;
wire \outB[0]~output_o ;
wire \outB[1]~output_o ;
wire \outB[2]~output_o ;
wire \outB[3]~output_o ;
wire \outB[4]~output_o ;
wire \outB[5]~output_o ;
wire \outB[6]~output_o ;
wire \outB[7]~output_o ;
wire \outB[8]~output_o ;
wire \outB[9]~output_o ;
wire \outB[10]~output_o ;
wire \outB[11]~output_o ;
wire \outB[12]~output_o ;
wire \outB[13]~output_o ;
wire \outB[14]~output_o ;
wire \outB[15]~output_o ;
wire \outB[16]~output_o ;
wire \outB[17]~output_o ;
wire \outB[18]~output_o ;
wire \outB[19]~output_o ;
wire \outB[20]~output_o ;
wire \outB[21]~output_o ;
wire \outB[22]~output_o ;
wire \outB[23]~output_o ;
wire \outB[24]~output_o ;
wire \outB[25]~output_o ;
wire \outB[26]~output_o ;
wire \outB[27]~output_o ;
wire \outB[28]~output_o ;
wire \outB[29]~output_o ;
wire \outB[30]~output_o ;
wire \outB[31]~output_o ;
wire \outC~output_o ;
wire \outZ~output_o ;
wire \outIR[0]~output_o ;
wire \outIR[1]~output_o ;
wire \outIR[2]~output_o ;
wire \outIR[3]~output_o ;
wire \outIR[4]~output_o ;
wire \outIR[5]~output_o ;
wire \outIR[6]~output_o ;
wire \outIR[7]~output_o ;
wire \outIR[8]~output_o ;
wire \outIR[9]~output_o ;
wire \outIR[10]~output_o ;
wire \outIR[11]~output_o ;
wire \outIR[12]~output_o ;
wire \outIR[13]~output_o ;
wire \outIR[14]~output_o ;
wire \outIR[15]~output_o ;
wire \outIR[16]~output_o ;
wire \outIR[17]~output_o ;
wire \outIR[18]~output_o ;
wire \outIR[19]~output_o ;
wire \outIR[20]~output_o ;
wire \outIR[21]~output_o ;
wire \outIR[22]~output_o ;
wire \outIR[23]~output_o ;
wire \outIR[24]~output_o ;
wire \outIR[25]~output_o ;
wire \outIR[26]~output_o ;
wire \outIR[27]~output_o ;
wire \outIR[28]~output_o ;
wire \outIR[29]~output_o ;
wire \outIR[30]~output_o ;
wire \outIR[31]~output_o ;
wire \outPC[0]~output_o ;
wire \outPC[1]~output_o ;
wire \outPC[2]~output_o ;
wire \outPC[3]~output_o ;
wire \outPC[4]~output_o ;
wire \outPC[5]~output_o ;
wire \outPC[6]~output_o ;
wire \outPC[7]~output_o ;
wire \outPC[8]~output_o ;
wire \outPC[9]~output_o ;
wire \outPC[10]~output_o ;
wire \outPC[11]~output_o ;
wire \outPC[12]~output_o ;
wire \outPC[13]~output_o ;
wire \outPC[14]~output_o ;
wire \outPC[15]~output_o ;
wire \outPC[16]~output_o ;
wire \outPC[17]~output_o ;
wire \outPC[18]~output_o ;
wire \outPC[19]~output_o ;
wire \outPC[20]~output_o ;
wire \outPC[21]~output_o ;
wire \outPC[22]~output_o ;
wire \outPC[23]~output_o ;
wire \outPC[24]~output_o ;
wire \outPC[25]~output_o ;
wire \outPC[26]~output_o ;
wire \outPC[27]~output_o ;
wire \outPC[28]~output_o ;
wire \outPC[29]~output_o ;
wire \outPC[30]~output_o ;
wire \outPC[31]~output_o ;
wire \addrOut[0]~output_o ;
wire \addrOut[1]~output_o ;
wire \addrOut[2]~output_o ;
wire \addrOut[3]~output_o ;
wire \addrOut[4]~output_o ;
wire \addrOut[5]~output_o ;
wire \wEn~output_o ;
wire \memDataOut[0]~output_o ;
wire \memDataOut[1]~output_o ;
wire \memDataOut[2]~output_o ;
wire \memDataOut[3]~output_o ;
wire \memDataOut[4]~output_o ;
wire \memDataOut[5]~output_o ;
wire \memDataOut[6]~output_o ;
wire \memDataOut[7]~output_o ;
wire \memDataOut[8]~output_o ;
wire \memDataOut[9]~output_o ;
wire \memDataOut[10]~output_o ;
wire \memDataOut[11]~output_o ;
wire \memDataOut[12]~output_o ;
wire \memDataOut[13]~output_o ;
wire \memDataOut[14]~output_o ;
wire \memDataOut[15]~output_o ;
wire \memDataOut[16]~output_o ;
wire \memDataOut[17]~output_o ;
wire \memDataOut[18]~output_o ;
wire \memDataOut[19]~output_o ;
wire \memDataOut[20]~output_o ;
wire \memDataOut[21]~output_o ;
wire \memDataOut[22]~output_o ;
wire \memDataOut[23]~output_o ;
wire \memDataOut[24]~output_o ;
wire \memDataOut[25]~output_o ;
wire \memDataOut[26]~output_o ;
wire \memDataOut[27]~output_o ;
wire \memDataOut[28]~output_o ;
wire \memDataOut[29]~output_o ;
wire \memDataOut[30]~output_o ;
wire \memDataOut[31]~output_o ;
wire \memDataIn[0]~output_o ;
wire \memDataIn[1]~output_o ;
wire \memDataIn[2]~output_o ;
wire \memDataIn[3]~output_o ;
wire \memDataIn[4]~output_o ;
wire \memDataIn[5]~output_o ;
wire \memDataIn[6]~output_o ;
wire \memDataIn[7]~output_o ;
wire \memDataIn[8]~output_o ;
wire \memDataIn[9]~output_o ;
wire \memDataIn[10]~output_o ;
wire \memDataIn[11]~output_o ;
wire \memDataIn[12]~output_o ;
wire \memDataIn[13]~output_o ;
wire \memDataIn[14]~output_o ;
wire \memDataIn[15]~output_o ;
wire \memDataIn[16]~output_o ;
wire \memDataIn[17]~output_o ;
wire \memDataIn[18]~output_o ;
wire \memDataIn[19]~output_o ;
wire \memDataIn[20]~output_o ;
wire \memDataIn[21]~output_o ;
wire \memDataIn[22]~output_o ;
wire \memDataIn[23]~output_o ;
wire \memDataIn[24]~output_o ;
wire \memDataIn[25]~output_o ;
wire \memDataIn[26]~output_o ;
wire \memDataIn[27]~output_o ;
wire \memDataIn[28]~output_o ;
wire \memDataIn[29]~output_o ;
wire \memDataIn[30]~output_o ;
wire \memDataIn[31]~output_o ;
wire \T_Info[0]~output_o ;
wire \T_Info[1]~output_o ;
wire \T_Info[2]~output_o ;
wire \wen_mem~output_o ;
wire \en_mem~output_o ;
wire \cpuClk~input_o ;
wire \cpuClk~inputclkctrl_outclk ;
wire \main_processor|dat|DATA_MUX0|Mux9~8_combout ;
wire \memClk~input_o ;
wire \memClk~inputclkctrl_outclk ;
wire \main_processor|control_unit|en~4_combout ;
wire \main_processor|control_unit|present_state.state_1~0_combout ;
wire \rst~input_o ;
wire \main_processor|reset|present_clk.clk0~0_combout ;
wire \main_processor|reset|present_clk.clk0~q ;
wire \main_processor|reset|present_clk~6_combout ;
wire \main_processor|reset|present_clk~9_combout ;
wire \main_processor|reset|present_clk.clk1~q ;
wire \main_processor|reset|present_clk~8_combout ;
wire \main_processor|reset|present_clk.clk2~q ;
wire \main_processor|reset|present_clk~7_combout ;
wire \main_processor|reset|present_clk.clk3~q ;
wire \main_processor|reset|Enable_PD~0_combout ;
wire \main_processor|reset|Enable_PD~q ;
wire \main_processor|control_unit|present_state.state_1~q ;
wire \main_processor|control_unit|present_state.state_2~q ;
wire \main_processor|control_unit|present_state.state_0~0_combout ;
wire \main_processor|control_unit|present_state.state_0~q ;
wire \main_processor|control_unit|en~9_combout ;
wire \main_processor|control_unit|DATA_Mux[1]~0_combout ;
wire \main_processor|control_unit|Equal7~1_combout ;
wire \main_processor|control_unit|Equal7~0_combout ;
wire \main_processor|control_unit|DATA_Mux[1]~9_combout ;
wire \main_processor|control_unit|wen~2_combout ;
wire \main_processor|control_unit|wen~2clkctrl_outclk ;
wire \main_processor|control_unit|en~combout ;
wire \main_processor|control_unit|wen~3_combout ;
wire \main_processor|control_unit|wen~combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM~41_combout ;
wire \main_processor|control_unit|IM_MUX2[1]~5_combout ;
wire \main_processor|control_unit|Equal10~1_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~5_combout ;
wire \main_processor|control_unit|IM_MUX2[1]~2_combout ;
wire \main_processor|control_unit|IM_MUX2[0]~4_combout ;
wire \main_processor|control_unit|IM_MUX2[0]~9_combout ;
wire \main_processor|control_unit|IM_MUX2[0]~8_combout ;
wire \main_processor|control_unit|IM_MUX2[1]~3_combout ;
wire \main_processor|control_unit|Equal14~0_combout ;
wire \main_processor|control_unit|inc_PC~1_combout ;
wire \main_processor|control_unit|IM_MUX2[1]~6_combout ;
wire \main_processor|control_unit|IM_MUX2[1]~7_combout ;
wire \main_processor|control_unit|IM_MUX2[1]~7clkctrl_outclk ;
wire \main_processor|dat|IM_MUX2a|Mux31~0_combout ;
wire \main_processor|dat|IM_MUX1a|f[0]~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux31~2_combout ;
wire \main_processor|dat|PC0|reg0|Q[0]~32_combout ;
wire \main_processor|reset|Clr_PC~q ;
wire \main_processor|control_unit|Equal12~0_combout ;
wire \main_processor|control_unit|inc_PC~2_combout ;
wire \main_processor|control_unit|Equal7~2_combout ;
wire \main_processor|control_unit|Equal7~3_combout ;
wire \main_processor|control_unit|inc_PC~0_combout ;
wire \main_processor|control_unit|A_Mux~22_combout ;
wire \main_processor|control_unit|ld_PC~0_combout ;
wire \main_processor|control_unit|Equal7~5_combout ;
wire \main_processor|control_unit|Equal23~0_combout ;
wire \main_processor|control_unit|inc_PC~5_combout ;
wire \main_processor|control_unit|inc_PC~6_combout ;
wire \main_processor|control_unit|inc_PC~7_combout ;
wire \main_processor|control_unit|inc_PC~8_combout ;
wire \main_processor|control_unit|inc_PC~9_combout ;
wire \main_processor|control_unit|inc_PC~combout ;
wire \main_processor|control_unit|ld_PC~1_combout ;
wire \main_processor|control_unit|ld_PC~2_combout ;
wire \main_processor|control_unit|ld_PC~combout ;
wire \main_processor|dat|PC0|reg0|Q[0]~33 ;
wire \main_processor|dat|PC0|reg0|Q[1]~34_combout ;
wire \main_processor|dat|DATA_MUX0|Mux30~8_combout ;
wire \main_processor|dat|PC0|reg0|Q[1]~35 ;
wire \main_processor|dat|PC0|reg0|Q[2]~36_combout ;
wire \main_processor|control_unit|clr_B~0_combout ;
wire \main_processor|control_unit|clr_B~1_combout ;
wire \main_processor|control_unit|clr_B~2_combout ;
wire \main_processor|control_unit|clr_B~combout ;
wire \main_processor|control_unit|ld_B~0_combout ;
wire \main_processor|control_unit|ld_B~1_combout ;
wire \main_processor|control_unit|ld_B~combout ;
wire \main_processor|dat|IM_MUX2a|Mux29~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux16~3_combout ;
wire \main_processor|dat|A_Mux0|f[2]~2_combout ;
wire \main_processor|control_unit|clr_A~0_combout ;
wire \main_processor|control_unit|clr_A~combout ;
wire \main_processor|control_unit|ld_A~0_combout ;
wire \main_processor|control_unit|ld_A~1_combout ;
wire \main_processor|control_unit|ld_A~2_combout ;
wire \main_processor|control_unit|ld_A~3_combout ;
wire \main_processor|control_unit|ld_A~combout ;
wire \main_processor|dat|IM_MUX1a|f[2]~2_combout ;
wire \main_processor|dat|IM_MUX2a|Mux30~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux29~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux29~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux29~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux16~2_combout ;
wire \main_processor|dat|PC0|reg0|Q[2]~37 ;
wire \main_processor|dat|PC0|reg0|Q[3]~38_combout ;
wire \main_processor|dat|PC0|reg0|Q[3]~39 ;
wire \main_processor|dat|PC0|reg0|Q[4]~40_combout ;
wire \main_processor|dat|IM_MUX2a|Mux27~0_combout ;
wire \main_processor|dat|A_Mux0|f[4]~4_combout ;
wire \main_processor|dat|IM_MUX1a|f[4]~4_combout ;
wire \main_processor|dat|A_Mux0|f[3]~3_combout ;
wire \main_processor|dat|IM_MUX1a|f[3]~3_combout ;
wire \main_processor|dat|IM_MUX2a|Mux28~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux27~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux27~8_combout ;
wire \main_processor|dat|IM_MUX2a|Mux26~0_combout ;
wire \main_processor|dat|A_Mux0|f[5]~5_combout ;
wire \main_processor|dat|IM_MUX1a|f[5]~5_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage1|stage1|s~combout ;
wire \main_processor|dat|DATA_MUX0|Mux26~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux26~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux26~2_combout ;
wire \main_processor|dat|PC0|reg0|Q[4]~41 ;
wire \main_processor|dat|PC0|reg0|Q[5]~42_combout ;
wire \main_processor|dat|IM_MUX2a|Mux24~0_combout ;
wire \main_processor|dat|A_Mux0|f[7]~7_combout ;
wire \main_processor|dat|IM_MUX1a|f[7]~7_combout ;
wire \main_processor|dat|IM_MUX2a|Mux25~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux24~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux24~9_combout ;
wire \main_processor|dat|IM_MUX2a|Mux22~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux22~2_combout ;
wire \main_processor|dat|IM_MUX2a|Mux21~0_combout ;
wire \main_processor|dat|IM_MUX2a|Mux19~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux19~2_combout ;
wire \main_processor|dat|IM_MUX2a|Mux17~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux17~2_combout ;
wire \main_processor|dat|IM_MUX1a|f[14]~14_combout ;
wire \main_processor|dat|DATA_MUX0|Mux31~7_combout ;
wire \main_processor|control_unit|REG_Mux~2_combout ;
wire \main_processor|control_unit|REG_Mux~3_combout ;
wire \main_processor|control_unit|REG_Mux~4_combout ;
wire \main_processor|control_unit|REG_Mux~0_combout ;
wire \main_processor|control_unit|REG_Mux~1_combout ;
wire \main_processor|control_unit|REG_Mux~combout ;
wire \main_processor|dat|Reg_Mux0|f[1]~1_combout ;
wire \main_processor|dat|Reg_Mux0|f[2]~2_combout ;
wire \main_processor|dat|Reg_Mux0|f[3]~3_combout ;
wire \main_processor|dat|Reg_Mux0|f[4]~4_combout ;
wire \main_processor|dat|Reg_Mux0|f[5]~5_combout ;
wire \main_processor|dat|Reg_Mux0|f[6]~6_combout ;
wire \main_processor|dat|Reg_Mux0|f[7]~7_combout ;
wire \main_processor|dat|Reg_Mux0|f[8]~8_combout ;
wire \main_processor|dat|Reg_Mux0|f[9]~9_combout ;
wire \main_processor|dat|Reg_Mux0|f[10]~10_combout ;
wire \main_processor|dat|Reg_Mux0|f[11]~11_combout ;
wire \main_processor|dat|Reg_Mux0|f[12]~12_combout ;
wire \main_processor|dat|Reg_Mux0|f[13]~13_combout ;
wire \main_processor|dat|Reg_Mux0|f[14]~14_combout ;
wire \main_processor|dat|Reg_Mux0|f[15]~15_combout ;
wire \main_processor|dat|Reg_Mux0|f[16]~16_combout ;
wire \main_processor|dat|Reg_Mux0|f[17]~17_combout ;
wire \main_processor|dat|Reg_Mux0|f[18]~18_combout ;
wire \main_processor|dat|Reg_Mux0|f[23]~23_combout ;
wire \main_processor|dat|Reg_Mux0|f[25]~25_combout ;
wire \main_processor|dat|Reg_Mux0|f[28]~28_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a16 ;
wire \main_processor|dat|Data_Mem0|data_out~16_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a17 ;
wire \main_processor|dat|Data_Mem0|data_out~17_combout ;
wire \main_processor|dat|DATA_MUX0|Mux14~7_combout ;
wire \main_processor|dat|IM_MUX1a|f[19]~19_combout ;
wire \main_processor|dat|DATA_MUX0|Mux14~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux14~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux13~2_combout ;
wire \main_processor|dat|IM_MUX1a|f[20]~20_combout ;
wire \main_processor|dat|DATA_MUX0|Mux12~2_combout ;
wire \main_processor|dat|IM_MUX1a|f[21]~21_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~10_combout ;
wire \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1_combout ;
wire \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ;
wire \main_processor|dat|ALU0|Mux31~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux11~5_combout ;
wire \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout ;
wire \main_processor|dat|DATA_MUX0|Mux11~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux11~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux11~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux11~7_combout ;
wire \main_processor|dat|IM_MUX1a|f[22]~22_combout ;
wire \main_processor|dat|ALU0|Mux31~1_combout ;
wire \main_processor|dat|ALU0|add0|stage1|stage1|stage1|s~combout ;
wire \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s~combout ;
wire \main_processor|dat|DATA_MUX0|Mux10~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux10~3_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a22 ;
wire \main_processor|dat|Data_Mem0|data_out~22_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~19_combout ;
wire \main_processor|dat|IM_MUX1a|f[24]~24_combout ;
wire \main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout ;
wire \main_processor|dat|DATA_MUX0|Mux8~3_combout ;
wire \main_processor|dat|ALU0|Mux31~3_combout ;
wire \main_processor|dat|ALU0|Mux31~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux8~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux8~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux8~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux8~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux8~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux10~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux10~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux10~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux11~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux11~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux11~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux12~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux12~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux12~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux13~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux13~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux13~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux15~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux15~3_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a31 ;
wire \main_processor|dat|Data_Mem0|data_out~31_combout ;
wire \main_processor|dat|DATA_MUX0|Mux0~2_combout ;
wire \main_processor|dat|A_Mux0|f[31]~31_combout ;
wire \main_processor|dat|Reg_Mux0|f[31]~31_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a30 ;
wire \main_processor|dat|Data_Mem0|data_out~30_combout ;
wire \main_processor|dat|DATA_MUX0|Mux1~13_combout ;
wire \main_processor|dat|IM_MUX1a|f[31]~31_combout ;
wire \main_processor|dat|ALU0|Mux31~10_combout ;
wire \main_processor|dat|ALU0|Mux31~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux1~6_combout ;
wire \main_processor|dat|IM_MUX1a|f[26]~26_combout ;
wire \main_processor|dat|IM_MUX1a|f[27]~27_combout ;
wire \main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux1~12_combout ;
wire \main_processor|dat|IM_MUX1a|f[29]~29_combout ;
wire \main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout ;
wire \main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout ;
wire \main_processor|dat|DATA_MUX0|Mux1~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux1~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux1~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux1~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux1~11_combout ;
wire \main_processor|dat|A_Mux0|f[30]~30_combout ;
wire \main_processor|dat|Reg_Mux0|f[30]~30_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a29 ;
wire \main_processor|dat|Data_Mem0|data_out~29_combout ;
wire \main_processor|dat|A_Mux0|f[29]~29_combout ;
wire \main_processor|dat|Reg_Mux0|f[29]~29_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a27 ;
wire \main_processor|dat|Data_Mem0|data_out~27_combout ;
wire \main_processor|dat|A_Mux0|f[27]~27_combout ;
wire \main_processor|dat|Reg_Mux0|f[27]~27_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a26 ;
wire \main_processor|dat|Data_Mem0|data_out~26_combout ;
wire \main_processor|dat|A_Mux0|f[26]~26_combout ;
wire \main_processor|dat|Reg_Mux0|f[26]~26_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a24 ;
wire \main_processor|dat|Data_Mem0|data_out~24_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~9_combout ;
wire \main_processor|dat|ALU0|Mux31~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~16_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~13_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~12_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~14_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~15_combout ;
wire \main_processor|dat|A_Mux0|f[24]~24_combout ;
wire \main_processor|dat|Reg_Mux0|f[24]~24_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a23 ;
wire \main_processor|dat|Data_Mem0|data_out~23_combout ;
wire \main_processor|dat|A_Mux0|f[23]~23_combout ;
wire \main_processor|dat|IM_MUX1a|f[23]~23_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~12_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~13_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~14_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~18_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~15_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~16_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~17_combout ;
wire \main_processor|dat|A_Mux0|f[22]~22_combout ;
wire \main_processor|dat|Reg_Mux0|f[22]~22_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a21 ;
wire \main_processor|dat|Data_Mem0|data_out~21_combout ;
wire \main_processor|dat|A_Mux0|f[21]~21_combout ;
wire \main_processor|dat|Reg_Mux0|f[21]~21_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a20 ;
wire \main_processor|dat|Data_Mem0|data_out~20_combout ;
wire \main_processor|dat|A_Mux0|f[20]~20_combout ;
wire \main_processor|dat|Reg_Mux0|f[20]~20_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a19 ;
wire \main_processor|dat|Data_Mem0|data_out~19_combout ;
wire \main_processor|dat|A_Mux0|f[19]~19_combout ;
wire \main_processor|dat|Reg_Mux0|f[19]~19_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a18 ;
wire \main_processor|dat|Data_Mem0|data_out~18_combout ;
wire \main_processor|dat|A_Mux0|f[18]~18_combout ;
wire \main_processor|dat|IM_MUX1a|f[18]~18_combout ;
wire \main_processor|dat|DATA_MUX0|Mux14~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux14~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux14~6_combout ;
wire \main_processor|dat|A_Mux0|f[17]~17_combout ;
wire \main_processor|dat|IM_MUX1a|f[17]~17_combout ;
wire \main_processor|dat|ALU0|Mux15~0_combout ;
wire \main_processor|dat|ALU0|Mux15~1_combout ;
wire \main_processor|dat|ALU0|Mux15~2_combout ;
wire \main_processor|dat|A_Mux0|f[16]~16_combout ;
wire \main_processor|dat|IM_MUX1a|f[16]~16_combout ;
wire \main_processor|dat|DATA_MUX0|Mux16~4_combout ;
wire \main_processor|dat|IM_MUX2a|Mux16~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux16~5_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a15 ;
wire \main_processor|dat|Data_Mem0|data_out~15_combout ;
wire \main_processor|dat|DATA_MUX0|Mux16~6_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0_combout ;
wire \main_processor|dat|IM_MUX2a|Mux18~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0_combout ;
wire \main_processor|dat|IM_MUX2a|Mux20~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1_combout ;
wire \main_processor|dat|IM_MUX2a|Mux23~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2_combout ;
wire \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2_combout ;
wire \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux16~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux16~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux16~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux16~10_combout ;
wire \main_processor|dat|A_Mux0|f[15]~15_combout ;
wire \main_processor|dat|IM_MUX1a|f[15]~15_combout ;
wire \main_processor|dat|DATA_MUX0|Mux17~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux17~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux17~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux17~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux17~7_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a14 ;
wire \main_processor|dat|Data_Mem0|data_out~14_combout ;
wire \main_processor|dat|DATA_MUX0|Mux17~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux17~9_combout ;
wire \main_processor|dat|A_Mux0|f[14]~14_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~24_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~18_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~20_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~16_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~17_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~19_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~21_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a13 ;
wire \main_processor|dat|Data_Mem0|data_out~13_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~22_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~25_combout ;
wire \main_processor|dat|DATA_MUX0|Mux18~23_combout ;
wire \main_processor|dat|A_Mux0|f[13]~13_combout ;
wire \main_processor|dat|IM_MUX1a|f[13]~13_combout ;
wire \main_processor|dat|DATA_MUX0|Mux19~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux19~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux19~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux19~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux19~7_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a12 ;
wire \main_processor|dat|Data_Mem0|data_out~12_combout ;
wire \main_processor|dat|DATA_MUX0|Mux19~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux19~9_combout ;
wire \main_processor|dat|A_Mux0|f[12]~12_combout ;
wire \main_processor|dat|IM_MUX1a|f[12]~12_combout ;
wire \main_processor|dat|DATA_MUX0|Mux20~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux20~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux20~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux20~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux20~8_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a11 ;
wire \main_processor|dat|Data_Mem0|data_out~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux20~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux20~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux20~11_combout ;
wire \main_processor|dat|A_Mux0|f[11]~11_combout ;
wire \main_processor|dat|IM_MUX1a|f[11]~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~13_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~14_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~11_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a10 ;
wire \main_processor|dat|Data_Mem0|data_out~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~12_combout ;
wire \main_processor|dat|DATA_MUX0|Mux21~15_combout ;
wire \main_processor|dat|A_Mux0|f[10]~10_combout ;
wire \main_processor|dat|IM_MUX1a|f[10]~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux22~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux22~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux22~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux22~6_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a9 ;
wire \main_processor|dat|Data_Mem0|data_out~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux22~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux22~8_combout ;
wire \main_processor|dat|A_Mux0|f[9]~9_combout ;
wire \main_processor|dat|IM_MUX1a|f[9]~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux23~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux23~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux23~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux23~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux23~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux23~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux23~9_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a8 ;
wire \main_processor|dat|Data_Mem0|data_out~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux23~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux23~12_combout ;
wire \main_processor|dat|A_Mux0|f[8]~8_combout ;
wire \main_processor|dat|IM_MUX1a|f[8]~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux24~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux24~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux24~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux24~5_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a7 ;
wire \main_processor|dat|Data_Mem0|data_out~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux24~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux24~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux25~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux25~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux25~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux25~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux25~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux25~8_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a6 ;
wire \main_processor|dat|Data_Mem0|data_out~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux25~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux25~11_combout ;
wire \main_processor|dat|A_Mux0|f[6]~6_combout ;
wire \main_processor|dat|IM_MUX1a|f[6]~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux26~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux26~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux26~5_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a5 ;
wire \main_processor|dat|Data_Mem0|data_out~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux26~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux26~9_combout ;
wire \main_processor|dat|IR|Q[5]~feeder_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a4 ;
wire \main_processor|dat|Data_Mem0|data_out~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux27~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux27~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux27~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux27~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux27~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux28~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux28~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux28~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux28~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux28~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux28~8_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a3 ;
wire \main_processor|dat|Data_Mem0|data_out~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux28~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux28~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux29~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux29~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux29~6_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a2 ;
wire \main_processor|dat|Data_Mem0|data_out~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux29~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux29~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux30~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux30~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux30~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux30~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux30~6_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a1 ;
wire \main_processor|dat|Data_Mem0|data_out~1_combout ;
wire \main_processor|dat|DATA_MUX0|Mux30~7_combout ;
wire \main_processor|dat|A_Mux0|f[1]~1_combout ;
wire \main_processor|dat|IM_MUX1a|f[1]~1_combout ;
wire \main_processor|dat|DATA_MUX0|Mux31~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux31~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux31~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux31~5_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \main_processor|dat|Data_Mem0|data_out~0_combout ;
wire \main_processor|dat|DATA_MUX0|Mux31~6_combout ;
wire \main_processor|dat|Reg_Mux0|f[0]~0_combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a28 ;
wire \main_processor|dat|Data_Mem0|data_out~28_combout ;
wire \main_processor|dat|A_Mux0|f[28]~28_combout ;
wire \main_processor|dat|IM_MUX1a|f[28]~28_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~9_combout ;
wire \main_processor|dat|ALU0|Mux31~6_combout ;
wire \main_processor|dat|ALU0|Mux31~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~15_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~12_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~13_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~14_combout ;
wire \main_processor|dat|DATA_MUX0|Mux4~16_combout ;
wire \main_processor|control_unit|Equal10~2_combout ;
wire \main_processor|control_unit|ALU_op[1]~0_combout ;
wire \main_processor|control_unit|ALU_op[1]~1_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~4_combout ;
wire \main_processor|dat|ALU0|Mux31~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux5~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux5~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux5~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux5~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux5~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux5~7_combout ;
wire \main_processor|control_unit|Equal20~0_combout ;
wire \main_processor|control_unit|inc_PC~3_combout ;
wire \main_processor|control_unit|inc_PC~4_combout ;
wire \main_processor|control_unit|inc_PC~4clkctrl_outclk ;
wire \main_processor|control_unit|ld_IR~combout ;
wire \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a25 ;
wire \main_processor|dat|Data_Mem0|data_out~25_combout ;
wire \main_processor|dat|A_Mux0|f[25]~25_combout ;
wire \main_processor|dat|IM_MUX1a|f[25]~25_combout ;
wire \main_processor|dat|DATA_MUX0|Mux6~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux6~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux6~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux6~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux6~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux6~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux6~6_combout ;
wire \main_processor|control_unit|A_Mux~5_combout ;
wire \main_processor|control_unit|A_Mux~3_combout ;
wire \main_processor|control_unit|A_Mux~21_combout ;
wire \main_processor|control_unit|IM_MUX1~0_combout ;
wire \main_processor|control_unit|IM_MUX1~0clkctrl_outclk ;
wire \main_processor|control_unit|IM_MUX1~combout ;
wire \main_processor|dat|IM_MUX1a|f[30]~30_combout ;
wire \main_processor|dat|ALU0|Mux31~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux2~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux2~3_combout ;
wire \main_processor|dat|DATA_MUX0|Mux2~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux2~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux2~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux2~5_combout ;
wire \main_processor|control_unit|Equal10~0_combout ;
wire \main_processor|control_unit|ALU_op[0]~2_combout ;
wire \main_processor|control_unit|ALU_op[0]~3_combout ;
wire \main_processor|dat|ALU0|Mux31~11_combout ;
wire \main_processor|dat|ALU0|Mux31~12_combout ;
wire \main_processor|dat|ALU0|Mux31~13_combout ;
wire \main_processor|dat|ALU0|Mux0~0_combout ;
wire \main_processor|dat|ALU0|Mux0~1_combout ;
wire \main_processor|dat|ALU0|Mux0~2_combout ;
wire \main_processor|dat|DATA_MUX0|Mux0~3_combout ;
wire \main_processor|control_unit|DATA_Mux[0]~7_combout ;
wire \main_processor|control_unit|DATA_Mux[0]~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux7~17_combout ;
wire \main_processor|control_unit|Equal12~1_combout ;
wire \main_processor|control_unit|ALU_op[2]~5_combout ;
wire \main_processor|control_unit|Equal11~0_combout ;
wire \main_processor|control_unit|ALU_op[2]~4_combout ;
wire \main_processor|control_unit|ALU_op[2]~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux9~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~5_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~4_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~6_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~7_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~8_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~12_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~9_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~10_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~11_combout ;
wire \main_processor|dat|DATA_MUX0|Mux3~13_combout ;
wire \main_processor|control_unit|Equal7~4_combout ;
wire \main_processor|control_unit|DATA_Mux[1]~4_combout ;
wire \main_processor|control_unit|DATA_Mux[1]~5_combout ;
wire \main_processor|control_unit|DATA_Mux[1]~2_combout ;
wire \main_processor|control_unit|DATA_Mux[1]~3_combout ;
wire \main_processor|control_unit|DATA_Mux[1]~6_combout ;
wire \main_processor|control_unit|DATA_Mux[1]~6clkctrl_outclk ;
wire \main_processor|control_unit|DATA_Mux[1]~1_combout ;
wire \main_processor|dat|DATA_MUX0|Mux1~14_combout ;
wire \main_processor|control_unit|wen~4_combout ;
wire \main_processor|control_unit|A_Mux~18_combout ;
wire \main_processor|control_unit|A_Mux~19_combout ;
wire \main_processor|control_unit|A_Mux~20_combout ;
wire \main_processor|control_unit|A_Mux~combout ;
wire \main_processor|dat|A_Mux0|f[0]~0_combout ;
wire \main_processor|dat|PC0|reg0|Q[5]~43 ;
wire \main_processor|dat|PC0|reg0|Q[6]~44_combout ;
wire \main_processor|dat|PC0|reg0|Q[6]~45 ;
wire \main_processor|dat|PC0|reg0|Q[7]~46_combout ;
wire \main_processor|dat|PC0|reg0|Q[7]~47 ;
wire \main_processor|dat|PC0|reg0|Q[8]~48_combout ;
wire \main_processor|dat|PC0|reg0|Q[8]~49 ;
wire \main_processor|dat|PC0|reg0|Q[9]~50_combout ;
wire \main_processor|dat|PC0|reg0|Q[9]~51 ;
wire \main_processor|dat|PC0|reg0|Q[10]~52_combout ;
wire \main_processor|dat|PC0|reg0|Q[10]~53 ;
wire \main_processor|dat|PC0|reg0|Q[11]~54_combout ;
wire \main_processor|dat|PC0|reg0|Q[11]~55 ;
wire \main_processor|dat|PC0|reg0|Q[12]~56_combout ;
wire \main_processor|dat|PC0|reg0|Q[12]~57 ;
wire \main_processor|dat|PC0|reg0|Q[13]~58_combout ;
wire \main_processor|dat|PC0|reg0|Q[13]~59 ;
wire \main_processor|dat|PC0|reg0|Q[14]~60_combout ;
wire \main_processor|dat|PC0|reg0|Q[14]~61 ;
wire \main_processor|dat|PC0|reg0|Q[15]~62_combout ;
wire \main_processor|dat|PC0|reg0|Q[15]~63 ;
wire \main_processor|dat|PC0|reg0|Q[16]~64_combout ;
wire \~GND~combout ;
wire \main_processor|dat|PC0|reg0|Q[16]~65 ;
wire \main_processor|dat|PC0|reg0|Q[17]~66_combout ;
wire \main_processor|dat|PC0|reg0|Q[17]~67 ;
wire \main_processor|dat|PC0|reg0|Q[18]~68_combout ;
wire \main_processor|dat|PC0|reg0|Q[18]~69 ;
wire \main_processor|dat|PC0|reg0|Q[19]~70_combout ;
wire \main_processor|dat|PC0|reg0|Q[19]~71 ;
wire \main_processor|dat|PC0|reg0|Q[20]~72_combout ;
wire \main_processor|dat|PC0|reg0|Q[20]~73 ;
wire \main_processor|dat|PC0|reg0|Q[21]~74_combout ;
wire \main_processor|dat|PC0|reg0|Q[21]~75 ;
wire \main_processor|dat|PC0|reg0|Q[22]~76_combout ;
wire \main_processor|dat|PC0|reg0|Q[22]~77 ;
wire \main_processor|dat|PC0|reg0|Q[23]~78_combout ;
wire \main_processor|dat|PC0|reg0|Q[23]~79 ;
wire \main_processor|dat|PC0|reg0|Q[24]~80_combout ;
wire \main_processor|dat|PC0|reg0|Q[24]~81 ;
wire \main_processor|dat|PC0|reg0|Q[25]~82_combout ;
wire \main_processor|dat|PC0|reg0|Q[25]~83 ;
wire \main_processor|dat|PC0|reg0|Q[26]~84_combout ;
wire \main_processor|dat|PC0|reg0|Q[26]~85 ;
wire \main_processor|dat|PC0|reg0|Q[27]~86_combout ;
wire \main_processor|dat|PC0|reg0|Q[27]~87 ;
wire \main_processor|dat|PC0|reg0|Q[28]~88_combout ;
wire \main_processor|dat|PC0|reg0|Q[28]~89 ;
wire \main_processor|dat|PC0|reg0|Q[29]~90_combout ;
wire \main_processor|dat|PC0|reg0|Q[29]~91 ;
wire \main_processor|dat|PC0|reg0|Q[30]~92_combout ;
wire \main_processor|dat|PC0|reg0|Q[30]~93 ;
wire \main_processor|dat|PC0|reg0|Q[31]~94_combout ;
wire [31:0] \main_processor|dat|PC0|reg0|Q ;
wire [31:0] \main_processor|dat|Data_Mem0|data_out ;
wire [31:0] \main_processor|dat|Reg_A|Q ;
wire [31:0] \main_processor|dat|Reg_B|Q ;
wire [31:0] \main_memory|altsyncram_component|auto_generated|q_a ;
wire [1:0] \main_processor|control_unit|DATA_Mux ;
wire [31:0] \main_processor|dat|IR|Q ;
wire [2:0] \main_processor|control_unit|ALU_op ;
wire [1:0] \main_processor|control_unit|IM_MUX2 ;

wire [17:0] \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [35:0] \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \main_memory|altsyncram_component|auto_generated|q_a [0] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \main_memory|altsyncram_component|auto_generated|q_a [1] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \main_memory|altsyncram_component|auto_generated|q_a [2] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \main_memory|altsyncram_component|auto_generated|q_a [3] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \main_memory|altsyncram_component|auto_generated|q_a [4] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \main_memory|altsyncram_component|auto_generated|q_a [5] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \main_memory|altsyncram_component|auto_generated|q_a [6] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \main_memory|altsyncram_component|auto_generated|q_a [7] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \main_memory|altsyncram_component|auto_generated|q_a [8] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \main_memory|altsyncram_component|auto_generated|q_a [9] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \main_memory|altsyncram_component|auto_generated|q_a [10] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \main_memory|altsyncram_component|auto_generated|q_a [11] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \main_memory|altsyncram_component|auto_generated|q_a [12] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \main_memory|altsyncram_component|auto_generated|q_a [13] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \main_memory|altsyncram_component|auto_generated|q_a [14] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \main_memory|altsyncram_component|auto_generated|q_a [15] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \main_memory|altsyncram_component|auto_generated|q_a [16] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \main_memory|altsyncram_component|auto_generated|q_a [17] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \main_memory|altsyncram_component|auto_generated|q_a [18] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \main_memory|altsyncram_component|auto_generated|q_a [19] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \main_memory|altsyncram_component|auto_generated|q_a [20] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \main_memory|altsyncram_component|auto_generated|q_a [21] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \main_memory|altsyncram_component|auto_generated|q_a [22] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \main_memory|altsyncram_component|auto_generated|q_a [23] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \main_memory|altsyncram_component|auto_generated|q_a [24] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \main_memory|altsyncram_component|auto_generated|q_a [25] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \main_memory|altsyncram_component|auto_generated|q_a [26] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \main_memory|altsyncram_component|auto_generated|q_a [27] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \main_memory|altsyncram_component|auto_generated|q_a [28] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \main_memory|altsyncram_component|auto_generated|q_a [29] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \main_memory|altsyncram_component|auto_generated|q_a [30] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \main_memory|altsyncram_component|auto_generated|q_a [31] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a1  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a2  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a3  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a4  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a5  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a6  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a7  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a8  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a9  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a10  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a11  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a12  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a13  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a14  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a15  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a16  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a17  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a18  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a19  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a20  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a21  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a22  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a23  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a24  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a25  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a26  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a27  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a28  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a29  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a30  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a31  = \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \outA[0]~output (
	.i(\main_processor|dat|Reg_A|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[0]~output .bus_hold = "false";
defparam \outA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \outA[1]~output (
	.i(\main_processor|dat|Reg_A|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[1]~output .bus_hold = "false";
defparam \outA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \outA[2]~output (
	.i(\main_processor|dat|Reg_A|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[2]~output .bus_hold = "false";
defparam \outA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \outA[3]~output (
	.i(\main_processor|dat|Reg_A|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[3]~output .bus_hold = "false";
defparam \outA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \outA[4]~output (
	.i(\main_processor|dat|Reg_A|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[4]~output .bus_hold = "false";
defparam \outA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \outA[5]~output (
	.i(\main_processor|dat|Reg_A|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[5]~output .bus_hold = "false";
defparam \outA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \outA[6]~output (
	.i(\main_processor|dat|Reg_A|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[6]~output .bus_hold = "false";
defparam \outA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \outA[7]~output (
	.i(\main_processor|dat|Reg_A|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[7]~output .bus_hold = "false";
defparam \outA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \outA[8]~output (
	.i(\main_processor|dat|Reg_A|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[8]~output .bus_hold = "false";
defparam \outA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \outA[9]~output (
	.i(\main_processor|dat|Reg_A|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[9]~output .bus_hold = "false";
defparam \outA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \outA[10]~output (
	.i(\main_processor|dat|Reg_A|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[10]~output .bus_hold = "false";
defparam \outA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \outA[11]~output (
	.i(\main_processor|dat|Reg_A|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[11]~output .bus_hold = "false";
defparam \outA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \outA[12]~output (
	.i(\main_processor|dat|Reg_A|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[12]~output .bus_hold = "false";
defparam \outA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \outA[13]~output (
	.i(\main_processor|dat|Reg_A|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[13]~output .bus_hold = "false";
defparam \outA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \outA[14]~output (
	.i(\main_processor|dat|Reg_A|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[14]~output .bus_hold = "false";
defparam \outA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \outA[15]~output (
	.i(\main_processor|dat|Reg_A|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[15]~output .bus_hold = "false";
defparam \outA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \outA[16]~output (
	.i(\main_processor|dat|Reg_A|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[16]~output .bus_hold = "false";
defparam \outA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \outA[17]~output (
	.i(\main_processor|dat|Reg_A|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[17]~output .bus_hold = "false";
defparam \outA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \outA[18]~output (
	.i(\main_processor|dat|Reg_A|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[18]~output .bus_hold = "false";
defparam \outA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \outA[19]~output (
	.i(\main_processor|dat|Reg_A|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[19]~output .bus_hold = "false";
defparam \outA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \outA[20]~output (
	.i(\main_processor|dat|Reg_A|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[20]~output .bus_hold = "false";
defparam \outA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \outA[21]~output (
	.i(\main_processor|dat|Reg_A|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[21]~output .bus_hold = "false";
defparam \outA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \outA[22]~output (
	.i(\main_processor|dat|Reg_A|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[22]~output .bus_hold = "false";
defparam \outA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \outA[23]~output (
	.i(\main_processor|dat|Reg_A|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[23]~output .bus_hold = "false";
defparam \outA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \outA[24]~output (
	.i(\main_processor|dat|Reg_A|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[24]~output .bus_hold = "false";
defparam \outA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \outA[25]~output (
	.i(\main_processor|dat|Reg_A|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[25]~output .bus_hold = "false";
defparam \outA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \outA[26]~output (
	.i(\main_processor|dat|Reg_A|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[26]~output .bus_hold = "false";
defparam \outA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \outA[27]~output (
	.i(\main_processor|dat|Reg_A|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[27]~output .bus_hold = "false";
defparam \outA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \outA[28]~output (
	.i(\main_processor|dat|Reg_A|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[28]~output .bus_hold = "false";
defparam \outA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \outA[29]~output (
	.i(\main_processor|dat|Reg_A|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[29]~output .bus_hold = "false";
defparam \outA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \outA[30]~output (
	.i(\main_processor|dat|Reg_A|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[30]~output .bus_hold = "false";
defparam \outA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \outA[31]~output (
	.i(\main_processor|dat|Reg_A|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[31]~output .bus_hold = "false";
defparam \outA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \outB[0]~output (
	.i(\main_processor|dat|Reg_B|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[0]~output .bus_hold = "false";
defparam \outB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \outB[1]~output (
	.i(\main_processor|dat|Reg_B|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[1]~output .bus_hold = "false";
defparam \outB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \outB[2]~output (
	.i(\main_processor|dat|Reg_B|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[2]~output .bus_hold = "false";
defparam \outB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \outB[3]~output (
	.i(\main_processor|dat|Reg_B|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[3]~output .bus_hold = "false";
defparam \outB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \outB[4]~output (
	.i(\main_processor|dat|Reg_B|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[4]~output .bus_hold = "false";
defparam \outB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \outB[5]~output (
	.i(\main_processor|dat|Reg_B|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[5]~output .bus_hold = "false";
defparam \outB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \outB[6]~output (
	.i(\main_processor|dat|Reg_B|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[6]~output .bus_hold = "false";
defparam \outB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \outB[7]~output (
	.i(\main_processor|dat|Reg_B|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[7]~output .bus_hold = "false";
defparam \outB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \outB[8]~output (
	.i(\main_processor|dat|Reg_B|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[8]~output .bus_hold = "false";
defparam \outB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \outB[9]~output (
	.i(\main_processor|dat|Reg_B|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[9]~output .bus_hold = "false";
defparam \outB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \outB[10]~output (
	.i(\main_processor|dat|Reg_B|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[10]~output .bus_hold = "false";
defparam \outB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \outB[11]~output (
	.i(\main_processor|dat|Reg_B|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[11]~output .bus_hold = "false";
defparam \outB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \outB[12]~output (
	.i(\main_processor|dat|Reg_B|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[12]~output .bus_hold = "false";
defparam \outB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \outB[13]~output (
	.i(\main_processor|dat|Reg_B|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[13]~output .bus_hold = "false";
defparam \outB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \outB[14]~output (
	.i(\main_processor|dat|Reg_B|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[14]~output .bus_hold = "false";
defparam \outB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \outB[15]~output (
	.i(\main_processor|dat|Reg_B|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[15]~output .bus_hold = "false";
defparam \outB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \outB[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[16]~output .bus_hold = "false";
defparam \outB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \outB[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[17]~output .bus_hold = "false";
defparam \outB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \outB[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[18]~output .bus_hold = "false";
defparam \outB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \outB[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[19]~output .bus_hold = "false";
defparam \outB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \outB[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[20]~output .bus_hold = "false";
defparam \outB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \outB[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[21]~output .bus_hold = "false";
defparam \outB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \outB[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[22]~output .bus_hold = "false";
defparam \outB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \outB[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[23]~output .bus_hold = "false";
defparam \outB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \outB[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[24]~output .bus_hold = "false";
defparam \outB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \outB[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[25]~output .bus_hold = "false";
defparam \outB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \outB[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[26]~output .bus_hold = "false";
defparam \outB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \outB[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[27]~output .bus_hold = "false";
defparam \outB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \outB[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[28]~output .bus_hold = "false";
defparam \outB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \outB[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[29]~output .bus_hold = "false";
defparam \outB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \outB[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[30]~output .bus_hold = "false";
defparam \outB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \outB[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[31]~output .bus_hold = "false";
defparam \outB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \outC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outC~output_o ),
	.obar());
// synopsys translate_off
defparam \outC~output .bus_hold = "false";
defparam \outC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \outZ~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outZ~output_o ),
	.obar());
// synopsys translate_off
defparam \outZ~output .bus_hold = "false";
defparam \outZ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \outIR[0]~output (
	.i(\main_processor|dat|IR|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[0]~output .bus_hold = "false";
defparam \outIR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \outIR[1]~output (
	.i(\main_processor|dat|IR|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[1]~output .bus_hold = "false";
defparam \outIR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \outIR[2]~output (
	.i(\main_processor|dat|IR|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[2]~output .bus_hold = "false";
defparam \outIR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \outIR[3]~output (
	.i(\main_processor|dat|IR|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[3]~output .bus_hold = "false";
defparam \outIR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \outIR[4]~output (
	.i(\main_processor|dat|IR|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[4]~output .bus_hold = "false";
defparam \outIR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \outIR[5]~output (
	.i(\main_processor|dat|IR|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[5]~output .bus_hold = "false";
defparam \outIR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \outIR[6]~output (
	.i(\main_processor|dat|IR|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[6]~output .bus_hold = "false";
defparam \outIR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \outIR[7]~output (
	.i(\main_processor|dat|IR|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[7]~output .bus_hold = "false";
defparam \outIR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \outIR[8]~output (
	.i(\main_processor|dat|IR|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[8]~output .bus_hold = "false";
defparam \outIR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \outIR[9]~output (
	.i(\main_processor|dat|IR|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[9]~output .bus_hold = "false";
defparam \outIR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \outIR[10]~output (
	.i(\main_processor|dat|IR|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[10]~output .bus_hold = "false";
defparam \outIR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \outIR[11]~output (
	.i(\main_processor|dat|IR|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[11]~output .bus_hold = "false";
defparam \outIR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \outIR[12]~output (
	.i(\main_processor|dat|IR|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[12]~output .bus_hold = "false";
defparam \outIR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \outIR[13]~output (
	.i(\main_processor|dat|IR|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[13]~output .bus_hold = "false";
defparam \outIR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \outIR[14]~output (
	.i(\main_processor|dat|IR|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[14]~output .bus_hold = "false";
defparam \outIR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \outIR[15]~output (
	.i(\main_processor|dat|IR|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[15]~output .bus_hold = "false";
defparam \outIR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \outIR[16]~output (
	.i(\main_processor|dat|IR|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[16]~output .bus_hold = "false";
defparam \outIR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \outIR[17]~output (
	.i(\main_processor|dat|IR|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[17]~output .bus_hold = "false";
defparam \outIR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \outIR[18]~output (
	.i(\main_processor|dat|IR|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[18]~output .bus_hold = "false";
defparam \outIR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \outIR[19]~output (
	.i(\main_processor|dat|IR|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[19]~output .bus_hold = "false";
defparam \outIR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \outIR[20]~output (
	.i(\main_processor|dat|IR|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[20]~output .bus_hold = "false";
defparam \outIR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \outIR[21]~output (
	.i(\main_processor|dat|IR|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[21]~output .bus_hold = "false";
defparam \outIR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \outIR[22]~output (
	.i(\main_processor|dat|IR|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[22]~output .bus_hold = "false";
defparam \outIR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \outIR[23]~output (
	.i(\main_processor|dat|IR|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[23]~output .bus_hold = "false";
defparam \outIR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \outIR[24]~output (
	.i(\main_processor|dat|IR|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[24]~output .bus_hold = "false";
defparam \outIR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \outIR[25]~output (
	.i(\main_processor|dat|IR|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[25]~output .bus_hold = "false";
defparam \outIR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \outIR[26]~output (
	.i(\main_processor|dat|IR|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[26]~output .bus_hold = "false";
defparam \outIR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \outIR[27]~output (
	.i(\main_processor|dat|IR|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[27]~output .bus_hold = "false";
defparam \outIR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \outIR[28]~output (
	.i(\main_processor|dat|IR|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[28]~output .bus_hold = "false";
defparam \outIR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \outIR[29]~output (
	.i(\main_processor|dat|IR|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[29]~output .bus_hold = "false";
defparam \outIR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \outIR[30]~output (
	.i(\main_processor|dat|IR|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[30]~output .bus_hold = "false";
defparam \outIR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \outIR[31]~output (
	.i(\main_processor|dat|IR|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[31]~output .bus_hold = "false";
defparam \outIR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \outPC[0]~output (
	.i(\main_processor|dat|PC0|reg0|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[0]~output .bus_hold = "false";
defparam \outPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \outPC[1]~output (
	.i(\main_processor|dat|PC0|reg0|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[1]~output .bus_hold = "false";
defparam \outPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \outPC[2]~output (
	.i(\main_processor|dat|PC0|reg0|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[2]~output .bus_hold = "false";
defparam \outPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \outPC[3]~output (
	.i(\main_processor|dat|PC0|reg0|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[3]~output .bus_hold = "false";
defparam \outPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \outPC[4]~output (
	.i(\main_processor|dat|PC0|reg0|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[4]~output .bus_hold = "false";
defparam \outPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \outPC[5]~output (
	.i(\main_processor|dat|PC0|reg0|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[5]~output .bus_hold = "false";
defparam \outPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \outPC[6]~output (
	.i(\main_processor|dat|PC0|reg0|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[6]~output .bus_hold = "false";
defparam \outPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \outPC[7]~output (
	.i(\main_processor|dat|PC0|reg0|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[7]~output .bus_hold = "false";
defparam \outPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \outPC[8]~output (
	.i(\main_processor|dat|PC0|reg0|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[8]~output .bus_hold = "false";
defparam \outPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \outPC[9]~output (
	.i(\main_processor|dat|PC0|reg0|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[9]~output .bus_hold = "false";
defparam \outPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \outPC[10]~output (
	.i(\main_processor|dat|PC0|reg0|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[10]~output .bus_hold = "false";
defparam \outPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \outPC[11]~output (
	.i(\main_processor|dat|PC0|reg0|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[11]~output .bus_hold = "false";
defparam \outPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \outPC[12]~output (
	.i(\main_processor|dat|PC0|reg0|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[12]~output .bus_hold = "false";
defparam \outPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \outPC[13]~output (
	.i(\main_processor|dat|PC0|reg0|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[13]~output .bus_hold = "false";
defparam \outPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \outPC[14]~output (
	.i(\main_processor|dat|PC0|reg0|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[14]~output .bus_hold = "false";
defparam \outPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \outPC[15]~output (
	.i(\main_processor|dat|PC0|reg0|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[15]~output .bus_hold = "false";
defparam \outPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \outPC[16]~output (
	.i(\main_processor|dat|PC0|reg0|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[16]~output .bus_hold = "false";
defparam \outPC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \outPC[17]~output (
	.i(\main_processor|dat|PC0|reg0|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[17]~output .bus_hold = "false";
defparam \outPC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \outPC[18]~output (
	.i(\main_processor|dat|PC0|reg0|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[18]~output .bus_hold = "false";
defparam \outPC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \outPC[19]~output (
	.i(\main_processor|dat|PC0|reg0|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[19]~output .bus_hold = "false";
defparam \outPC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \outPC[20]~output (
	.i(\main_processor|dat|PC0|reg0|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[20]~output .bus_hold = "false";
defparam \outPC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \outPC[21]~output (
	.i(\main_processor|dat|PC0|reg0|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[21]~output .bus_hold = "false";
defparam \outPC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \outPC[22]~output (
	.i(\main_processor|dat|PC0|reg0|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[22]~output .bus_hold = "false";
defparam \outPC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \outPC[23]~output (
	.i(\main_processor|dat|PC0|reg0|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[23]~output .bus_hold = "false";
defparam \outPC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \outPC[24]~output (
	.i(\main_processor|dat|PC0|reg0|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[24]~output .bus_hold = "false";
defparam \outPC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \outPC[25]~output (
	.i(\main_processor|dat|PC0|reg0|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[25]~output .bus_hold = "false";
defparam \outPC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \outPC[26]~output (
	.i(\main_processor|dat|PC0|reg0|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[26]~output .bus_hold = "false";
defparam \outPC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \outPC[27]~output (
	.i(\main_processor|dat|PC0|reg0|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[27]~output .bus_hold = "false";
defparam \outPC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \outPC[28]~output (
	.i(\main_processor|dat|PC0|reg0|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[28]~output .bus_hold = "false";
defparam \outPC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \outPC[29]~output (
	.i(\main_processor|dat|PC0|reg0|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[29]~output .bus_hold = "false";
defparam \outPC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \outPC[30]~output (
	.i(\main_processor|dat|PC0|reg0|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[30]~output .bus_hold = "false";
defparam \outPC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \outPC[31]~output (
	.i(\main_processor|dat|PC0|reg0|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[31]~output .bus_hold = "false";
defparam \outPC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \addrOut[0]~output (
	.i(\main_processor|dat|PC0|reg0|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[0]~output .bus_hold = "false";
defparam \addrOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \addrOut[1]~output (
	.i(\main_processor|dat|PC0|reg0|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[1]~output .bus_hold = "false";
defparam \addrOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \addrOut[2]~output (
	.i(\main_processor|dat|PC0|reg0|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[2]~output .bus_hold = "false";
defparam \addrOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \addrOut[3]~output (
	.i(\main_processor|dat|PC0|reg0|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[3]~output .bus_hold = "false";
defparam \addrOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \addrOut[4]~output (
	.i(\main_processor|dat|PC0|reg0|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[4]~output .bus_hold = "false";
defparam \addrOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \addrOut[5]~output (
	.i(\main_processor|dat|PC0|reg0|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[5]~output .bus_hold = "false";
defparam \addrOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \wEn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wEn~output_o ),
	.obar());
// synopsys translate_off
defparam \wEn~output .bus_hold = "false";
defparam \wEn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \memDataOut[0]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[0]~output .bus_hold = "false";
defparam \memDataOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \memDataOut[1]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[1]~output .bus_hold = "false";
defparam \memDataOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \memDataOut[2]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[2]~output .bus_hold = "false";
defparam \memDataOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \memDataOut[3]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[3]~output .bus_hold = "false";
defparam \memDataOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \memDataOut[4]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[4]~output .bus_hold = "false";
defparam \memDataOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \memDataOut[5]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[5]~output .bus_hold = "false";
defparam \memDataOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \memDataOut[6]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[6]~output .bus_hold = "false";
defparam \memDataOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \memDataOut[7]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[7]~output .bus_hold = "false";
defparam \memDataOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \memDataOut[8]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[8]~output .bus_hold = "false";
defparam \memDataOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \memDataOut[9]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[9]~output .bus_hold = "false";
defparam \memDataOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \memDataOut[10]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[10]~output .bus_hold = "false";
defparam \memDataOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \memDataOut[11]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[11]~output .bus_hold = "false";
defparam \memDataOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \memDataOut[12]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[12]~output .bus_hold = "false";
defparam \memDataOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \memDataOut[13]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[13]~output .bus_hold = "false";
defparam \memDataOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \memDataOut[14]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[14]~output .bus_hold = "false";
defparam \memDataOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \memDataOut[15]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[15]~output .bus_hold = "false";
defparam \memDataOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \memDataOut[16]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[16]~output .bus_hold = "false";
defparam \memDataOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \memDataOut[17]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[17]~output .bus_hold = "false";
defparam \memDataOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \memDataOut[18]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[18]~output .bus_hold = "false";
defparam \memDataOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \memDataOut[19]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[19]~output .bus_hold = "false";
defparam \memDataOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \memDataOut[20]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[20]~output .bus_hold = "false";
defparam \memDataOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \memDataOut[21]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[21]~output .bus_hold = "false";
defparam \memDataOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \memDataOut[22]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[22]~output .bus_hold = "false";
defparam \memDataOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \memDataOut[23]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[23]~output .bus_hold = "false";
defparam \memDataOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \memDataOut[24]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[24]~output .bus_hold = "false";
defparam \memDataOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \memDataOut[25]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[25]~output .bus_hold = "false";
defparam \memDataOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \memDataOut[26]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[26]~output .bus_hold = "false";
defparam \memDataOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \memDataOut[27]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[27]~output .bus_hold = "false";
defparam \memDataOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \memDataOut[28]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[28]~output .bus_hold = "false";
defparam \memDataOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \memDataOut[29]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[29]~output .bus_hold = "false";
defparam \memDataOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \memDataOut[30]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[30]~output .bus_hold = "false";
defparam \memDataOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \memDataOut[31]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[31]~output .bus_hold = "false";
defparam \memDataOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \memDataIn[0]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux31~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[0]~output .bus_hold = "false";
defparam \memDataIn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \memDataIn[1]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux30~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[1]~output .bus_hold = "false";
defparam \memDataIn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \memDataIn[2]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux29~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[2]~output .bus_hold = "false";
defparam \memDataIn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \memDataIn[3]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux28~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[3]~output .bus_hold = "false";
defparam \memDataIn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \memDataIn[4]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux27~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[4]~output .bus_hold = "false";
defparam \memDataIn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \memDataIn[5]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux26~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[5]~output .bus_hold = "false";
defparam \memDataIn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \memDataIn[6]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux25~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[6]~output .bus_hold = "false";
defparam \memDataIn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \memDataIn[7]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux24~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[7]~output .bus_hold = "false";
defparam \memDataIn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \memDataIn[8]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux23~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[8]~output .bus_hold = "false";
defparam \memDataIn[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \memDataIn[9]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux22~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[9]~output .bus_hold = "false";
defparam \memDataIn[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \memDataIn[10]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux21~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[10]~output .bus_hold = "false";
defparam \memDataIn[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \memDataIn[11]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux20~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[11]~output .bus_hold = "false";
defparam \memDataIn[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \memDataIn[12]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux19~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[12]~output .bus_hold = "false";
defparam \memDataIn[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \memDataIn[13]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux18~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[13]~output .bus_hold = "false";
defparam \memDataIn[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \memDataIn[14]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux17~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[14]~output .bus_hold = "false";
defparam \memDataIn[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \memDataIn[15]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux16~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[15]~output .bus_hold = "false";
defparam \memDataIn[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \memDataIn[16]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux15~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[16]~output .bus_hold = "false";
defparam \memDataIn[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \memDataIn[17]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux14~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[17]~output .bus_hold = "false";
defparam \memDataIn[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \memDataIn[18]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux13~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[18]~output .bus_hold = "false";
defparam \memDataIn[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \memDataIn[19]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux12~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[19]~output .bus_hold = "false";
defparam \memDataIn[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \memDataIn[20]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux11~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[20]~output .bus_hold = "false";
defparam \memDataIn[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \memDataIn[21]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux10~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[21]~output .bus_hold = "false";
defparam \memDataIn[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \memDataIn[22]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux9~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[22]~output .bus_hold = "false";
defparam \memDataIn[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \memDataIn[23]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux8~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[23]~output .bus_hold = "false";
defparam \memDataIn[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \memDataIn[24]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux7~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[24]~output .bus_hold = "false";
defparam \memDataIn[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \memDataIn[25]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux6~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[25]~output .bus_hold = "false";
defparam \memDataIn[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \memDataIn[26]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux5~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[26]~output .bus_hold = "false";
defparam \memDataIn[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \memDataIn[27]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux4~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[27]~output .bus_hold = "false";
defparam \memDataIn[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \memDataIn[28]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux3~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[28]~output .bus_hold = "false";
defparam \memDataIn[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \memDataIn[29]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux2~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[29]~output .bus_hold = "false";
defparam \memDataIn[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \memDataIn[30]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux1~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[30]~output .bus_hold = "false";
defparam \memDataIn[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \memDataIn[31]~output (
	.i(\main_processor|dat|DATA_MUX0|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[31]~output .bus_hold = "false";
defparam \memDataIn[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \T_Info[0]~output (
	.i(!\main_processor|control_unit|present_state.state_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T_Info[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \T_Info[0]~output .bus_hold = "false";
defparam \T_Info[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \T_Info[1]~output (
	.i(\main_processor|control_unit|present_state.state_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T_Info[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \T_Info[1]~output .bus_hold = "false";
defparam \T_Info[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \T_Info[2]~output (
	.i(\main_processor|control_unit|present_state.state_2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T_Info[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \T_Info[2]~output .bus_hold = "false";
defparam \T_Info[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \wen_mem~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wen_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \wen_mem~output .bus_hold = "false";
defparam \wen_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \en_mem~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\en_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \en_mem~output .bus_hold = "false";
defparam \en_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N15
cycloneive_io_ibuf \cpuClk~input (
	.i(cpuClk),
	.ibar(gnd),
	.o(\cpuClk~input_o ));
// synopsys translate_off
defparam \cpuClk~input .bus_hold = "false";
defparam \cpuClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \cpuClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpuClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpuClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \cpuClk~inputclkctrl .clock_type = "global clock";
defparam \cpuClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~8_combout  = (\main_processor|control_unit|DATA_Mux [0] & !\main_processor|control_unit|DATA_Mux [1])

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|control_unit|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~8 .lut_mask = 16'h00CC;
defparam \main_processor|dat|DATA_MUX0|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N22
cycloneive_io_ibuf \memClk~input (
	.i(memClk),
	.ibar(gnd),
	.o(\memClk~input_o ));
// synopsys translate_off
defparam \memClk~input .bus_hold = "false";
defparam \memClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \memClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\memClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\memClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \memClk~inputclkctrl .clock_type = "global clock";
defparam \memClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N14
cycloneive_lcell_comb \main_processor|control_unit|en~4 (
// Equation(s):
// \main_processor|control_unit|en~4_combout  = \main_processor|dat|IR|Q [29] $ (((\main_processor|dat|IR|Q [31] & \main_processor|dat|IR|Q [28])))

	.dataa(\main_processor|dat|IR|Q [31]),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|control_unit|en~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|en~4 .lut_mask = 16'h6C6C;
defparam \main_processor|control_unit|en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N16
cycloneive_lcell_comb \main_processor|control_unit|present_state.state_1~0 (
// Equation(s):
// \main_processor|control_unit|present_state.state_1~0_combout  = !\main_processor|control_unit|present_state.state_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|present_state.state_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|control_unit|present_state.state_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|present_state.state_1~0 .lut_mask = 16'h0F0F;
defparam \main_processor|control_unit|present_state.state_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N16
cycloneive_lcell_comb \main_processor|reset|present_clk.clk0~0 (
// Equation(s):
// \main_processor|reset|present_clk.clk0~0_combout  = !\rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|reset|present_clk.clk0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|reset|present_clk.clk0~0 .lut_mask = 16'h0F0F;
defparam \main_processor|reset|present_clk.clk0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N19
dffeas \main_processor|reset|present_clk.clk0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|reset|present_clk.clk0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|reset|present_clk.clk0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|reset|present_clk.clk0 .is_wysiwyg = "true";
defparam \main_processor|reset|present_clk.clk0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N24
cycloneive_lcell_comb \main_processor|reset|present_clk~6 (
// Equation(s):
// \main_processor|reset|present_clk~6_combout  = (\rst~input_o ) # (!\main_processor|reset|present_clk.clk0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\main_processor|reset|present_clk.clk0~q ),
	.cin(gnd),
	.combout(\main_processor|reset|present_clk~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|reset|present_clk~6 .lut_mask = 16'hF0FF;
defparam \main_processor|reset|present_clk~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N28
cycloneive_lcell_comb \main_processor|reset|present_clk~9 (
// Equation(s):
// \main_processor|reset|present_clk~9_combout  = (!\rst~input_o  & !\main_processor|reset|present_clk.clk0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\main_processor|reset|present_clk.clk0~q ),
	.cin(gnd),
	.combout(\main_processor|reset|present_clk~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|reset|present_clk~9 .lut_mask = 16'h000F;
defparam \main_processor|reset|present_clk~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N29
dffeas \main_processor|reset|present_clk.clk1 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|reset|present_clk~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|reset|present_clk.clk1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|reset|present_clk.clk1 .is_wysiwyg = "true";
defparam \main_processor|reset|present_clk.clk1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N10
cycloneive_lcell_comb \main_processor|reset|present_clk~8 (
// Equation(s):
// \main_processor|reset|present_clk~8_combout  = (!\rst~input_o  & \main_processor|reset|present_clk.clk1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\main_processor|reset|present_clk.clk1~q ),
	.cin(gnd),
	.combout(\main_processor|reset|present_clk~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|reset|present_clk~8 .lut_mask = 16'h0F00;
defparam \main_processor|reset|present_clk~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N11
dffeas \main_processor|reset|present_clk.clk2 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|reset|present_clk~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|reset|present_clk.clk2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|reset|present_clk.clk2 .is_wysiwyg = "true";
defparam \main_processor|reset|present_clk.clk2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N6
cycloneive_lcell_comb \main_processor|reset|present_clk~7 (
// Equation(s):
// \main_processor|reset|present_clk~7_combout  = (!\main_processor|reset|present_clk.clk1~q  & (!\main_processor|reset|present_clk~6_combout  & ((\main_processor|reset|present_clk.clk2~q ) # (\main_processor|reset|present_clk.clk3~q ))))

	.dataa(\main_processor|reset|present_clk.clk2~q ),
	.datab(\main_processor|reset|present_clk.clk1~q ),
	.datac(\main_processor|reset|present_clk.clk3~q ),
	.datad(\main_processor|reset|present_clk~6_combout ),
	.cin(gnd),
	.combout(\main_processor|reset|present_clk~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|reset|present_clk~7 .lut_mask = 16'h0032;
defparam \main_processor|reset|present_clk~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N7
dffeas \main_processor|reset|present_clk.clk3 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|reset|present_clk~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|reset|present_clk.clk3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|reset|present_clk.clk3 .is_wysiwyg = "true";
defparam \main_processor|reset|present_clk.clk3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N0
cycloneive_lcell_comb \main_processor|reset|Enable_PD~0 (
// Equation(s):
// \main_processor|reset|Enable_PD~0_combout  = (\rst~input_o ) # (\main_processor|reset|present_clk.clk3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\main_processor|reset|present_clk.clk3~q ),
	.cin(gnd),
	.combout(\main_processor|reset|Enable_PD~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|reset|Enable_PD~0 .lut_mask = 16'hFFF0;
defparam \main_processor|reset|Enable_PD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y24_N1
dffeas \main_processor|reset|Enable_PD (
	.clk(\cpuClk~input_o ),
	.d(gnd),
	.asdata(\main_processor|reset|present_clk~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|reset|Enable_PD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|reset|Enable_PD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|reset|Enable_PD .is_wysiwyg = "true";
defparam \main_processor|reset|Enable_PD .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y24_N17
dffeas \main_processor|control_unit|present_state.state_1 (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|control_unit|present_state.state_1~0_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|reset|Enable_PD~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|control_unit|present_state.state_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|control_unit|present_state.state_1 .is_wysiwyg = "true";
defparam \main_processor|control_unit|present_state.state_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y25_N7
dffeas \main_processor|control_unit|present_state.state_2 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|control_unit|present_state.state_1~q ),
	.clrn(!\main_processor|reset|Enable_PD~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|control_unit|present_state.state_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|control_unit|present_state.state_2 .is_wysiwyg = "true";
defparam \main_processor|control_unit|present_state.state_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N0
cycloneive_lcell_comb \main_processor|control_unit|present_state.state_0~0 (
// Equation(s):
// \main_processor|control_unit|present_state.state_0~0_combout  = !\main_processor|control_unit|present_state.state_2~q 

	.dataa(\main_processor|control_unit|present_state.state_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|control_unit|present_state.state_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|present_state.state_0~0 .lut_mask = 16'h5555;
defparam \main_processor|control_unit|present_state.state_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y24_N31
dffeas \main_processor|control_unit|present_state.state_0 (
	.clk(\cpuClk~input_o ),
	.d(gnd),
	.asdata(\main_processor|control_unit|present_state.state_0~0_combout ),
	.clrn(!\main_processor|reset|Enable_PD~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|control_unit|present_state.state_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|control_unit|present_state.state_0 .is_wysiwyg = "true";
defparam \main_processor|control_unit|present_state.state_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N18
cycloneive_lcell_comb \main_processor|control_unit|en~9 (
// Equation(s):
// \main_processor|control_unit|en~9_combout  = (\main_processor|control_unit|present_state.state_0~q  & (((\main_processor|control_unit|en~4_combout  & !\main_processor|dat|IR|Q [30])) # (!\main_processor|control_unit|present_state.state_1~q )))

	.dataa(\main_processor|control_unit|en~4_combout ),
	.datab(\main_processor|dat|IR|Q [30]),
	.datac(\main_processor|control_unit|present_state.state_0~q ),
	.datad(\main_processor|control_unit|present_state.state_1~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|en~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|en~9 .lut_mask = 16'h20F0;
defparam \main_processor|control_unit|en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N0
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[1]~0 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[1]~0_combout  = (!\main_processor|dat|IR|Q [30] & (\main_processor|dat|IR|Q [29] & !\main_processor|dat|IR|Q [31]))

	.dataa(\main_processor|dat|IR|Q [30]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [29]),
	.datad(\main_processor|dat|IR|Q [31]),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1]~0 .lut_mask = 16'h0050;
defparam \main_processor|control_unit|DATA_Mux[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N2
cycloneive_lcell_comb \main_processor|control_unit|Equal7~1 (
// Equation(s):
// \main_processor|control_unit|Equal7~1_combout  = (\main_processor|dat|IR|Q [31] & (!\main_processor|dat|IR|Q [29] & (!\main_processor|dat|IR|Q [30] & \main_processor|dat|IR|Q [28])))

	.dataa(\main_processor|dat|IR|Q [31]),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|dat|IR|Q [28]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal7~1 .lut_mask = 16'h0200;
defparam \main_processor|control_unit|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N2
cycloneive_lcell_comb \main_processor|control_unit|Equal7~0 (
// Equation(s):
// \main_processor|control_unit|Equal7~0_combout  = (!\main_processor|dat|IR|Q [28] & (\main_processor|dat|IR|Q [29] & (!\main_processor|dat|IR|Q [30] & \main_processor|dat|IR|Q [31])))

	.dataa(\main_processor|dat|IR|Q [28]),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|dat|IR|Q [31]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal7~0 .lut_mask = 16'h0400;
defparam \main_processor|control_unit|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N30
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[1]~9 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[1]~9_combout  = (!\main_processor|control_unit|DATA_Mux[1]~0_combout  & (!\main_processor|control_unit|Equal7~1_combout  & !\main_processor|control_unit|Equal7~0_combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux[1]~0_combout ),
	.datac(\main_processor|control_unit|Equal7~1_combout ),
	.datad(\main_processor|control_unit|Equal7~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1]~9 .lut_mask = 16'h0003;
defparam \main_processor|control_unit|DATA_Mux[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N4
cycloneive_lcell_comb \main_processor|control_unit|wen~2 (
// Equation(s):
// \main_processor|control_unit|wen~2_combout  = (!\main_processor|reset|Enable_PD~q  & (((!\main_processor|control_unit|DATA_Mux[1]~9_combout  & \main_processor|control_unit|wen~4_combout )) # (!\main_processor|control_unit|present_state.state_2~q )))

	.dataa(\main_processor|control_unit|DATA_Mux[1]~9_combout ),
	.datab(\main_processor|control_unit|present_state.state_2~q ),
	.datac(\main_processor|control_unit|wen~4_combout ),
	.datad(\main_processor|reset|Enable_PD~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|wen~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|wen~2 .lut_mask = 16'h0073;
defparam \main_processor|control_unit|wen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \main_processor|control_unit|wen~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|control_unit|wen~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|control_unit|wen~2clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|control_unit|wen~2clkctrl .clock_type = "global clock";
defparam \main_processor|control_unit|wen~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N0
cycloneive_lcell_comb \main_processor|control_unit|en (
// Equation(s):
// \main_processor|control_unit|en~combout  = (GLOBAL(\main_processor|control_unit|wen~2clkctrl_outclk ) & (\main_processor|control_unit|en~9_combout )) # (!GLOBAL(\main_processor|control_unit|wen~2clkctrl_outclk ) & ((\main_processor|control_unit|en~combout 
// )))

	.dataa(\main_processor|control_unit|en~9_combout ),
	.datab(\main_processor|control_unit|en~combout ),
	.datac(gnd),
	.datad(\main_processor|control_unit|wen~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|en~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|en .lut_mask = 16'hAACC;
defparam \main_processor|control_unit|en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N28
cycloneive_lcell_comb \main_processor|control_unit|wen~3 (
// Equation(s):
// \main_processor|control_unit|wen~3_combout  = (\main_processor|control_unit|present_state.state_0~q  & ((\main_processor|control_unit|present_state.state_1~q  & ((\main_processor|control_unit|DATA_Mux[1]~0_combout ))) # 
// (!\main_processor|control_unit|present_state.state_1~q  & (!\main_processor|control_unit|DATA_Mux[0]~7_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux[0]~7_combout ),
	.datab(\main_processor|control_unit|DATA_Mux[1]~0_combout ),
	.datac(\main_processor|control_unit|present_state.state_0~q ),
	.datad(\main_processor|control_unit|present_state.state_1~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|wen~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|wen~3 .lut_mask = 16'hC050;
defparam \main_processor|control_unit|wen~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N26
cycloneive_lcell_comb \main_processor|control_unit|wen (
// Equation(s):
// \main_processor|control_unit|wen~combout  = (GLOBAL(\main_processor|control_unit|wen~2clkctrl_outclk ) & (\main_processor|control_unit|wen~3_combout )) # (!GLOBAL(\main_processor|control_unit|wen~2clkctrl_outclk ) & 
// ((\main_processor|control_unit|wen~combout )))

	.dataa(\main_processor|control_unit|wen~3_combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|wen~combout ),
	.datad(\main_processor|control_unit|wen~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|wen~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|wen .lut_mask = 16'hAAF0;
defparam \main_processor|control_unit|wen .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N22
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|DATAMEM~41 (
// Equation(s):
// \main_processor|dat|Data_Mem0|DATAMEM~41_combout  = (\main_processor|control_unit|wen~combout  & \main_processor|control_unit|en~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|wen~combout ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|DATAMEM~41_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|DATAMEM~41 .lut_mask = 16'hF000;
defparam \main_processor|dat|Data_Mem0|DATAMEM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N6
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[1]~5 (
// Equation(s):
// \main_processor|control_unit|IM_MUX2[1]~5_combout  = (\main_processor|dat|IR|Q [31] & ((\main_processor|dat|IR|Q [30]) # ((\main_processor|dat|IR|Q [28] & \main_processor|dat|IR|Q [29])))) # (!\main_processor|dat|IR|Q [31] & (\main_processor|dat|IR|Q [28] 
// & (\main_processor|dat|IR|Q [29] & \main_processor|dat|IR|Q [30])))

	.dataa(\main_processor|dat|IR|Q [31]),
	.datab(\main_processor|dat|IR|Q [28]),
	.datac(\main_processor|dat|IR|Q [29]),
	.datad(\main_processor|dat|IR|Q [30]),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[1]~5 .lut_mask = 16'hEA80;
defparam \main_processor|control_unit|IM_MUX2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N24
cycloneive_lcell_comb \main_processor|control_unit|Equal10~1 (
// Equation(s):
// \main_processor|control_unit|Equal10~1_combout  = (!\main_processor|dat|IR|Q [25] & !\main_processor|dat|IR|Q [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [25]),
	.datad(\main_processor|dat|IR|Q [26]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal10~1 .lut_mask = 16'h000F;
defparam \main_processor|control_unit|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~5_combout  = ((!\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|control_unit|ALU_op [1]) # (!\main_processor|control_unit|ALU_op [0])))) # (!\main_processor|control_unit|DATA_Mux [1])

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|control_unit|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~5 .lut_mask = 16'h7757;
defparam \main_processor|dat|DATA_MUX0|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N28
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[1]~2 (
// Equation(s):
// \main_processor|control_unit|IM_MUX2[1]~2_combout  = (\main_processor|dat|IR|Q [26] & ((\main_processor|dat|IR|Q [24]) # (!\main_processor|dat|IR|Q [27]))) # (!\main_processor|dat|IR|Q [26] & ((\main_processor|dat|IR|Q [27]) # (!\main_processor|dat|IR|Q 
// [24])))

	.dataa(\main_processor|dat|IR|Q [26]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [24]),
	.datad(\main_processor|dat|IR|Q [27]),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[1]~2 .lut_mask = 16'hF5AF;
defparam \main_processor|control_unit|IM_MUX2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N24
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[0]~4 (
// Equation(s):
// \main_processor|control_unit|IM_MUX2[0]~4_combout  = ((\main_processor|dat|IR|Q [27]) # ((\main_processor|dat|IR|Q [26]) # (\main_processor|dat|IR|Q [24]))) # (!\main_processor|control_unit|Equal10~0_combout )

	.dataa(\main_processor|control_unit|Equal10~0_combout ),
	.datab(\main_processor|dat|IR|Q [27]),
	.datac(\main_processor|dat|IR|Q [26]),
	.datad(\main_processor|dat|IR|Q [24]),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[0]~4 .lut_mask = 16'hFFFD;
defparam \main_processor|control_unit|IM_MUX2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N6
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[0]~9 (
// Equation(s):
// \main_processor|control_unit|IM_MUX2[0]~9_combout  = (\main_processor|control_unit|IM_MUX2[0]~4_combout  & (((\main_processor|control_unit|IM_MUX2[1]~2_combout ) # (!\main_processor|dat|IR|Q [25])) # (!\main_processor|control_unit|Equal10~0_combout )))

	.dataa(\main_processor|control_unit|Equal10~0_combout ),
	.datab(\main_processor|control_unit|IM_MUX2[1]~2_combout ),
	.datac(\main_processor|dat|IR|Q [25]),
	.datad(\main_processor|control_unit|IM_MUX2[0]~4_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[0]~9 .lut_mask = 16'hDF00;
defparam \main_processor|control_unit|IM_MUX2[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N22
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[0]~8 (
// Equation(s):
// \main_processor|control_unit|IM_MUX2[0]~8_combout  = (\main_processor|control_unit|Equal10~2_combout  & ((\main_processor|dat|IR|Q [26] & (\main_processor|control_unit|IM_MUX2[0]~9_combout )) # (!\main_processor|dat|IR|Q [26] & ((!\main_processor|dat|IR|Q 
// [25]))))) # (!\main_processor|control_unit|Equal10~2_combout  & (\main_processor|control_unit|IM_MUX2[0]~9_combout ))

	.dataa(\main_processor|control_unit|IM_MUX2[0]~9_combout ),
	.datab(\main_processor|dat|IR|Q [25]),
	.datac(\main_processor|control_unit|Equal10~2_combout ),
	.datad(\main_processor|dat|IR|Q [26]),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[0]~8 .lut_mask = 16'hAA3A;
defparam \main_processor|control_unit|IM_MUX2[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N20
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[1]~3 (
// Equation(s):
// \main_processor|control_unit|IM_MUX2[1]~3_combout  = ((\main_processor|control_unit|IM_MUX2[1]~2_combout ) # (!\main_processor|control_unit|Equal10~0_combout )) # (!\main_processor|dat|IR|Q [25])

	.dataa(\main_processor|dat|IR|Q [25]),
	.datab(gnd),
	.datac(\main_processor|control_unit|Equal10~0_combout ),
	.datad(\main_processor|control_unit|IM_MUX2[1]~2_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[1]~3 .lut_mask = 16'hFF5F;
defparam \main_processor|control_unit|IM_MUX2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N0
cycloneive_lcell_comb \main_processor|control_unit|Equal14~0 (
// Equation(s):
// \main_processor|control_unit|Equal14~0_combout  = (\main_processor|dat|IR|Q [24] & (!\main_processor|dat|IR|Q [27] & \main_processor|control_unit|Equal10~0_combout ))

	.dataa(\main_processor|dat|IR|Q [24]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [27]),
	.datad(\main_processor|control_unit|Equal10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal14~0 .lut_mask = 16'h0A00;
defparam \main_processor|control_unit|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N14
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~1 (
// Equation(s):
// \main_processor|control_unit|inc_PC~1_combout  = (\main_processor|dat|IR|Q [26] & (((\main_processor|dat|IR|Q [25])) # (!\main_processor|control_unit|Equal10~2_combout ))) # (!\main_processor|dat|IR|Q [26] & 
// (!\main_processor|control_unit|Equal10~2_combout  & ((\main_processor|dat|IR|Q [25]) # (!\main_processor|control_unit|Equal14~0_combout ))))

	.dataa(\main_processor|dat|IR|Q [26]),
	.datab(\main_processor|control_unit|Equal10~2_combout ),
	.datac(\main_processor|dat|IR|Q [25]),
	.datad(\main_processor|control_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~1 .lut_mask = 16'hB2B3;
defparam \main_processor|control_unit|inc_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N2
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[1]~6 (
// Equation(s):
// \main_processor|control_unit|IM_MUX2[1]~6_combout  = (\main_processor|control_unit|present_state.state_2~q  & (!\main_processor|reset|Enable_PD~q  & \main_processor|control_unit|IM_MUX2[1]~5_combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|present_state.state_2~q ),
	.datac(\main_processor|reset|Enable_PD~q ),
	.datad(\main_processor|control_unit|IM_MUX2[1]~5_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[1]~6 .lut_mask = 16'h0C00;
defparam \main_processor|control_unit|IM_MUX2[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N18
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[1]~7 (
// Equation(s):
// \main_processor|control_unit|IM_MUX2[1]~7_combout  = (\main_processor|control_unit|IM_MUX2[1]~6_combout  & (((!\main_processor|control_unit|inc_PC~1_combout ) # (!\main_processor|control_unit|IM_MUX2[0]~4_combout )) # 
// (!\main_processor|control_unit|IM_MUX2[1]~3_combout )))

	.dataa(\main_processor|control_unit|IM_MUX2[1]~3_combout ),
	.datab(\main_processor|control_unit|IM_MUX2[0]~4_combout ),
	.datac(\main_processor|control_unit|inc_PC~1_combout ),
	.datad(\main_processor|control_unit|IM_MUX2[1]~6_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[1]~7 .lut_mask = 16'h7F00;
defparam \main_processor|control_unit|IM_MUX2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \main_processor|control_unit|IM_MUX2[1]~7clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|control_unit|IM_MUX2[1]~7_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|control_unit|IM_MUX2[1]~7clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[1]~7clkctrl .clock_type = "global clock";
defparam \main_processor|control_unit|IM_MUX2[1]~7clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N4
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[0] (
// Equation(s):
// \main_processor|control_unit|IM_MUX2 [0] = (GLOBAL(\main_processor|control_unit|IM_MUX2[1]~7clkctrl_outclk ) & (\main_processor|control_unit|IM_MUX2[0]~8_combout )) # (!GLOBAL(\main_processor|control_unit|IM_MUX2[1]~7clkctrl_outclk ) & 
// ((\main_processor|control_unit|IM_MUX2 [0])))

	.dataa(\main_processor|control_unit|IM_MUX2[0]~8_combout ),
	.datab(\main_processor|control_unit|IM_MUX2 [0]),
	.datac(gnd),
	.datad(\main_processor|control_unit|IM_MUX2[1]~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2 [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[0] .lut_mask = 16'hAACC;
defparam \main_processor|control_unit|IM_MUX2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N30
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX2[1] (
// Equation(s):
// \main_processor|control_unit|IM_MUX2 [1] = (GLOBAL(\main_processor|control_unit|IM_MUX2[1]~7clkctrl_outclk ) & ((!\main_processor|control_unit|IM_MUX2[1]~3_combout ))) # (!GLOBAL(\main_processor|control_unit|IM_MUX2[1]~7clkctrl_outclk ) & 
// (\main_processor|control_unit|IM_MUX2 [1]))

	.dataa(\main_processor|control_unit|IM_MUX2 [1]),
	.datab(\main_processor|control_unit|IM_MUX2[1]~3_combout ),
	.datac(gnd),
	.datad(\main_processor|control_unit|IM_MUX2[1]~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX2 [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX2[1] .lut_mask = 16'h33AA;
defparam \main_processor|control_unit|IM_MUX2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N2
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux31~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux31~0_combout  = (\main_processor|control_unit|IM_MUX2 [0] & (((!\main_processor|control_unit|IM_MUX2 [1] & \main_processor|dat|IR|Q [0])))) # (!\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|Reg_B|Q [0]) # 
// ((\main_processor|control_unit|IM_MUX2 [1]))))

	.dataa(\main_processor|dat|Reg_B|Q [0]),
	.datab(\main_processor|control_unit|IM_MUX2 [0]),
	.datac(\main_processor|control_unit|IM_MUX2 [1]),
	.datad(\main_processor|dat|IR|Q [0]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux31~0 .lut_mask = 16'h3E32;
defparam \main_processor|dat|IM_MUX2a|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N24
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[0]~0 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[0]~0_combout  = (\main_processor|dat|Reg_A|Q [0] & !\main_processor|control_unit|IM_MUX1~combout )

	.dataa(\main_processor|dat|Reg_A|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[0]~0 .lut_mask = 16'h00AA;
defparam \main_processor|dat|IM_MUX1a|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux31~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux31~2_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|IM_MUX1a|f[0]~0_combout ))) # (!\main_processor|control_unit|ALU_op [2] & 
// (\main_processor|dat|IM_MUX2a|Mux31~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux31~0_combout  $ (((\main_processor|dat|IM_MUX1a|f[0]~0_combout )))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux31~0_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[0]~0_combout ),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux31~2 .lut_mask = 16'hE25A;
defparam \main_processor|dat|DATA_MUX0|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N0
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[0]~32 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[0]~32_combout  = \main_processor|dat|PC0|reg0|Q [0] $ (VCC)
// \main_processor|dat|PC0|reg0|Q[0]~33  = CARRY(\main_processor|dat|PC0|reg0|Q [0])

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\main_processor|dat|PC0|reg0|Q[0]~32_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[0]~33 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[0]~32 .lut_mask = 16'h33CC;
defparam \main_processor|dat|PC0|reg0|Q[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y23_N17
dffeas \main_processor|reset|Clr_PC (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|reset|Enable_PD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|reset|Clr_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|reset|Clr_PC .is_wysiwyg = "true";
defparam \main_processor|reset|Clr_PC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N20
cycloneive_lcell_comb \main_processor|control_unit|Equal12~0 (
// Equation(s):
// \main_processor|control_unit|Equal12~0_combout  = (\main_processor|control_unit|Equal10~0_combout  & (!\main_processor|dat|IR|Q [27] & !\main_processor|dat|IR|Q [24]))

	.dataa(\main_processor|control_unit|Equal10~0_combout ),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [27]),
	.datad(\main_processor|dat|IR|Q [24]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal12~0 .lut_mask = 16'h000A;
defparam \main_processor|control_unit|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N26
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~2 (
// Equation(s):
// \main_processor|control_unit|inc_PC~2_combout  = (((!\main_processor|control_unit|Equal14~0_combout  & !\main_processor|control_unit|Equal12~0_combout )) # (!\main_processor|dat|IR|Q [25])) # (!\main_processor|dat|IR|Q [26])

	.dataa(\main_processor|dat|IR|Q [26]),
	.datab(\main_processor|control_unit|Equal14~0_combout ),
	.datac(\main_processor|dat|IR|Q [25]),
	.datad(\main_processor|control_unit|Equal12~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~2 .lut_mask = 16'h5F7F;
defparam \main_processor|control_unit|inc_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N4
cycloneive_lcell_comb \main_processor|control_unit|Equal7~2 (
// Equation(s):
// \main_processor|control_unit|Equal7~2_combout  = (!\main_processor|dat|IR|Q [28] & (!\main_processor|dat|IR|Q [29] & (!\main_processor|dat|IR|Q [30] & !\main_processor|dat|IR|Q [31])))

	.dataa(\main_processor|dat|IR|Q [28]),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|dat|IR|Q [31]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal7~2 .lut_mask = 16'h0001;
defparam \main_processor|control_unit|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N16
cycloneive_lcell_comb \main_processor|control_unit|Equal7~3 (
// Equation(s):
// \main_processor|control_unit|Equal7~3_combout  = (\main_processor|dat|IR|Q [28] & (!\main_processor|dat|IR|Q [31] & (!\main_processor|dat|IR|Q [30] & !\main_processor|dat|IR|Q [29])))

	.dataa(\main_processor|dat|IR|Q [28]),
	.datab(\main_processor|dat|IR|Q [31]),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|dat|IR|Q [29]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal7~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal7~3 .lut_mask = 16'h0002;
defparam \main_processor|control_unit|Equal7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N6
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~0 (
// Equation(s):
// \main_processor|control_unit|inc_PC~0_combout  = (!\main_processor|control_unit|Equal7~2_combout  & !\main_processor|control_unit|Equal7~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|Equal7~2_combout ),
	.datad(\main_processor|control_unit|Equal7~3_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~0 .lut_mask = 16'h000F;
defparam \main_processor|control_unit|inc_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N24
cycloneive_lcell_comb \main_processor|control_unit|A_Mux~22 (
// Equation(s):
// \main_processor|control_unit|A_Mux~22_combout  = (\main_processor|dat|IR|Q [30]) # (\main_processor|dat|IR|Q [29] $ (((!\main_processor|dat|IR|Q [28]) # (!\main_processor|dat|IR|Q [31]))))

	.dataa(\main_processor|dat|IR|Q [30]),
	.datab(\main_processor|dat|IR|Q [31]),
	.datac(\main_processor|dat|IR|Q [28]),
	.datad(\main_processor|dat|IR|Q [29]),
	.cin(gnd),
	.combout(\main_processor|control_unit|A_Mux~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|A_Mux~22 .lut_mask = 16'hEABF;
defparam \main_processor|control_unit|A_Mux~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N28
cycloneive_lcell_comb \main_processor|control_unit|ld_PC~0 (
// Equation(s):
// \main_processor|control_unit|ld_PC~0_combout  = (!\main_processor|dat|IR|Q [28] & ((\main_processor|dat|IR|Q [31] & (!\main_processor|dat|IR|Q [30] & !\main_processor|dat|IR|Q [29])) # (!\main_processor|dat|IR|Q [31] & (\main_processor|dat|IR|Q [30] & 
// \main_processor|dat|IR|Q [29]))))

	.dataa(\main_processor|dat|IR|Q [31]),
	.datab(\main_processor|dat|IR|Q [30]),
	.datac(\main_processor|dat|IR|Q [29]),
	.datad(\main_processor|dat|IR|Q [28]),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_PC~0 .lut_mask = 16'h0042;
defparam \main_processor|control_unit|ld_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N4
cycloneive_lcell_comb \main_processor|control_unit|Equal7~5 (
// Equation(s):
// \main_processor|control_unit|Equal7~5_combout  = (!\main_processor|dat|IR|Q [31] & (\main_processor|dat|IR|Q [30] & (!\main_processor|dat|IR|Q [29] & \main_processor|dat|IR|Q [28])))

	.dataa(\main_processor|dat|IR|Q [31]),
	.datab(\main_processor|dat|IR|Q [30]),
	.datac(\main_processor|dat|IR|Q [29]),
	.datad(\main_processor|dat|IR|Q [28]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal7~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal7~5 .lut_mask = 16'h0400;
defparam \main_processor|control_unit|Equal7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N16
cycloneive_lcell_comb \main_processor|control_unit|Equal23~0 (
// Equation(s):
// \main_processor|control_unit|Equal23~0_combout  = (\main_processor|dat|IR|Q [27] & (\main_processor|control_unit|Equal10~0_combout  & (!\main_processor|dat|IR|Q [24] & \main_processor|control_unit|Equal10~1_combout )))

	.dataa(\main_processor|dat|IR|Q [27]),
	.datab(\main_processor|control_unit|Equal10~0_combout ),
	.datac(\main_processor|dat|IR|Q [24]),
	.datad(\main_processor|control_unit|Equal10~1_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal23~0 .lut_mask = 16'h0800;
defparam \main_processor|control_unit|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N26
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~5 (
// Equation(s):
// \main_processor|control_unit|inc_PC~5_combout  = (!\main_processor|control_unit|Equal7~4_combout  & (!\main_processor|control_unit|ld_PC~0_combout  & (!\main_processor|control_unit|Equal7~5_combout  & !\main_processor|control_unit|Equal23~0_combout )))

	.dataa(\main_processor|control_unit|Equal7~4_combout ),
	.datab(\main_processor|control_unit|ld_PC~0_combout ),
	.datac(\main_processor|control_unit|Equal7~5_combout ),
	.datad(\main_processor|control_unit|Equal23~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~5 .lut_mask = 16'h0001;
defparam \main_processor|control_unit|inc_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N18
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~6 (
// Equation(s):
// \main_processor|control_unit|inc_PC~6_combout  = (\main_processor|control_unit|inc_PC~0_combout  & (\main_processor|control_unit|A_Mux~22_combout  & (\main_processor|control_unit|inc_PC~5_combout  & !\main_processor|control_unit|Equal20~0_combout )))

	.dataa(\main_processor|control_unit|inc_PC~0_combout ),
	.datab(\main_processor|control_unit|A_Mux~22_combout ),
	.datac(\main_processor|control_unit|inc_PC~5_combout ),
	.datad(\main_processor|control_unit|Equal20~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~6 .lut_mask = 16'h0080;
defparam \main_processor|control_unit|inc_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N14
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~7 (
// Equation(s):
// \main_processor|control_unit|inc_PC~7_combout  = (\main_processor|control_unit|inc_PC~2_combout  & (\main_processor|control_unit|A_Mux~21_combout  & (\main_processor|control_unit|present_state.state_2~q  & \main_processor|control_unit|inc_PC~6_combout )))

	.dataa(\main_processor|control_unit|inc_PC~2_combout ),
	.datab(\main_processor|control_unit|A_Mux~21_combout ),
	.datac(\main_processor|control_unit|present_state.state_2~q ),
	.datad(\main_processor|control_unit|inc_PC~6_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~7 .lut_mask = 16'h8000;
defparam \main_processor|control_unit|inc_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N12
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~8 (
// Equation(s):
// \main_processor|control_unit|inc_PC~8_combout  = (\main_processor|control_unit|present_state.state_0~q  & (((\main_processor|control_unit|Equal7~5_combout ) # (\main_processor|control_unit|ld_PC~0_combout )) # 
// (!\main_processor|control_unit|present_state.state_2~q )))

	.dataa(\main_processor|control_unit|present_state.state_2~q ),
	.datab(\main_processor|control_unit|Equal7~5_combout ),
	.datac(\main_processor|control_unit|present_state.state_0~q ),
	.datad(\main_processor|control_unit|ld_PC~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~8 .lut_mask = 16'hF0D0;
defparam \main_processor|control_unit|inc_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N2
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~9 (
// Equation(s):
// \main_processor|control_unit|inc_PC~9_combout  = (\main_processor|control_unit|inc_PC~7_combout ) # ((\main_processor|control_unit|present_state.state_1~q  & \main_processor|control_unit|inc_PC~8_combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|inc_PC~7_combout ),
	.datac(\main_processor|control_unit|present_state.state_1~q ),
	.datad(\main_processor|control_unit|inc_PC~8_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~9 .lut_mask = 16'hFCCC;
defparam \main_processor|control_unit|inc_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N30
cycloneive_lcell_comb \main_processor|control_unit|inc_PC (
// Equation(s):
// \main_processor|control_unit|inc_PC~combout  = (GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & (\main_processor|control_unit|inc_PC~9_combout )) # (!GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & 
// ((\main_processor|control_unit|inc_PC~combout )))

	.dataa(\main_processor|control_unit|inc_PC~9_combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|inc_PC~combout ),
	.datad(\main_processor|control_unit|inc_PC~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC .lut_mask = 16'hAAF0;
defparam \main_processor|control_unit|inc_PC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N22
cycloneive_lcell_comb \main_processor|control_unit|ld_PC~1 (
// Equation(s):
// \main_processor|control_unit|ld_PC~1_combout  = (\main_processor|control_unit|Equal7~5_combout ) # (\main_processor|control_unit|ld_PC~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|Equal7~5_combout ),
	.datad(\main_processor|control_unit|ld_PC~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_PC~1 .lut_mask = 16'hFFF0;
defparam \main_processor|control_unit|ld_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N20
cycloneive_lcell_comb \main_processor|control_unit|ld_PC~2 (
// Equation(s):
// \main_processor|control_unit|ld_PC~2_combout  = (\main_processor|control_unit|inc_PC~7_combout ) # ((\main_processor|control_unit|present_state.state_0~q  & ((\main_processor|control_unit|ld_PC~1_combout ) # 
// (!\main_processor|control_unit|present_state.state_2~q ))))

	.dataa(\main_processor|control_unit|ld_PC~1_combout ),
	.datab(\main_processor|control_unit|inc_PC~7_combout ),
	.datac(\main_processor|control_unit|present_state.state_0~q ),
	.datad(\main_processor|control_unit|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_PC~2 .lut_mask = 16'hECFC;
defparam \main_processor|control_unit|ld_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N0
cycloneive_lcell_comb \main_processor|control_unit|ld_PC (
// Equation(s):
// \main_processor|control_unit|ld_PC~combout  = (GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & ((\main_processor|control_unit|ld_PC~2_combout ))) # (!GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & 
// (\main_processor|control_unit|ld_PC~combout ))

	.dataa(\main_processor|control_unit|ld_PC~combout ),
	.datab(\main_processor|control_unit|ld_PC~2_combout ),
	.datac(gnd),
	.datad(\main_processor|control_unit|inc_PC~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_PC~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_PC .lut_mask = 16'hCCAA;
defparam \main_processor|control_unit|ld_PC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y24_N1
dffeas \main_processor|dat|PC0|reg0|Q[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[0]~32_combout ),
	.asdata(\main_processor|dat|IR|Q [0]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[0] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N2
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[1]~34 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[1]~34_combout  = (\main_processor|dat|PC0|reg0|Q [1] & (!\main_processor|dat|PC0|reg0|Q[0]~33 )) # (!\main_processor|dat|PC0|reg0|Q [1] & ((\main_processor|dat|PC0|reg0|Q[0]~33 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[1]~35  = CARRY((!\main_processor|dat|PC0|reg0|Q[0]~33 ) # (!\main_processor|dat|PC0|reg0|Q [1]))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[0]~33 ),
	.combout(\main_processor|dat|PC0|reg0|Q[1]~34_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[1]~35 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[1]~34 .lut_mask = 16'h3C3F;
defparam \main_processor|dat|PC0|reg0|Q[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux30~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux30~8_combout  = (\main_processor|dat|DATA_MUX0|Mux30~7_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(gnd),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux30~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux30~8 .lut_mask = 16'h5F00;
defparam \main_processor|dat|DATA_MUX0|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y26_N29
dffeas \main_processor|dat|IR|Q[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|DATA_MUX0|Mux30~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[1] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N3
dffeas \main_processor|dat|PC0|reg0|Q[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[1]~34_combout ),
	.asdata(\main_processor|dat|IR|Q [1]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[1] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N4
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[2]~36 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[2]~36_combout  = (\main_processor|dat|PC0|reg0|Q [2] & (\main_processor|dat|PC0|reg0|Q[1]~35  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [2] & (!\main_processor|dat|PC0|reg0|Q[1]~35  & VCC))
// \main_processor|dat|PC0|reg0|Q[2]~37  = CARRY((\main_processor|dat|PC0|reg0|Q [2] & !\main_processor|dat|PC0|reg0|Q[1]~35 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[1]~35 ),
	.combout(\main_processor|dat|PC0|reg0|Q[2]~36_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[2]~37 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[2]~36 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N4
cycloneive_lcell_comb \main_processor|control_unit|clr_B~0 (
// Equation(s):
// \main_processor|control_unit|clr_B~0_combout  = (\main_processor|dat|IR|Q [25] & (\main_processor|dat|IR|Q [26] & (!\main_processor|dat|IR|Q [27] & !\main_processor|dat|IR|Q [24]))) # (!\main_processor|dat|IR|Q [25] & (!\main_processor|dat|IR|Q [26] & 
// (\main_processor|dat|IR|Q [27] & \main_processor|dat|IR|Q [24])))

	.dataa(\main_processor|dat|IR|Q [25]),
	.datab(\main_processor|dat|IR|Q [26]),
	.datac(\main_processor|dat|IR|Q [27]),
	.datad(\main_processor|dat|IR|Q [24]),
	.cin(gnd),
	.combout(\main_processor|control_unit|clr_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|clr_B~0 .lut_mask = 16'h1008;
defparam \main_processor|control_unit|clr_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N14
cycloneive_lcell_comb \main_processor|control_unit|clr_B~1 (
// Equation(s):
// \main_processor|control_unit|clr_B~1_combout  = (\main_processor|control_unit|present_state.state_2~q  & ((\main_processor|dat|IR|Q [29] & (\main_processor|dat|IR|Q [28] & \main_processor|control_unit|clr_B~0_combout )) # (!\main_processor|dat|IR|Q [29] & 
// (!\main_processor|dat|IR|Q [28]))))

	.dataa(\main_processor|control_unit|present_state.state_2~q ),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [28]),
	.datad(\main_processor|control_unit|clr_B~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|clr_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|clr_B~1 .lut_mask = 16'h8202;
defparam \main_processor|control_unit|clr_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N6
cycloneive_lcell_comb \main_processor|control_unit|clr_B~2 (
// Equation(s):
// \main_processor|control_unit|clr_B~2_combout  = (\main_processor|dat|IR|Q [30] & (\main_processor|control_unit|clr_B~1_combout  & !\main_processor|dat|IR|Q [31]))

	.dataa(\main_processor|dat|IR|Q [30]),
	.datab(\main_processor|control_unit|clr_B~1_combout ),
	.datac(gnd),
	.datad(\main_processor|dat|IR|Q [31]),
	.cin(gnd),
	.combout(\main_processor|control_unit|clr_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|clr_B~2 .lut_mask = 16'h0088;
defparam \main_processor|control_unit|clr_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N10
cycloneive_lcell_comb \main_processor|control_unit|clr_B (
// Equation(s):
// \main_processor|control_unit|clr_B~combout  = (GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & ((\main_processor|control_unit|clr_B~2_combout ))) # (!GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & 
// (\main_processor|control_unit|clr_B~combout ))

	.dataa(\main_processor|control_unit|clr_B~combout ),
	.datab(\main_processor|control_unit|clr_B~2_combout ),
	.datac(gnd),
	.datad(\main_processor|control_unit|inc_PC~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|clr_B~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|clr_B .lut_mask = 16'hCCAA;
defparam \main_processor|control_unit|clr_B .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N10
cycloneive_lcell_comb \main_processor|control_unit|ld_B~0 (
// Equation(s):
// \main_processor|control_unit|ld_B~0_combout  = (!\main_processor|dat|IR|Q [30] & ((\main_processor|dat|IR|Q [31] & (!\main_processor|dat|IR|Q [28] & \main_processor|dat|IR|Q [29])) # (!\main_processor|dat|IR|Q [31] & (\main_processor|dat|IR|Q [28] & 
// !\main_processor|dat|IR|Q [29]))))

	.dataa(\main_processor|dat|IR|Q [31]),
	.datab(\main_processor|dat|IR|Q [28]),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|dat|IR|Q [29]),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_B~0 .lut_mask = 16'h0204;
defparam \main_processor|control_unit|ld_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N18
cycloneive_lcell_comb \main_processor|control_unit|ld_B~1 (
// Equation(s):
// \main_processor|control_unit|ld_B~1_combout  = (\main_processor|control_unit|present_state.state_0~q  & ((\main_processor|control_unit|present_state.state_1~q  & ((\main_processor|control_unit|Equal7~0_combout ))) # 
// (!\main_processor|control_unit|present_state.state_1~q  & (\main_processor|control_unit|ld_B~0_combout ))))

	.dataa(\main_processor|control_unit|ld_B~0_combout ),
	.datab(\main_processor|control_unit|present_state.state_1~q ),
	.datac(\main_processor|control_unit|present_state.state_0~q ),
	.datad(\main_processor|control_unit|Equal7~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_B~1 .lut_mask = 16'hE020;
defparam \main_processor|control_unit|ld_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N28
cycloneive_lcell_comb \main_processor|control_unit|ld_B (
// Equation(s):
// \main_processor|control_unit|ld_B~combout  = (GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & (\main_processor|control_unit|ld_B~1_combout )) # (!GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & 
// ((\main_processor|control_unit|ld_B~combout )))

	.dataa(\main_processor|control_unit|ld_B~1_combout ),
	.datab(\main_processor|control_unit|ld_B~combout ),
	.datac(gnd),
	.datad(\main_processor|control_unit|inc_PC~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_B~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_B .lut_mask = 16'hAACC;
defparam \main_processor|control_unit|ld_B .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N7
dffeas \main_processor|dat|Reg_B|Q[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [2]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[2] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N8
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux29~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux29~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|IR|Q [2]))) # (!\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|Reg_B|Q [2]))))

	.dataa(\main_processor|control_unit|IM_MUX2 [1]),
	.datab(\main_processor|control_unit|IM_MUX2 [0]),
	.datac(\main_processor|dat|Reg_B|Q [2]),
	.datad(\main_processor|dat|IR|Q [2]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux29~0 .lut_mask = 16'h5410;
defparam \main_processor|dat|IM_MUX2a|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux16~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux16~3_combout  = (\main_processor|control_unit|DATA_Mux [1] & \main_processor|control_unit|DATA_Mux [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|DATA_Mux [1]),
	.datad(\main_processor|control_unit|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux16~3 .lut_mask = 16'hF000;
defparam \main_processor|dat|DATA_MUX0|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N0
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[2]~2 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[2]~2_combout  = (\main_processor|control_unit|A_Mux~combout  & (((\main_processor|dat|IR|Q [2])))) # (!\main_processor|control_unit|A_Mux~combout  & (!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux29~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|IR|Q [2]),
	.datad(\main_processor|dat|DATA_MUX0|Mux29~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[2]~2 .lut_mask = 16'hD1C0;
defparam \main_processor|dat|A_Mux0|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N20
cycloneive_lcell_comb \main_processor|control_unit|clr_A~0 (
// Equation(s):
// \main_processor|control_unit|clr_A~0_combout  = (\main_processor|control_unit|Equal14~0_combout  & (!\main_processor|dat|IR|Q [25] & (\main_processor|dat|IR|Q [26] & \main_processor|control_unit|present_state.state_2~q )))

	.dataa(\main_processor|control_unit|Equal14~0_combout ),
	.datab(\main_processor|dat|IR|Q [25]),
	.datac(\main_processor|dat|IR|Q [26]),
	.datad(\main_processor|control_unit|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|clr_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|clr_A~0 .lut_mask = 16'h2000;
defparam \main_processor|control_unit|clr_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N18
cycloneive_lcell_comb \main_processor|control_unit|clr_A (
// Equation(s):
// \main_processor|control_unit|clr_A~combout  = (GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & ((\main_processor|control_unit|clr_A~0_combout ))) # (!GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & 
// (\main_processor|control_unit|clr_A~combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|clr_A~combout ),
	.datac(\main_processor|control_unit|inc_PC~4clkctrl_outclk ),
	.datad(\main_processor|control_unit|clr_A~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|clr_A~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|clr_A .lut_mask = 16'hFC0C;
defparam \main_processor|control_unit|clr_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N16
cycloneive_lcell_comb \main_processor|control_unit|ld_A~0 (
// Equation(s):
// \main_processor|control_unit|ld_A~0_combout  = (!\main_processor|dat|IR|Q [29] & ((\main_processor|dat|IR|Q [28] & (!\main_processor|dat|IR|Q [30] & \main_processor|dat|IR|Q [31])) # (!\main_processor|dat|IR|Q [28] & ((!\main_processor|dat|IR|Q [31])))))

	.dataa(\main_processor|dat|IR|Q [30]),
	.datab(\main_processor|dat|IR|Q [28]),
	.datac(\main_processor|dat|IR|Q [31]),
	.datad(\main_processor|dat|IR|Q [29]),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_A~0 .lut_mask = 16'h0043;
defparam \main_processor|control_unit|ld_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N10
cycloneive_lcell_comb \main_processor|control_unit|ld_A~1 (
// Equation(s):
// \main_processor|control_unit|ld_A~1_combout  = (\main_processor|dat|IR|Q [24] & (((!\main_processor|dat|IR|Q [27] & \main_processor|dat|IR|Q [26])))) # (!\main_processor|dat|IR|Q [24] & (\main_processor|dat|IR|Q [27] $ (((\main_processor|dat|IR|Q [25] & 
// \main_processor|dat|IR|Q [26])))))

	.dataa(\main_processor|dat|IR|Q [25]),
	.datab(\main_processor|dat|IR|Q [27]),
	.datac(\main_processor|dat|IR|Q [24]),
	.datad(\main_processor|dat|IR|Q [26]),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_A~1 .lut_mask = 16'h360C;
defparam \main_processor|control_unit|ld_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N24
cycloneive_lcell_comb \main_processor|control_unit|ld_A~2 (
// Equation(s):
// \main_processor|control_unit|ld_A~2_combout  = (!\main_processor|control_unit|present_state.state_1~q  & ((\main_processor|control_unit|ld_A~0_combout ) # ((\main_processor|control_unit|Equal10~0_combout  & !\main_processor|control_unit|ld_A~1_combout 
// ))))

	.dataa(\main_processor|control_unit|Equal10~0_combout ),
	.datab(\main_processor|control_unit|present_state.state_1~q ),
	.datac(\main_processor|control_unit|ld_A~0_combout ),
	.datad(\main_processor|control_unit|ld_A~1_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_A~2 .lut_mask = 16'h3032;
defparam \main_processor|control_unit|ld_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N26
cycloneive_lcell_comb \main_processor|control_unit|ld_A~3 (
// Equation(s):
// \main_processor|control_unit|ld_A~3_combout  = (\main_processor|control_unit|present_state.state_0~q  & ((\main_processor|control_unit|ld_A~2_combout ) # ((\main_processor|control_unit|Equal7~1_combout  & 
// \main_processor|control_unit|present_state.state_1~q ))))

	.dataa(\main_processor|control_unit|Equal7~1_combout ),
	.datab(\main_processor|control_unit|ld_A~2_combout ),
	.datac(\main_processor|control_unit|present_state.state_1~q ),
	.datad(\main_processor|control_unit|present_state.state_0~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_A~3 .lut_mask = 16'hEC00;
defparam \main_processor|control_unit|ld_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N0
cycloneive_lcell_comb \main_processor|control_unit|ld_A (
// Equation(s):
// \main_processor|control_unit|ld_A~combout  = (GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & (\main_processor|control_unit|ld_A~3_combout )) # (!GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & 
// ((\main_processor|control_unit|ld_A~combout )))

	.dataa(gnd),
	.datab(\main_processor|control_unit|ld_A~3_combout ),
	.datac(\main_processor|control_unit|inc_PC~4clkctrl_outclk ),
	.datad(\main_processor|control_unit|ld_A~combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_A~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_A .lut_mask = 16'hCFC0;
defparam \main_processor|control_unit|ld_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N1
dffeas \main_processor|dat|Reg_A|Q[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[2] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N0
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[2]~2 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[2]~2_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|Reg_A|Q [2]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[2]~2 .lut_mask = 16'h0F00;
defparam \main_processor|dat|IM_MUX1a|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N9
dffeas \main_processor|dat|Reg_B|Q[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [1]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[1] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N4
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux30~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux30~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|IR|Q [1]))) # (!\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|Reg_B|Q [1]))))

	.dataa(\main_processor|dat|Reg_B|Q [1]),
	.datab(\main_processor|dat|IR|Q [1]),
	.datac(\main_processor|control_unit|IM_MUX2 [1]),
	.datad(\main_processor|control_unit|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux30~0 .lut_mask = 16'h0C0A;
defparam \main_processor|dat|IM_MUX2a|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N20
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|IM_MUX2a|Mux31~0_combout ) # ((\main_processor|dat|Reg_A|Q [0] & !\main_processor|control_unit|IM_MUX1~combout )))) # 
// (!\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|Reg_A|Q [0] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|IM_MUX2a|Mux31~0_combout )))

	.dataa(\main_processor|dat|Reg_A|Q [0]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|IM_MUX2a|Mux31~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0 .lut_mask = 16'hF220;
defparam \main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N18
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux30~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [1] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux30~0_combout  & (\main_processor|dat|Reg_A|Q [1] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [1]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux30~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0 .lut_mask = 16'hF220;
defparam \main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N10
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout  = (\main_processor|control_unit|ALU_op [2] & (((\main_processor|dat|Reg_A|Q [0] & !\main_processor|control_unit|IM_MUX1~combout )) # (!\main_processor|dat|IM_MUX2a|Mux31~0_combout ))) # 
// (!\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|Reg_A|Q [0] & (!\main_processor|control_unit|IM_MUX1~combout  & !\main_processor|dat|IM_MUX2a|Mux31~0_combout )))

	.dataa(\main_processor|dat|Reg_A|Q [0]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|IM_MUX2a|Mux31~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0 .lut_mask = 16'h20F2;
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux29~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux29~8_combout  = (\main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout  & (((!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [1])) # (!\main_processor|dat|IM_MUX2a|Mux30~0_combout 
// ))) # (!\main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout  & (!\main_processor|control_unit|IM_MUX1~combout  & (!\main_processor|dat|IM_MUX2a|Mux30~0_combout  & \main_processor|dat|Reg_A|Q [1])))

	.dataa(\main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout ),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux30~0_combout ),
	.datad(\main_processor|dat|Reg_A|Q [1]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux29~8 .lut_mask = 16'h2B0A;
defparam \main_processor|dat|DATA_MUX0|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux29~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux29~10_combout  = (\main_processor|control_unit|ALU_op [2] & (((\main_processor|control_unit|ALU_op [0]) # (!\main_processor|dat|DATA_MUX0|Mux29~8_combout )))) # (!\main_processor|control_unit|ALU_op [2] & 
// (\main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0_combout  & (!\main_processor|control_unit|ALU_op [0])))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(\main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0_combout ),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux29~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux29~10 .lut_mask = 16'hA4AE;
defparam \main_processor|dat|DATA_MUX0|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux29~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux29~11_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux29~10_combout  & ((\main_processor|dat|IM_MUX1a|f[2]~2_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux29~10_combout  & 
// (\main_processor|dat|IM_MUX2a|Mux29~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux29~0_combout  $ (\main_processor|dat|IM_MUX1a|f[2]~2_combout  $ (\main_processor|dat|DATA_MUX0|Mux29~10_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX2a|Mux29~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[2]~2_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux29~10_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux29~11 .lut_mask = 16'hE19C;
defparam \main_processor|dat|DATA_MUX0|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux16~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux16~2_combout  = (\main_processor|control_unit|DATA_Mux [1] & (\main_processor|control_unit|ALU_op [1])) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0])))

	.dataa(\main_processor|control_unit|ALU_op [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|control_unit|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux16~2 .lut_mask = 16'hAACC;
defparam \main_processor|dat|DATA_MUX0|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N6
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[3]~38 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[3]~38_combout  = (\main_processor|dat|PC0|reg0|Q [3] & (!\main_processor|dat|PC0|reg0|Q[2]~37 )) # (!\main_processor|dat|PC0|reg0|Q [3] & ((\main_processor|dat|PC0|reg0|Q[2]~37 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[3]~39  = CARRY((!\main_processor|dat|PC0|reg0|Q[2]~37 ) # (!\main_processor|dat|PC0|reg0|Q [3]))

	.dataa(\main_processor|dat|PC0|reg0|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[2]~37 ),
	.combout(\main_processor|dat|PC0|reg0|Q[3]~38_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[3]~39 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[3]~38 .lut_mask = 16'h5A5F;
defparam \main_processor|dat|PC0|reg0|Q[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N8
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[4]~40 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[4]~40_combout  = (\main_processor|dat|PC0|reg0|Q [4] & (\main_processor|dat|PC0|reg0|Q[3]~39  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [4] & (!\main_processor|dat|PC0|reg0|Q[3]~39  & VCC))
// \main_processor|dat|PC0|reg0|Q[4]~41  = CARRY((\main_processor|dat|PC0|reg0|Q [4] & !\main_processor|dat|PC0|reg0|Q[3]~39 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[3]~39 ),
	.combout(\main_processor|dat|PC0|reg0|Q[4]~40_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[4]~41 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[4]~40 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y28_N31
dffeas \main_processor|dat|Reg_B|Q[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [4]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[4] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N4
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux27~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux27~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|IR|Q [4])) # (!\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|Reg_B|Q [4])))))

	.dataa(\main_processor|control_unit|IM_MUX2 [1]),
	.datab(\main_processor|dat|IR|Q [4]),
	.datac(\main_processor|dat|Reg_B|Q [4]),
	.datad(\main_processor|control_unit|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux27~0 .lut_mask = 16'h4450;
defparam \main_processor|dat|IM_MUX2a|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N16
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[4]~4 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[4]~4_combout  = (\main_processor|control_unit|A_Mux~combout  & (((\main_processor|dat|IR|Q [4])))) # (!\main_processor|control_unit|A_Mux~combout  & (!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux27~5_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|IR|Q [4]),
	.datad(\main_processor|dat|DATA_MUX0|Mux27~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[4]~4 .lut_mask = 16'hD1C0;
defparam \main_processor|dat|A_Mux0|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N17
dffeas \main_processor|dat|Reg_A|Q[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[4] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N22
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[4]~4 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[4]~4_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|Reg_A|Q [4]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[4]~4 .lut_mask = 16'h0F00;
defparam \main_processor|dat|IM_MUX1a|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N6
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[3]~3 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[3]~3_combout  = (\main_processor|control_unit|A_Mux~combout  & (\main_processor|dat|IR|Q [3])) # (!\main_processor|control_unit|A_Mux~combout  & (((!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// \main_processor|dat|DATA_MUX0|Mux28~9_combout ))))

	.dataa(\main_processor|dat|IR|Q [3]),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux28~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[3]~3 .lut_mask = 16'h8B88;
defparam \main_processor|dat|A_Mux0|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N7
dffeas \main_processor|dat|Reg_A|Q[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[3] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N14
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[3]~3 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[3]~3_combout  = (\main_processor|dat|Reg_A|Q [3] & !\main_processor|control_unit|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [3]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[3]~3 .lut_mask = 16'h0C0C;
defparam \main_processor|dat|IM_MUX1a|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N29
dffeas \main_processor|dat|Reg_B|Q[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [3]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[3] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N20
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux28~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux28~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|IR|Q [3])) # (!\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|Reg_B|Q [3])))))

	.dataa(\main_processor|dat|IR|Q [3]),
	.datab(\main_processor|control_unit|IM_MUX2 [0]),
	.datac(\main_processor|control_unit|IM_MUX2 [1]),
	.datad(\main_processor|dat|Reg_B|Q [3]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux28~0 .lut_mask = 16'h0B08;
defparam \main_processor|dat|IM_MUX2a|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N14
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0_combout  = (!\main_processor|dat|IM_MUX2a|Mux29~0_combout  & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [2]))

	.dataa(gnd),
	.datab(\main_processor|dat|IM_MUX2a|Mux29~0_combout ),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|Reg_A|Q [2]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0 .lut_mask = 16'h0300;
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N28
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1_combout  = ((\main_processor|dat|Reg_A|Q [2] & !\main_processor|control_unit|IM_MUX1~combout )) # (!\main_processor|dat|IM_MUX2a|Mux29~0_combout )

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [2]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|IM_MUX2a|Mux29~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1 .lut_mask = 16'h0CFF;
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N6
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2_combout  = (\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout  & ((\main_processor|dat|IM_MUX1a|f[1]~1_combout 
// ) # (!\main_processor|dat|IM_MUX2a|Mux30~0_combout ))) # (!\main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout  & (!\main_processor|dat|IM_MUX2a|Mux30~0_combout  & \main_processor|dat|IM_MUX1a|f[1]~1_combout ))))

	.dataa(\main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux30~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[1]~1_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~1_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2 .lut_mask = 16'hB200;
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N0
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout  = (\main_processor|dat|IM_MUX1a|f[3]~3_combout  & (((\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0_combout ) # 
// (\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2_combout )) # (!\main_processor|dat|IM_MUX2a|Mux28~0_combout ))) # (!\main_processor|dat|IM_MUX1a|f[3]~3_combout  & (!\main_processor|dat|IM_MUX2a|Mux28~0_combout  & 
// ((\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0_combout ) # (\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[3]~3_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux28~0_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~0_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0 .lut_mask = 16'hBBB2;
defparam \main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N28
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux29~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [2] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux29~0_combout  & (\main_processor|dat|Reg_A|Q [2] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [2]),
	.datab(\main_processor|dat|IM_MUX2a|Mux29~0_combout ),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage0|stage1|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0 .lut_mask = 16'hCE08;
defparam \main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N22
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux28~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0_combout ) # ((!\main_processor|control_unit|IM_MUX1~combout  & 
// \main_processor|dat|Reg_A|Q [3])))) # (!\main_processor|dat|IM_MUX2a|Mux28~0_combout  & (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [3] & \main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0_combout )))

	.dataa(\main_processor|dat|IM_MUX2a|Mux28~0_combout ),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|Reg_A|Q [3]),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0 .lut_mask = 16'hBA20;
defparam \main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux27~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux27~7_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|control_unit|ALU_op [2])))) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & 
// (!\main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout )) # (!\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0_combout )))))

	.dataa(\main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0_combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux27~7 .lut_mask = 16'hDD30;
defparam \main_processor|dat|DATA_MUX0|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux27~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux27~8_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux27~7_combout  & ((\main_processor|dat|IM_MUX1a|f[4]~4_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux27~7_combout  & 
// (\main_processor|dat|IM_MUX2a|Mux27~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux27~0_combout  $ (\main_processor|dat|IM_MUX1a|f[4]~4_combout  $ (\main_processor|dat|DATA_MUX0|Mux27~7_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX2a|Mux27~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[4]~4_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux27~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux27~8 .lut_mask = 16'hE19C;
defparam \main_processor|dat|DATA_MUX0|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N13
dffeas \main_processor|dat|Reg_B|Q[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [5]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[5] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N26
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux26~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux26~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|IR|Q [5])) # (!\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|Reg_B|Q [5])))))

	.dataa(\main_processor|control_unit|IM_MUX2 [1]),
	.datab(\main_processor|dat|IR|Q [5]),
	.datac(\main_processor|control_unit|IM_MUX2 [0]),
	.datad(\main_processor|dat|Reg_B|Q [5]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux26~0 .lut_mask = 16'h4540;
defparam \main_processor|dat|IM_MUX2a|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N8
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[5]~5 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[5]~5_combout  = (\main_processor|control_unit|A_Mux~combout  & (((\main_processor|dat|IR|Q [5])))) # (!\main_processor|control_unit|A_Mux~combout  & (!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux26~8_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|IR|Q [5]),
	.datad(\main_processor|dat|DATA_MUX0|Mux26~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[5]~5 .lut_mask = 16'hD1C0;
defparam \main_processor|dat|A_Mux0|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N9
dffeas \main_processor|dat|Reg_A|Q[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[5] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N30
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[5]~5 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[5]~5_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|Reg_A|Q [5]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[5]~5 .lut_mask = 16'h0F00;
defparam \main_processor|dat|IM_MUX1a|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N26
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0_combout  = \main_processor|dat|IM_MUX2a|Mux26~0_combout  $ (((!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [5])))

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|IM_MUX2a|Mux26~0_combout ),
	.datad(\main_processor|dat|Reg_A|Q [5]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0 .lut_mask = 16'hA5F0;
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N4
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~combout  = \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0_combout  $ (((\main_processor|dat|IM_MUX1a|f[4]~4_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ) # 
// (!\main_processor|dat|IM_MUX2a|Mux27~0_combout ))) # (!\main_processor|dat|IM_MUX1a|f[4]~4_combout  & (\main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout  & !\main_processor|dat|IM_MUX2a|Mux27~0_combout ))))

	.dataa(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~0_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[4]~4_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.datad(\main_processor|dat|IM_MUX2a|Mux27~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s .lut_mask = 16'h6A56;
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N10
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux27~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [4] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux27~0_combout  & (\main_processor|dat|Reg_A|Q [4] & (\main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0_combout  & !\main_processor|control_unit|IM_MUX1~combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [4]),
	.datab(\main_processor|dat|IM_MUX2a|Mux27~0_combout ),
	.datac(\main_processor|dat|ALU0|add0|stage0|stage0|stage3|Cout~0_combout ),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0 .lut_mask = 16'hC0E8;
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N10
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage1|stage1|s (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage1|stage1|s~combout  = \main_processor|dat|IM_MUX2a|Mux26~0_combout  $ (\main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0_combout  $ (((\main_processor|dat|Reg_A|Q [5] & 
// !\main_processor|control_unit|IM_MUX1~combout ))))

	.dataa(\main_processor|dat|Reg_A|Q [5]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux26~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage1|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage1|s .lut_mask = 16'h2DD2;
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux26~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux26~6_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|ALU_op [0]) # ((!\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~combout )))) # (!\main_processor|control_unit|ALU_op [2] & 
// (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|ALU0|add0|stage0|stage1|stage1|s~combout ))))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|s~combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage1|stage1|s~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux26~6 .lut_mask = 16'h9B8A;
defparam \main_processor|dat|DATA_MUX0|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux26~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux26~7_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux26~6_combout  & ((\main_processor|dat|IM_MUX1a|f[5]~5_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux26~6_combout  & 
// (\main_processor|dat|IM_MUX2a|Mux26~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & (((\main_processor|dat|DATA_MUX0|Mux26~6_combout ))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux26~0_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[5]~5_combout ),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux26~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux26~7 .lut_mask = 16'hCFA0;
defparam \main_processor|dat|DATA_MUX0|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux26~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux26~2_combout  = (\main_processor|dat|IM_MUX2a|Mux26~0_combout  & ((\main_processor|control_unit|ALU_op [0]) # ((!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [5]))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux26~0_combout ),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|Reg_A|Q [5]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux26~2 .lut_mask = 16'hA2A0;
defparam \main_processor|dat|DATA_MUX0|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N10
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[5]~42 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[5]~42_combout  = (\main_processor|dat|PC0|reg0|Q [5] & (!\main_processor|dat|PC0|reg0|Q[4]~41 )) # (!\main_processor|dat|PC0|reg0|Q [5] & ((\main_processor|dat|PC0|reg0|Q[4]~41 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[5]~43  = CARRY((!\main_processor|dat|PC0|reg0|Q[4]~41 ) # (!\main_processor|dat|PC0|reg0|Q [5]))

	.dataa(\main_processor|dat|PC0|reg0|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[4]~41 ),
	.combout(\main_processor|dat|PC0|reg0|Q[5]~42_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[5]~43 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[5]~42 .lut_mask = 16'h5A5F;
defparam \main_processor|dat|PC0|reg0|Q[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N11
dffeas \main_processor|dat|PC0|reg0|Q[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[5]~42_combout ),
	.asdata(\main_processor|dat|IR|Q [5]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[5] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y28_N3
dffeas \main_processor|dat|IR|Q[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux24~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[7] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y28_N17
dffeas \main_processor|dat|Reg_B|Q[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [7]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[7] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N6
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux24~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux24~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|IR|Q [7])) # (!\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|Reg_B|Q [7])))))

	.dataa(\main_processor|control_unit|IM_MUX2 [1]),
	.datab(\main_processor|control_unit|IM_MUX2 [0]),
	.datac(\main_processor|dat|IR|Q [7]),
	.datad(\main_processor|dat|Reg_B|Q [7]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux24~0 .lut_mask = 16'h5140;
defparam \main_processor|dat|IM_MUX2a|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N2
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[7]~7 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[7]~7_combout  = (\main_processor|control_unit|A_Mux~combout  & (((\main_processor|dat|IR|Q [7])))) # (!\main_processor|control_unit|A_Mux~combout  & (!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux24~6_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datab(\main_processor|dat|IR|Q [7]),
	.datac(\main_processor|control_unit|A_Mux~combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux24~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[7]~7 .lut_mask = 16'hC5C0;
defparam \main_processor|dat|A_Mux0|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N3
dffeas \main_processor|dat|Reg_A|Q[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[7] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N28
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[7]~7 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[7]~7_combout  = (\main_processor|dat|Reg_A|Q [7] & !\main_processor|control_unit|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_A|Q [7]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[7]~7 .lut_mask = 16'h00F0;
defparam \main_processor|dat|IM_MUX1a|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N15
dffeas \main_processor|dat|Reg_B|Q[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [6]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[6] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N16
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux25~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux25~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|IR|Q [6])) # (!\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|Reg_B|Q [6])))))

	.dataa(\main_processor|dat|IR|Q [6]),
	.datab(\main_processor|control_unit|IM_MUX2 [0]),
	.datac(\main_processor|dat|Reg_B|Q [6]),
	.datad(\main_processor|control_unit|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux25~0 .lut_mask = 16'h00B8;
defparam \main_processor|dat|IM_MUX2a|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N16
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux26~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [5] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux26~0_combout  & (\main_processor|dat|Reg_A|Q [5] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|IM_MUX2a|Mux26~0_combout ),
	.datab(\main_processor|dat|Reg_A|Q [5]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage1|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0 .lut_mask = 16'hAE08;
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N2
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux25~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [6] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux25~0_combout  & (\main_processor|dat|Reg_A|Q [6] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [6]),
	.datab(\main_processor|dat|IM_MUX2a|Mux25~0_combout ),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0 .lut_mask = 16'hCE08;
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N26
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [5] & !\main_processor|dat|IM_MUX2a|Mux26~0_combout ))

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_A|Q [5]),
	.datad(\main_processor|dat|IM_MUX2a|Mux26~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0 .lut_mask = 16'h0050;
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N26
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1_combout  = ((!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [5])) # (!\main_processor|dat|IM_MUX2a|Mux26~0_combout )

	.dataa(\main_processor|dat|IM_MUX2a|Mux26~0_combout ),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [5]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1 .lut_mask = 16'h7755;
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N22
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2_combout  = (\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1_combout  & ((\main_processor|dat|IM_MUX1a|f[4]~4_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout 
// ) # (!\main_processor|dat|IM_MUX2a|Mux27~0_combout ))) # (!\main_processor|dat|IM_MUX1a|f[4]~4_combout  & (!\main_processor|dat|IM_MUX2a|Mux27~0_combout  & \main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[4]~4_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux27~0_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~1_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2 .lut_mask = 16'hB020;
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N20
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0_combout  = (\main_processor|dat|IM_MUX1a|f[6]~6_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0_combout ) # 
// ((\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2_combout ) # (!\main_processor|dat|IM_MUX2a|Mux25~0_combout )))) # (!\main_processor|dat|IM_MUX1a|f[6]~6_combout  & (!\main_processor|dat|IM_MUX2a|Mux25~0_combout  & 
// ((\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0_combout ) # (\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2_combout ))))

	.dataa(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~0_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[6]~6_combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux25~0_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0 .lut_mask = 16'hCF8E;
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux24~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux24~8_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|control_unit|ALU_op [2])))) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & 
// ((!\main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0_combout ))) # (!\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0_combout ))))

	.dataa(\main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0_combout ),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux24~8 .lut_mask = 16'hC2F2;
defparam \main_processor|dat|DATA_MUX0|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux24~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux24~9_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux24~8_combout  & ((\main_processor|dat|IM_MUX1a|f[7]~7_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux24~8_combout  & 
// (\main_processor|dat|IM_MUX2a|Mux24~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux24~0_combout  $ (\main_processor|dat|IM_MUX1a|f[7]~7_combout  $ (\main_processor|dat|DATA_MUX0|Mux24~8_combout ))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux24~0_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[7]~7_combout ),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux24~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux24~9 .lut_mask = 16'hC9A6;
defparam \main_processor|dat|DATA_MUX0|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N21
dffeas \main_processor|dat|Reg_B|Q[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [9]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[9] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N16
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux22~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux22~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|IR|Q [9]))) # (!\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|Reg_B|Q [9]))))

	.dataa(\main_processor|control_unit|IM_MUX2 [0]),
	.datab(\main_processor|dat|Reg_B|Q [9]),
	.datac(\main_processor|dat|IR|Q [9]),
	.datad(\main_processor|control_unit|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux22~0 .lut_mask = 16'h00E4;
defparam \main_processor|dat|IM_MUX2a|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux22~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux22~2_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2]) # ((\main_processor|dat|IM_MUX1a|f[9]~9_combout ) # (\main_processor|dat|IM_MUX2a|Mux22~0_combout )))) # 
// (!\main_processor|control_unit|ALU_op [0] & (!\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|IM_MUX1a|f[9]~9_combout  & \main_processor|dat|IM_MUX2a|Mux22~0_combout )))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[9]~9_combout ),
	.datad(\main_processor|dat|IM_MUX2a|Mux22~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux22~2 .lut_mask = 16'hBAA8;
defparam \main_processor|dat|DATA_MUX0|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N3
dffeas \main_processor|dat|Reg_B|Q[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [10]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[10] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N12
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux21~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux21~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|IR|Q [10]))) # (!\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|Reg_B|Q 
// [10]))))

	.dataa(\main_processor|control_unit|IM_MUX2 [0]),
	.datab(\main_processor|dat|Reg_B|Q [10]),
	.datac(\main_processor|dat|IR|Q [10]),
	.datad(\main_processor|control_unit|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux21~0 .lut_mask = 16'h00E4;
defparam \main_processor|dat|IM_MUX2a|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N11
dffeas \main_processor|dat|Reg_B|Q[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [12]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[12] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N12
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux19~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux19~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|IR|Q [12])) # (!\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|Reg_B|Q 
// [12])))))

	.dataa(\main_processor|control_unit|IM_MUX2 [0]),
	.datab(\main_processor|dat|IR|Q [12]),
	.datac(\main_processor|control_unit|IM_MUX2 [1]),
	.datad(\main_processor|dat|Reg_B|Q [12]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux19~0 .lut_mask = 16'h0D08;
defparam \main_processor|dat|IM_MUX2a|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux19~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux19~2_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|IM_MUX2a|Mux19~0_combout ) # ((\main_processor|control_unit|ALU_op [2]) # (\main_processor|dat|IM_MUX1a|f[12]~12_combout )))) # 
// (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux19~0_combout  & (!\main_processor|control_unit|ALU_op [2] & \main_processor|dat|IM_MUX1a|f[12]~12_combout )))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX2a|Mux19~0_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|IM_MUX1a|f[12]~12_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux19~2 .lut_mask = 16'hAEA8;
defparam \main_processor|dat|DATA_MUX0|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N23
dffeas \main_processor|dat|Reg_B|Q[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [14]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[14] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N0
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux17~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux17~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|IR|Q [14]))) # (!\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|Reg_B|Q 
// [14]))))

	.dataa(\main_processor|dat|Reg_B|Q [14]),
	.datab(\main_processor|control_unit|IM_MUX2 [0]),
	.datac(\main_processor|control_unit|IM_MUX2 [1]),
	.datad(\main_processor|dat|IR|Q [14]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux17~0 .lut_mask = 16'h0E02;
defparam \main_processor|dat|IM_MUX2a|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux17~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux17~2_combout  = (\main_processor|dat|IM_MUX2a|Mux17~0_combout  & ((\main_processor|control_unit|ALU_op [0]) # ((!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [14]))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux17~0_combout ),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|Reg_A|Q [14]),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux17~2 .lut_mask = 16'hAA20;
defparam \main_processor|dat|DATA_MUX0|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N4
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[14]~14 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[14]~14_combout  = (\main_processor|dat|Reg_A|Q [14] & !\main_processor|control_unit|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [14]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[14]~14 .lut_mask = 16'h0C0C;
defparam \main_processor|dat|IM_MUX1a|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux31~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux31~7_combout  = (!\main_processor|control_unit|DATA_Mux [0] & \main_processor|control_unit|DATA_Mux [1])

	.dataa(\main_processor|control_unit|DATA_Mux [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|control_unit|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux31~7 .lut_mask = 16'h5500;
defparam \main_processor|dat|DATA_MUX0|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N22
cycloneive_lcell_comb \main_processor|control_unit|REG_Mux~2 (
// Equation(s):
// \main_processor|control_unit|REG_Mux~2_combout  = (\main_processor|dat|IR|Q [30] & (!\main_processor|dat|IR|Q [31] & (!\main_processor|dat|IR|Q [29] & !\main_processor|dat|IR|Q [28]))) # (!\main_processor|dat|IR|Q [30] & (\main_processor|dat|IR|Q [29] $ 
// (((\main_processor|dat|IR|Q [31] & \main_processor|dat|IR|Q [28])))))

	.dataa(\main_processor|dat|IR|Q [31]),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|dat|IR|Q [28]),
	.cin(gnd),
	.combout(\main_processor|control_unit|REG_Mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|REG_Mux~2 .lut_mask = 16'h061C;
defparam \main_processor|control_unit|REG_Mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N8
cycloneive_lcell_comb \main_processor|control_unit|REG_Mux~3 (
// Equation(s):
// \main_processor|control_unit|REG_Mux~3_combout  = (\main_processor|control_unit|present_state.state_1~q  & (((\main_processor|control_unit|DATA_Mux[1]~0_combout )))) # (!\main_processor|control_unit|present_state.state_1~q  & 
// (\main_processor|control_unit|present_state.state_2~q  & (\main_processor|control_unit|REG_Mux~2_combout )))

	.dataa(\main_processor|control_unit|present_state.state_2~q ),
	.datab(\main_processor|control_unit|present_state.state_1~q ),
	.datac(\main_processor|control_unit|REG_Mux~2_combout ),
	.datad(\main_processor|control_unit|DATA_Mux[1]~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|REG_Mux~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|REG_Mux~3 .lut_mask = 16'hEC20;
defparam \main_processor|control_unit|REG_Mux~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N30
cycloneive_lcell_comb \main_processor|control_unit|REG_Mux~4 (
// Equation(s):
// \main_processor|control_unit|REG_Mux~4_combout  = (\main_processor|control_unit|REG_Mux~3_combout  & (\main_processor|control_unit|present_state.state_0~q  & !\main_processor|reset|Enable_PD~q ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|REG_Mux~3_combout ),
	.datac(\main_processor|control_unit|present_state.state_0~q ),
	.datad(\main_processor|reset|Enable_PD~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|REG_Mux~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|REG_Mux~4 .lut_mask = 16'h00C0;
defparam \main_processor|control_unit|REG_Mux~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N20
cycloneive_lcell_comb \main_processor|control_unit|REG_Mux~0 (
// Equation(s):
// \main_processor|control_unit|REG_Mux~0_combout  = (\main_processor|dat|IR|Q [31] & ((!\main_processor|control_unit|present_state.state_1~q ))) # (!\main_processor|dat|IR|Q [31] & (!\main_processor|dat|IR|Q [28]))

	.dataa(\main_processor|dat|IR|Q [31]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [28]),
	.datad(\main_processor|control_unit|present_state.state_1~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|REG_Mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|REG_Mux~0 .lut_mask = 16'h05AF;
defparam \main_processor|control_unit|REG_Mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N28
cycloneive_lcell_comb \main_processor|control_unit|REG_Mux~1 (
// Equation(s):
// \main_processor|control_unit|REG_Mux~1_combout  = (!\main_processor|dat|IR|Q [30] & (\main_processor|control_unit|REG_Mux~0_combout  & (\main_processor|dat|IR|Q [28] $ (\main_processor|dat|IR|Q [29]))))

	.dataa(\main_processor|dat|IR|Q [28]),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|control_unit|REG_Mux~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|REG_Mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|REG_Mux~1 .lut_mask = 16'h0600;
defparam \main_processor|control_unit|REG_Mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N18
cycloneive_lcell_comb \main_processor|control_unit|REG_Mux (
// Equation(s):
// \main_processor|control_unit|REG_Mux~combout  = (\main_processor|control_unit|REG_Mux~4_combout  & ((!\main_processor|control_unit|REG_Mux~1_combout ))) # (!\main_processor|control_unit|REG_Mux~4_combout  & (\main_processor|control_unit|REG_Mux~combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|REG_Mux~combout ),
	.datac(\main_processor|control_unit|REG_Mux~4_combout ),
	.datad(\main_processor|control_unit|REG_Mux~1_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|REG_Mux~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|REG_Mux .lut_mask = 16'h0CFC;
defparam \main_processor|control_unit|REG_Mux .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N12
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[1]~1 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[1]~1_combout  = (\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_B|Q [1]))) # (!\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_A|Q [1]))

	.dataa(gnd),
	.datab(\main_processor|control_unit|REG_Mux~combout ),
	.datac(\main_processor|dat|Reg_A|Q [1]),
	.datad(\main_processor|dat|Reg_B|Q [1]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[1]~1 .lut_mask = 16'hFC30;
defparam \main_processor|dat|Reg_Mux0|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N12
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[2]~2 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[2]~2_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [2])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [2])))

	.dataa(\main_processor|dat|Reg_B|Q [2]),
	.datab(\main_processor|control_unit|REG_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [2]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[2]~2 .lut_mask = 16'hBB88;
defparam \main_processor|dat|Reg_Mux0|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N0
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[3]~3 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[3]~3_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [3])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [3])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_B|Q [3]),
	.datad(\main_processor|dat|Reg_A|Q [3]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[3]~3 .lut_mask = 16'hF5A0;
defparam \main_processor|dat|Reg_Mux0|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N30
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[4]~4 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[4]~4_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [4])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [4])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_B|Q [4]),
	.datad(\main_processor|dat|Reg_A|Q [4]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[4]~4 .lut_mask = 16'hF5A0;
defparam \main_processor|dat|Reg_Mux0|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N22
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[5]~5 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[5]~5_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [5])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [5])))

	.dataa(\main_processor|dat|Reg_B|Q [5]),
	.datab(\main_processor|control_unit|REG_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [5]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[5]~5 .lut_mask = 16'hBB88;
defparam \main_processor|dat|Reg_Mux0|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N14
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[6]~6 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[6]~6_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [6])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [6])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_B|Q [6]),
	.datad(\main_processor|dat|Reg_A|Q [6]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[6]~6 .lut_mask = 16'hF5A0;
defparam \main_processor|dat|Reg_Mux0|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N16
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[7]~7 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[7]~7_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [7])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [7])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_B|Q [7]),
	.datad(\main_processor|dat|Reg_A|Q [7]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[7]~7 .lut_mask = 16'hF5A0;
defparam \main_processor|dat|Reg_Mux0|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N19
dffeas \main_processor|dat|Reg_B|Q[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [8]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[8] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N20
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[8]~8 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[8]~8_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [8])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [8])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(\main_processor|dat|Reg_B|Q [8]),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [8]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[8]~8 .lut_mask = 16'hDD88;
defparam \main_processor|dat|Reg_Mux0|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N2
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[9]~9 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[9]~9_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [9])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [9])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(\main_processor|dat|Reg_B|Q [9]),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [9]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[9]~9 .lut_mask = 16'hDD88;
defparam \main_processor|dat|Reg_Mux0|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N8
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[10]~10 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[10]~10_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [10])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [10])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(\main_processor|dat|Reg_B|Q [10]),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [10]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[10]~10 .lut_mask = 16'hDD88;
defparam \main_processor|dat|Reg_Mux0|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N9
dffeas \main_processor|dat|Reg_B|Q[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [11]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[11] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N26
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[11]~11 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[11]~11_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [11])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [11])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_B|Q [11]),
	.datad(\main_processor|dat|Reg_A|Q [11]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[11]~11 .lut_mask = 16'hF5A0;
defparam \main_processor|dat|Reg_Mux0|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N10
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[12]~12 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[12]~12_combout  = (\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_B|Q [12]))) # (!\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_A|Q [12]))

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [12]),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_B|Q [12]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[12]~12 .lut_mask = 16'hFC0C;
defparam \main_processor|dat|Reg_Mux0|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N5
dffeas \main_processor|dat|Reg_B|Q[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [13]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[13] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N4
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[13]~13 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[13]~13_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [13])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [13])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_B|Q [13]),
	.datad(\main_processor|dat|Reg_A|Q [13]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[13]~13 .lut_mask = 16'hF5A0;
defparam \main_processor|dat|Reg_Mux0|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N10
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[14]~14 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[14]~14_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [14])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [14])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(\main_processor|dat|Reg_B|Q [14]),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [14]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[14]~14 .lut_mask = 16'hDD88;
defparam \main_processor|dat|Reg_Mux0|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N1
dffeas \main_processor|dat|Reg_B|Q[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [15]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[15] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N18
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[15]~15 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[15]~15_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [15])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [15])))

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(\main_processor|dat|Reg_B|Q [15]),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [15]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[15]~15 .lut_mask = 16'hDD88;
defparam \main_processor|dat|Reg_Mux0|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N26
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[16]~16 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[16]~16_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [16])

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [16]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[16]~16 .lut_mask = 16'h5500;
defparam \main_processor|dat|Reg_Mux0|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N4
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[17]~17 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[17]~17_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [17]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[17]~17 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N14
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[18]~18 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[18]~18_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [18]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[18]~18 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N6
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[23]~23 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[23]~23_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [23]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[23]~23 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N0
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[25]~25 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[25]~25_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [25])

	.dataa(gnd),
	.datab(\main_processor|control_unit|REG_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [25]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[25]~25 .lut_mask = 16'h3300;
defparam \main_processor|dat|Reg_Mux0|f[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N2
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[28]~28 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[28]~28_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [28]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[28]~28 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\main_processor|dat|Data_Mem0|DATAMEM~41_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\main_processor|control_unit|ld_IR~combout ),
	.clk0(!\memClk~inputclkctrl_outclk ),
	.clk1(\cpuClk~inputclkctrl_outclk ),
	.ena0(\main_processor|dat|Data_Mem0|DATAMEM~41_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\main_processor|dat|Reg_Mux0|f[31]~31_combout ,\main_processor|dat|Reg_Mux0|f[30]~30_combout ,\main_processor|dat|Reg_Mux0|f[29]~29_combout ,\main_processor|dat|Reg_Mux0|f[28]~28_combout ,\main_processor|dat|Reg_Mux0|f[27]~27_combout ,
\main_processor|dat|Reg_Mux0|f[26]~26_combout ,\main_processor|dat|Reg_Mux0|f[25]~25_combout ,\main_processor|dat|Reg_Mux0|f[24]~24_combout ,\main_processor|dat|Reg_Mux0|f[23]~23_combout ,\main_processor|dat|Reg_Mux0|f[22]~22_combout ,
\main_processor|dat|Reg_Mux0|f[21]~21_combout ,\main_processor|dat|Reg_Mux0|f[20]~20_combout ,\main_processor|dat|Reg_Mux0|f[19]~19_combout ,\main_processor|dat|Reg_Mux0|f[18]~18_combout ,\main_processor|dat|Reg_Mux0|f[17]~17_combout ,
\main_processor|dat|Reg_Mux0|f[16]~16_combout ,\main_processor|dat|Reg_Mux0|f[15]~15_combout ,\main_processor|dat|Reg_Mux0|f[14]~14_combout ,\main_processor|dat|Reg_Mux0|f[13]~13_combout ,\main_processor|dat|Reg_Mux0|f[12]~12_combout ,
\main_processor|dat|Reg_Mux0|f[11]~11_combout ,\main_processor|dat|Reg_Mux0|f[10]~10_combout ,\main_processor|dat|Reg_Mux0|f[9]~9_combout ,\main_processor|dat|Reg_Mux0|f[8]~8_combout ,\main_processor|dat|Reg_Mux0|f[7]~7_combout ,
\main_processor|dat|Reg_Mux0|f[6]~6_combout ,\main_processor|dat|Reg_Mux0|f[5]~5_combout ,\main_processor|dat|Reg_Mux0|f[4]~4_combout ,\main_processor|dat|Reg_Mux0|f[3]~3_combout ,\main_processor|dat|Reg_Mux0|f[2]~2_combout ,
\main_processor|dat|Reg_Mux0|f[1]~1_combout ,\main_processor|dat|Reg_Mux0|f[0]~0_combout }),
	.portaaddr({\main_processor|dat|IR|Q [7],\main_processor|dat|IR|Q [6],\main_processor|dat|IR|Q [5],\main_processor|dat|IR|Q [4],\main_processor|dat|IR|Q [3],\main_processor|dat|IR|Q [2],\main_processor|dat|IR|Q [1],\main_processor|dat|IR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\main_processor|dat|DATA_MUX0|Mux24~7_combout ,\main_processor|dat|DATA_MUX0|Mux25~11_combout ,\main_processor|dat|DATA_MUX0|Mux26~9_combout ,\main_processor|dat|DATA_MUX0|Mux27~6_combout ,\main_processor|dat|DATA_MUX0|Mux28~11_combout ,
\main_processor|dat|DATA_MUX0|Mux29~9_combout ,\main_processor|dat|DATA_MUX0|Mux30~8_combout ,\main_processor|dat|DATA_MUX0|Mux31~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu1:main_processor|data_path:dat|data_mem:Data_Mem0|altsyncram:DATAMEM_rtl_0|altsyncram_hie1:auto_generated|ALTSYNCRAM";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N22
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~16 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~16_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a16  & \main_processor|control_unit|en~combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~16 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N23
dffeas \main_processor|dat|Data_Mem0|data_out[16] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[16] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N6
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~17 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~17_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~17 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y28_N7
dffeas \main_processor|dat|Data_Mem0|data_out[17] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[17] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux14~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux14~7_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux14~6_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// (\main_processor|dat|Data_Mem0|data_out [17])) # (!\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|dat|DATA_MUX0|Mux14~6_combout )))))

	.dataa(\main_processor|dat|Data_Mem0|data_out [17]),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux14~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux14~7 .lut_mask = 16'hEF20;
defparam \main_processor|dat|DATA_MUX0|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N14
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[19]~19 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[19]~19_combout  = (\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [3])) # (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|Reg_A|Q [19])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IR|Q [3]),
	.datad(\main_processor|dat|Reg_A|Q [19]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[19]~19 .lut_mask = 16'hF3C0;
defparam \main_processor|dat|IM_MUX1a|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux14~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux14~3_combout  = (!\main_processor|control_unit|ALU_op [1] & \main_processor|control_unit|ALU_op [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|ALU_op [1]),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux14~3 .lut_mask = 16'h0F00;
defparam \main_processor|dat|DATA_MUX0|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux14~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux14~2_combout  = (\main_processor|control_unit|ALU_op [1] & ((\main_processor|control_unit|ALU_op [2]) # (!\main_processor|control_unit|ALU_op [0])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|control_unit|ALU_op [1]),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux14~2 .lut_mask = 16'hC0F0;
defparam \main_processor|dat|DATA_MUX0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux13~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux13~2_combout  = (\main_processor|dat|IM_MUX1a|f[18]~18_combout  & ((\main_processor|dat|DATA_MUX0|Mux14~2_combout ) # ((\main_processor|dat|DATA_MUX0|Mux14~3_combout  & \main_processor|dat|IM_MUX1a|f[17]~17_combout )))) # 
// (!\main_processor|dat|IM_MUX1a|f[18]~18_combout  & (\main_processor|dat|DATA_MUX0|Mux14~3_combout  & ((\main_processor|dat|IM_MUX1a|f[17]~17_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[18]~18_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux14~3_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux14~2_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[17]~17_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux13~2 .lut_mask = 16'hECA0;
defparam \main_processor|dat|DATA_MUX0|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N24
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[20]~20 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[20]~20_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [4]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [20]))

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [20]),
	.datac(\main_processor|dat|IR|Q [4]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[20]~20 .lut_mask = 16'hF0CC;
defparam \main_processor|dat|IM_MUX1a|f[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux12~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux12~2_combout  = (\main_processor|dat|DATA_MUX0|Mux14~2_combout  & ((\main_processor|dat|IM_MUX1a|f[19]~19_combout ) # ((\main_processor|dat|IM_MUX1a|f[18]~18_combout  & \main_processor|dat|DATA_MUX0|Mux14~3_combout )))) # 
// (!\main_processor|dat|DATA_MUX0|Mux14~2_combout  & (\main_processor|dat|IM_MUX1a|f[18]~18_combout  & ((\main_processor|dat|DATA_MUX0|Mux14~3_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux14~2_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[18]~18_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[19]~19_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux14~3_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux12~2 .lut_mask = 16'hECA0;
defparam \main_processor|dat|DATA_MUX0|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N12
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[21]~21 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[21]~21_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [5]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [21]))

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [21]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|IR|Q [5]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[21]~21 .lut_mask = 16'hFC0C;
defparam \main_processor|dat|IM_MUX1a|f[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~9_combout  = (\main_processor|control_unit|ALU_op [0]) # (!\main_processor|control_unit|ALU_op [1])

	.dataa(gnd),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|control_unit|ALU_op [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~9 .lut_mask = 16'hCFCF;
defparam \main_processor|dat|DATA_MUX0|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~10_combout  = (\main_processor|control_unit|ALU_op [1] & ((\main_processor|control_unit|ALU_op [2]) # (\main_processor|control_unit|ALU_op [0])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|control_unit|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~10 .lut_mask = 16'hFC00;
defparam \main_processor|dat|DATA_MUX0|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N6
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1_combout  = (\main_processor|dat|IM_MUX1a|f[18]~18_combout ) # ((\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [3])) # (!\main_processor|control_unit|IM_MUX1~combout  & 
// ((\main_processor|dat|Reg_A|Q [19]))))

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(\main_processor|dat|IR|Q [3]),
	.datac(\main_processor|dat|Reg_A|Q [19]),
	.datad(\main_processor|dat|IM_MUX1a|f[18]~18_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1 .lut_mask = 16'hFFD8;
defparam \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N4
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0_combout  = (\main_processor|control_unit|ALU_op [2]) # ((\main_processor|dat|IM_MUX1a|f[16]~16_combout ) # (\main_processor|dat|IM_MUX1a|f[17]~17_combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[16]~16_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[17]~17_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0 .lut_mask = 16'hFFFC;
defparam \main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N14
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~0 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~0_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [4]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q 
// [20]))))

	.dataa(\main_processor|dat|Reg_A|Q [20]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IR|Q [4]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~0 .lut_mask = 16'hC088;
defparam \main_processor|dat|ALU0|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux11~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux11~5_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((\main_processor|dat|ALU0|Mux31~0_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & 
// (!\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1_combout  & (!\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0_combout )))

	.dataa(\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1_combout ),
	.datab(\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.datac(\main_processor|dat|ALU0|Mux31~0_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux11~5 .lut_mask = 16'hF011;
defparam \main_processor|dat|DATA_MUX0|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N22
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [3])) # (!\main_processor|control_unit|IM_MUX1~combout  & 
// ((\main_processor|dat|Reg_A|Q [19])))))

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(\main_processor|dat|IR|Q [3]),
	.datac(\main_processor|dat|Reg_A|Q [19]),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0 .lut_mask = 16'hD800;
defparam \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N16
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout  = (\main_processor|dat|IM_MUX1a|f[16]~16_combout  & (\main_processor|dat|IM_MUX1a|f[17]~17_combout  & (\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0_combout  & 
// \main_processor|dat|IM_MUX1a|f[18]~18_combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[16]~16_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[17]~17_combout ),
	.datac(\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[18]~18_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1 .lut_mask = 16'h8000;
defparam \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux11~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux11~8_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [1] & 
// (\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout )) # (!\main_processor|control_unit|ALU_op [1] & ((\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0_combout )))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [1]),
	.datac(\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux11~8 .lut_mask = 16'hFB40;
defparam \main_processor|dat|DATA_MUX0|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux11~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux11~6_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|DATA_MUX0|Mux11~5_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & ((\main_processor|dat|DATA_MUX0|Mux11~8_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datab(gnd),
	.datac(\main_processor|dat|DATA_MUX0|Mux11~5_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux11~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux11~6 .lut_mask = 16'hF5A0;
defparam \main_processor|dat|DATA_MUX0|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux11~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux11~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~7_combout  & \main_processor|dat|DATA_MUX0|Mux9~5_combout )

	.dataa(gnd),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(gnd),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux11~4 .lut_mask = 16'hCC00;
defparam \main_processor|dat|DATA_MUX0|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux11~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux11~7_combout  = (\main_processor|dat|DATA_MUX0|Mux11~4_combout  & (\main_processor|dat|DATA_MUX0|Mux11~6_combout  $ (((!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & \main_processor|dat|IM_MUX1a|f[20]~20_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[20]~20_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux11~6_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux11~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux11~7 .lut_mask = 16'hB400;
defparam \main_processor|dat|DATA_MUX0|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N6
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[22]~22 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[22]~22_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [6]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [22]))

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [22]),
	.datac(\main_processor|dat|IR|Q [6]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[22]~22 .lut_mask = 16'hF0CC;
defparam \main_processor|dat|IM_MUX1a|f[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N20
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~1 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~1_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [5])) # (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|Reg_A|Q 
// [21])))))

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(\main_processor|dat|IR|Q [5]),
	.datac(\main_processor|dat|Reg_A|Q [21]),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~1 .lut_mask = 16'hD800;
defparam \main_processor|dat|ALU0|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N28
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage1|stage1|stage1|s (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage1|stage1|stage1|s~combout  = \main_processor|dat|IM_MUX1a|f[21]~21_combout  $ (((\main_processor|dat|IM_MUX1a|f[20]~20_combout  & \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[20]~20_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[21]~21_combout ),
	.datac(gnd),
	.datad(\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage1|stage1|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage1|stage1|stage1|s .lut_mask = 16'h66CC;
defparam \main_processor|dat|ALU0|add0|stage1|stage1|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N2
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s~combout  = \main_processor|dat|IM_MUX1a|f[21]~21_combout  $ (((\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1_combout ) # ((\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ) 
// # (\main_processor|dat|IM_MUX1a|f[20]~20_combout ))))

	.dataa(\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1_combout ),
	.datab(\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[21]~21_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[20]~20_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s .lut_mask = 16'h0F1E;
defparam \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux10~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux10~2_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~9_combout ) # (!\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s~combout )))) # 
// (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|ALU0|add0|stage1|stage1|stage1|s~combout  & (!\main_processor|dat|DATA_MUX0|Mux9~9_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datab(\main_processor|dat|ALU0|add0|stage1|stage1|stage1|s~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|s~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux10~2 .lut_mask = 16'hA4AE;
defparam \main_processor|dat|DATA_MUX0|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux10~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux10~3_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & ((\main_processor|dat|DATA_MUX0|Mux10~2_combout  & (\main_processor|dat|ALU0|Mux31~1_combout )) # (!\main_processor|dat|DATA_MUX0|Mux10~2_combout  & 
// ((\main_processor|dat|ALU0|Mux31~0_combout ))))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((\main_processor|dat|DATA_MUX0|Mux10~2_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datab(\main_processor|dat|ALU0|Mux31~1_combout ),
	.datac(\main_processor|dat|ALU0|Mux31~0_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux10~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux10~3 .lut_mask = 16'hDDA0;
defparam \main_processor|dat|DATA_MUX0|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N12
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~22 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~22_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a22  & \main_processor|control_unit|en~combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~22 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N13
dffeas \main_processor|dat|Data_Mem0|data_out[22] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[22] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~19 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~19_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux9~17_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// (\main_processor|dat|Data_Mem0|data_out [22])) # (!\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|dat|DATA_MUX0|Mux9~17_combout )))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|Data_Mem0|data_out [22]),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~17_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~19 .lut_mask = 16'hFB40;
defparam \main_processor|dat|DATA_MUX0|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N14
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[24]~24 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[24]~24_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [8]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [24]))

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [24]),
	.datac(\main_processor|dat|IR|Q [8]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[24]~24 .lut_mask = 16'hF0CC;
defparam \main_processor|dat|IM_MUX1a|f[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N12
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout  = (\main_processor|dat|IM_MUX1a|f[20]~20_combout  & (\main_processor|dat|IM_MUX1a|f[21]~21_combout  & (\main_processor|dat|IM_MUX1a|f[22]~22_combout  & 
// \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[20]~20_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[21]~21_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0 .lut_mask = 16'h8000;
defparam \main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N8
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout  = (\main_processor|dat|IM_MUX1a|f[20]~20_combout ) # ((\main_processor|dat|IM_MUX1a|f[21]~21_combout ) # ((\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ) # 
// (\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1_combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[20]~20_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[21]~21_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~0_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage1|stage0|stage3|Cout~1_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout .lut_mask = 16'hFFFE;
defparam \main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux8~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux8~3_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (!\main_processor|dat|IM_MUX1a|f[22]~22_combout  & ((!\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout )))) # 
// (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (((\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.datab(\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux8~3 .lut_mask = 16'h05CC;
defparam \main_processor|dat|DATA_MUX0|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N12
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~3 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~3_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [7]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q 
// [23]))))

	.dataa(\main_processor|dat|Reg_A|Q [23]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IR|Q [7]),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~3 .lut_mask = 16'hE200;
defparam \main_processor|dat|ALU0|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N22
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~2 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~2_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [6]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q 
// [22]))))

	.dataa(\main_processor|dat|Reg_A|Q [22]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IR|Q [6]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~2 .lut_mask = 16'hC088;
defparam \main_processor|dat|ALU0|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux8~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux8~2_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|ALU0|Mux31~3_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & ((\main_processor|dat|ALU0|Mux31~2_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datab(gnd),
	.datac(\main_processor|dat|ALU0|Mux31~3_combout ),
	.datad(\main_processor|dat|ALU0|Mux31~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux8~2 .lut_mask = 16'hF5A0;
defparam \main_processor|dat|DATA_MUX0|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux8~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux8~6_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((!\main_processor|dat|DATA_MUX0|Mux8~2_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (\main_processor|dat|DATA_MUX0|Mux8~3_combout  $ 
// ((!\main_processor|dat|IM_MUX1a|f[23]~23_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux8~3_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[23]~23_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux8~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux8~6 .lut_mask = 16'h21ED;
defparam \main_processor|dat|DATA_MUX0|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \main_memory|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\memClk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\main_processor|dat|DATA_MUX0|Mux0~3_combout ,\main_processor|dat|DATA_MUX0|Mux1~14_combout ,\main_processor|dat|DATA_MUX0|Mux2~5_combout ,\main_processor|dat|DATA_MUX0|Mux3~13_combout ,\main_processor|dat|DATA_MUX0|Mux4~16_combout ,
\main_processor|dat|DATA_MUX0|Mux5~7_combout ,\main_processor|dat|DATA_MUX0|Mux6~6_combout ,\main_processor|dat|DATA_MUX0|Mux7~17_combout ,\main_processor|dat|DATA_MUX0|Mux8~5_combout ,\main_processor|dat|DATA_MUX0|Mux9~19_combout ,
\main_processor|dat|DATA_MUX0|Mux10~6_combout ,\main_processor|dat|DATA_MUX0|Mux11~9_combout ,\main_processor|dat|DATA_MUX0|Mux12~5_combout ,\main_processor|dat|DATA_MUX0|Mux13~5_combout ,\main_processor|dat|DATA_MUX0|Mux14~7_combout ,
\main_processor|dat|DATA_MUX0|Mux15~3_combout ,\main_processor|dat|DATA_MUX0|Mux16~10_combout ,\main_processor|dat|DATA_MUX0|Mux17~9_combout }),
	.portaaddr({\main_processor|dat|PC0|reg0|Q [5],\main_processor|dat|PC0|reg0|Q [4],\main_processor|dat|PC0|reg0|Q [3],\main_processor|dat|PC0|reg0|Q [2],\main_processor|dat|PC0|reg0|Q [1],\main_processor|dat|PC0|reg0|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .init_file = "system_memory.mif";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ALTSYNCRAM";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 63;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000100080002;
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux8~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux8~7_combout  = (\main_processor|dat|DATA_MUX0|Mux9~7_combout  & ((\main_processor|dat|DATA_MUX0|Mux8~6_combout ) # ((!\main_processor|dat|DATA_MUX0|Mux9~5_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// (((\main_processor|dat|DATA_MUX0|Mux9~5_combout  & !\main_memory|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux8~6_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux8~7 .lut_mask = 16'h8CBC;
defparam \main_processor|dat|DATA_MUX0|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux8~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux8~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux8~7_combout  & ((\main_processor|dat|IM_MUX1a|f[24]~24_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux8~7_combout  & 
// (\main_processor|dat|IM_MUX1a|f[23]~23_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((!\main_processor|dat|DATA_MUX0|Mux8~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[23]~23_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux8~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux8~4 .lut_mask = 16'hA0DD;
defparam \main_processor|dat|DATA_MUX0|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux8~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux8~5_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux8~4_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// (\main_processor|dat|Data_Mem0|data_out [23])) # (!\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|dat|DATA_MUX0|Mux8~4_combout )))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|Data_Mem0|data_out [23]),
	.datad(\main_processor|dat|DATA_MUX0|Mux8~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux8~5 .lut_mask = 16'hFB40;
defparam \main_processor|dat|DATA_MUX0|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux10~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux10~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (\main_processor|dat|DATA_MUX0|Mux10~3_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [21]))))) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (((!\main_processor|dat|DATA_MUX0|Mux9~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux10~3_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux10~4 .lut_mask = 16'h8F83;
defparam \main_processor|dat|DATA_MUX0|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux10~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux10~5_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux10~4_combout  & (\main_processor|dat|IM_MUX1a|f[21]~21_combout )) # (!\main_processor|dat|DATA_MUX0|Mux10~4_combout  & 
// ((\main_processor|dat|IM_MUX1a|f[22]~22_combout ))))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((\main_processor|dat|DATA_MUX0|Mux10~4_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[21]~21_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux10~5 .lut_mask = 16'hAFC0;
defparam \main_processor|dat|DATA_MUX0|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux10~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux10~6_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux10~5_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// (\main_processor|dat|Data_Mem0|data_out [21])) # (!\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|dat|DATA_MUX0|Mux10~5_combout )))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|Data_Mem0|data_out [21]),
	.datad(\main_processor|dat|DATA_MUX0|Mux10~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux10~6 .lut_mask = 16'hFB40;
defparam \main_processor|dat|DATA_MUX0|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux11~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux11~10_combout  = (\main_processor|dat|DATA_MUX0|Mux11~7_combout ) # ((!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [20]) # 
// (!\main_processor|dat|DATA_MUX0|Mux9~5_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux11~7_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux11~10 .lut_mask = 16'hF3F1;
defparam \main_processor|dat|DATA_MUX0|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux11~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux11~11_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux11~10_combout  & ((\main_processor|dat|IM_MUX1a|f[20]~20_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux11~10_combout  
// & (\main_processor|dat|IM_MUX1a|f[21]~21_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((\main_processor|dat|DATA_MUX0|Mux11~10_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[21]~21_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[20]~20_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux11~10_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux11~11 .lut_mask = 16'hCFA0;
defparam \main_processor|dat|DATA_MUX0|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux11~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux11~9_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux11~11_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// (\main_processor|dat|Data_Mem0|data_out [20])) # (!\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|dat|DATA_MUX0|Mux11~11_combout )))))

	.dataa(\main_processor|dat|Data_Mem0|data_out [20]),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux11~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux11~9 .lut_mask = 16'hEF20;
defparam \main_processor|dat|DATA_MUX0|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux12~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux12~3_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (\main_processor|dat|DATA_MUX0|Mux12~2_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [19]))))) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (!\main_processor|dat|DATA_MUX0|Mux9~7_combout ))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux12~2_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux12~3 .lut_mask = 16'hB391;
defparam \main_processor|dat|DATA_MUX0|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux12~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux12~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux12~3_combout  & ((\main_processor|dat|IM_MUX1a|f[19]~19_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux12~3_combout  & 
// (\main_processor|dat|IM_MUX1a|f[20]~20_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((\main_processor|dat|DATA_MUX0|Mux12~3_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[20]~20_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[19]~19_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux12~3_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux12~4 .lut_mask = 16'hF388;
defparam \main_processor|dat|DATA_MUX0|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux12~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux12~5_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux12~4_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// (\main_processor|dat|Data_Mem0|data_out [19])) # (!\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|dat|DATA_MUX0|Mux12~4_combout )))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|Data_Mem0|data_out [19]),
	.datad(\main_processor|dat|DATA_MUX0|Mux12~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux12~5 .lut_mask = 16'hFB40;
defparam \main_processor|dat|DATA_MUX0|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux13~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux13~3_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (\main_processor|dat|DATA_MUX0|Mux13~2_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [18]))))) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (((!\main_processor|dat|DATA_MUX0|Mux9~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux13~2_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux13~3 .lut_mask = 16'h8F85;
defparam \main_processor|dat|DATA_MUX0|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux13~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux13~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux13~3_combout  & (\main_processor|dat|IM_MUX1a|f[18]~18_combout )) # (!\main_processor|dat|DATA_MUX0|Mux13~3_combout  & 
// ((\main_processor|dat|IM_MUX1a|f[19]~19_combout ))))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((\main_processor|dat|DATA_MUX0|Mux13~3_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[18]~18_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[19]~19_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux13~3_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux13~4 .lut_mask = 16'hBBC0;
defparam \main_processor|dat|DATA_MUX0|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux13~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux13~5_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux13~4_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// ((\main_processor|dat|Data_Mem0|data_out [18]))) # (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|DATA_MUX0|Mux13~4_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|DATA_MUX0|Mux13~4_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [18]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux13~5 .lut_mask = 16'hF4B0;
defparam \main_processor|dat|DATA_MUX0|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux15~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux15~2_combout  = (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|Data_Mem0|data_out [16])) # (!\main_processor|control_unit|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [16])))))

	.dataa(\main_processor|control_unit|DATA_Mux [0]),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|Data_Mem0|data_out [16]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux15~2 .lut_mask = 16'h3120;
defparam \main_processor|dat|DATA_MUX0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux15~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux15~3_combout  = (\main_processor|dat|DATA_MUX0|Mux15~2_combout ) # ((!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|control_unit|DATA_Mux [1] & \main_processor|dat|ALU0|Mux15~2_combout )))

	.dataa(\main_processor|control_unit|DATA_Mux [0]),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|ALU0|Mux15~2_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux15~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux15~3 .lut_mask = 16'hFF40;
defparam \main_processor|dat|DATA_MUX0|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N24
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~31 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~31_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~31 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N25
dffeas \main_processor|dat|Data_Mem0|data_out[31] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[31] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux0~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux0~2_combout  = (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|dat|Data_Mem0|data_out [31]))) # (!\main_processor|control_unit|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|control_unit|DATA_Mux [1]),
	.datad(\main_processor|dat|Data_Mem0|data_out [31]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux0~2 .lut_mask = 16'h0E02;
defparam \main_processor|dat|DATA_MUX0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N20
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[31]~31 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[31]~31_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux0~2_combout ) # ((\main_processor|dat|DATA_MUX0|Mux31~7_combout  & \main_processor|dat|ALU0|Mux0~2_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux31~7_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux0~2_combout ),
	.datad(\main_processor|dat|ALU0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[31]~31 .lut_mask = 16'h3230;
defparam \main_processor|dat|A_Mux0|f[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N21
dffeas \main_processor|dat|Reg_A|Q[31] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[31] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N20
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[31]~31 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[31]~31_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [31]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[31]~31 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N6
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~30 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~30_combout  = (\main_processor|control_unit|en~combout  & (!\main_processor|control_unit|wen~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|en~combout ),
	.datac(\main_processor|control_unit|wen~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~30 .lut_mask = 16'h0C00;
defparam \main_processor|dat|Data_Mem0|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y28_N7
dffeas \main_processor|dat|Data_Mem0|data_out[30] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[30] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux1~13 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux1~13_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|control_unit|IM_MUX1~combout  & ((!\main_processor|dat|IR|Q [14]))) # (!\main_processor|control_unit|IM_MUX1~combout  & 
// (!\main_processor|dat|Reg_A|Q [30]))))

	.dataa(\main_processor|dat|Reg_A|Q [30]),
	.datab(\main_processor|dat|IR|Q [14]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux1~13 .lut_mask = 16'h3500;
defparam \main_processor|dat|DATA_MUX0|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N4
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[31]~31 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[31]~31_combout  = (\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [15])) # (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|Reg_A|Q [31])))

	.dataa(\main_processor|dat|IR|Q [15]),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_A|Q [31]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[31]~31 .lut_mask = 16'hAAF0;
defparam \main_processor|dat|IM_MUX1a|f[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N12
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~10 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~10_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [14]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q 
// [30]))))

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|Reg_A|Q [30]),
	.datad(\main_processor|dat|IR|Q [14]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~10 .lut_mask = 16'hC840;
defparam \main_processor|dat|ALU0|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N28
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~9 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~9_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [13])) # (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|Reg_A|Q 
// [29])))))

	.dataa(\main_processor|dat|IR|Q [13]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|Reg_A|Q [29]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~9 .lut_mask = 16'hB080;
defparam \main_processor|dat|ALU0|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux1~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux1~6_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|ALU0|Mux31~10_combout  & (\main_processor|dat|DATA_MUX0|Mux9~9_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & 
// (((\main_processor|dat|ALU0|Mux31~9_combout ) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout ))))

	.dataa(\main_processor|dat|ALU0|Mux31~10_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datad(\main_processor|dat|ALU0|Mux31~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux1~6 .lut_mask = 16'hB383;
defparam \main_processor|dat|DATA_MUX0|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N18
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[26]~26 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[26]~26_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [10]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [26]))

	.dataa(\main_processor|dat|Reg_A|Q [26]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [10]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[26]~26 .lut_mask = 16'hF0AA;
defparam \main_processor|dat|IM_MUX1a|f[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N14
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[27]~27 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[27]~27_combout  = (\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [11])) # (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|Reg_A|Q [27])))

	.dataa(gnd),
	.datab(\main_processor|dat|IR|Q [11]),
	.datac(\main_processor|dat|Reg_A|Q [27]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[27]~27 .lut_mask = 16'hCCF0;
defparam \main_processor|dat|IM_MUX1a|f[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N8
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout  = (\main_processor|dat|IM_MUX1a|f[24]~24_combout  & (\main_processor|dat|IM_MUX1a|f[23]~23_combout  & (\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout  & 
// \main_processor|dat|IM_MUX1a|f[25]~25_combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[23]~23_combout ),
	.datac(\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[25]~25_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0 .lut_mask = 16'h8000;
defparam \main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N10
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0_combout  = (\main_processor|dat|IM_MUX1a|f[28]~28_combout  & (\main_processor|dat|IM_MUX1a|f[26]~26_combout  & (\main_processor|dat|IM_MUX1a|f[27]~27_combout  & 
// \main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[26]~26_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0 .lut_mask = 16'h8000;
defparam \main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux1~12 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux1~12_combout  = (\main_processor|dat|DATA_MUX0|Mux1~6_combout  & (((\main_processor|control_unit|ALU_op [0]) # (!\main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0_combout )) # (!\main_processor|control_unit|ALU_op 
// [1])))

	.dataa(\main_processor|dat|DATA_MUX0|Mux1~6_combout ),
	.datab(\main_processor|control_unit|ALU_op [1]),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux1~12 .lut_mask = 16'hA2AA;
defparam \main_processor|dat|DATA_MUX0|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N14
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[29]~29 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[29]~29_combout  = (\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [13])) # (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|Reg_A|Q [29])))

	.dataa(\main_processor|dat|IR|Q [13]),
	.datab(gnd),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|Reg_A|Q [29]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[29]~29 .lut_mask = 16'hAFA0;
defparam \main_processor|dat|IM_MUX1a|f[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N30
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout  = (\main_processor|dat|IM_MUX1a|f[22]~22_combout ) # ((\main_processor|dat|IM_MUX1a|f[23]~23_combout ) # ((\main_processor|dat|IM_MUX1a|f[24]~24_combout ) # 
// (\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[23]~23_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout .lut_mask = 16'hFFFE;
defparam \main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N28
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout  = (\main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout ) # ((\main_processor|dat|IM_MUX1a|f[27]~27_combout ) # ((\main_processor|dat|IM_MUX1a|f[26]~26_combout ) # 
// (\main_processor|dat|IM_MUX1a|f[25]~25_combout )))

	.dataa(\main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[26]~26_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[25]~25_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout .lut_mask = 16'hFFFE;
defparam \main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux1~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux1~7_combout  = (\main_processor|dat|DATA_MUX0|Mux1~6_combout  & (\main_processor|dat|IM_MUX1a|f[29]~29_combout )) # (!\main_processor|dat|DATA_MUX0|Mux1~6_combout  & (!\main_processor|dat|IM_MUX1a|f[29]~29_combout  & 
// (!\main_processor|dat|IM_MUX1a|f[28]~28_combout  & !\main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux1~6_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[29]~29_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux1~7 .lut_mask = 16'h8889;
defparam \main_processor|dat|DATA_MUX0|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux1~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux1~8_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (\main_processor|dat|IM_MUX1a|f[30]~30_combout  $ ((\main_processor|dat|DATA_MUX0|Mux1~12_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & 
// (((!\main_processor|dat|DATA_MUX0|Mux1~12_combout  & \main_processor|dat|DATA_MUX0|Mux1~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[30]~30_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux1~12_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux1~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux1~8 .lut_mask = 16'h2D28;
defparam \main_processor|dat|DATA_MUX0|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux1~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux1~9_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & ((\main_processor|dat|IM_MUX1a|f[30]~30_combout  $ (!\main_processor|dat|DATA_MUX0|Mux1~8_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout ))) # 
// (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (\main_processor|dat|DATA_MUX0|Mux9~7_combout ))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[30]~30_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux1~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux1~9 .lut_mask = 16'hE66E;
defparam \main_processor|dat|DATA_MUX0|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux1~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux1~10_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux1~9_combout  & ((\main_processor|dat|IM_MUX1a|f[31]~31_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux1~9_combout  & 
// (\main_processor|dat|IM_MUX1a|f[30]~30_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((!\main_processor|dat|DATA_MUX0|Mux1~9_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[30]~30_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[31]~31_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux1~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux1~10 .lut_mask = 16'hC0AF;
defparam \main_processor|dat|DATA_MUX0|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux1~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux1~11_combout  = (\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (((\main_processor|dat|DATA_MUX0|Mux1~10_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [30] & (!\main_processor|dat|DATA_MUX0|Mux1~13_combout )) # (!\main_memory|altsyncram_component|auto_generated|q_a [30] & ((\main_processor|dat|DATA_MUX0|Mux1~10_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux1~13_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux1~10_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux1~11 .lut_mask = 16'hD1F0;
defparam \main_processor|dat|DATA_MUX0|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N18
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[30]~30 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[30]~30_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [30])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux1~11_combout )))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [30]),
	.datad(\main_processor|dat|DATA_MUX0|Mux1~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[30]~30 .lut_mask = 16'h5140;
defparam \main_processor|dat|A_Mux0|f[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y25_N19
dffeas \main_processor|dat|Reg_A|Q[30] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[30] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N2
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[30]~30 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[30]~30_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [30]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[30]~30 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N18
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~29 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~29_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a29 ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~29 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N19
dffeas \main_processor|dat|Data_Mem0|data_out[29] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[29] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N6
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[29]~29 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[29]~29_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [29])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux2~4_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [29]),
	.datad(\main_processor|dat|DATA_MUX0|Mux2~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[29]~29 .lut_mask = 16'h3120;
defparam \main_processor|dat|A_Mux0|f[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N7
dffeas \main_processor|dat|Reg_A|Q[29] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[29] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N20
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[29]~29 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[29]~29_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [29]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[29]~29 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N26
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~27 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~27_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a27 ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~27 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N27
dffeas \main_processor|dat|Data_Mem0|data_out[27] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[27] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N26
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[27]~27 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[27]~27_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [27])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux4~14_combout )))))

	.dataa(\main_processor|dat|Data_Mem0|data_out [27]),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux4~14_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[27]~27 .lut_mask = 16'h2320;
defparam \main_processor|dat|A_Mux0|f[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N27
dffeas \main_processor|dat|Reg_A|Q[27] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[27] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N30
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[27]~27 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[27]~27_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [27]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[27]~27 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N4
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~26 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~26_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a26 ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~26 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N5
dffeas \main_processor|dat|Data_Mem0|data_out[26] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[26] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N16
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[26]~26 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[26]~26_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [26])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux5~6_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [26]),
	.datad(\main_processor|dat|DATA_MUX0|Mux5~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[26]~26 .lut_mask = 16'h3120;
defparam \main_processor|dat|A_Mux0|f[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N17
dffeas \main_processor|dat|Reg_A|Q[26] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[26] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N8
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[26]~26 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[26]~26_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [26])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [26]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[26]~26 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N8
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~24 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~24_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a24  & \main_processor|control_unit|en~combout ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~24 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y28_N9
dffeas \main_processor|dat|Data_Mem0|data_out[24] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[24] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~9_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|IM_MUX1a|f[25]~25_combout ) # ((!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & !\main_processor|dat|DATA_MUX0|Mux9~7_combout )))) # 
// (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & !\main_processor|dat|DATA_MUX0|Mux9~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[25]~25_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~9 .lut_mask = 16'h888F;
defparam \main_processor|dat|DATA_MUX0|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N18
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~4 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~4_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [8]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q 
// [24]))))

	.dataa(\main_processor|dat|Reg_A|Q [24]),
	.datab(\main_processor|dat|IR|Q [8]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~4 .lut_mask = 16'hCA00;
defparam \main_processor|dat|ALU0|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & ((\main_processor|dat|ALU0|Mux31~4_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & 
// (((\main_processor|dat|ALU0|Mux31~3_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datac(\main_processor|dat|ALU0|Mux31~3_combout ),
	.datad(\main_processor|dat|ALU0|Mux31~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~4 .lut_mask = 16'hD951;
defparam \main_processor|dat|DATA_MUX0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~5_combout  = (\main_processor|dat|IM_MUX1a|f[23]~23_combout  & (((\main_processor|dat|DATA_MUX0|Mux7~4_combout )))) # (!\main_processor|dat|IM_MUX1a|f[23]~23_combout  & (!\main_processor|dat|IM_MUX1a|f[22]~22_combout  & 
// (!\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout  & !\main_processor|dat|DATA_MUX0|Mux7~4_combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[23]~23_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~5 .lut_mask = 16'hCC01;
defparam \main_processor|dat|DATA_MUX0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~6_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (\main_processor|dat|DATA_MUX0|Mux7~4_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (\main_processor|dat|DATA_MUX0|Mux7~5_combout  & 
// ((\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout ) # (!\main_processor|dat|DATA_MUX0|Mux7~4_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux7~4_combout ),
	.datac(\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~6 .lut_mask = 16'hD988;
defparam \main_processor|dat|DATA_MUX0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~7_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (\main_processor|dat|DATA_MUX0|Mux7~6_combout  $ (((\main_processor|dat|IM_MUX1a|f[24]~24_combout  & !\main_processor|dat|DATA_MUX0|Mux9~9_combout )))))

	.dataa(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~7 .lut_mask = 16'hD020;
defparam \main_processor|dat|DATA_MUX0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~10_combout  = (\main_processor|dat|DATA_MUX0|Mux7~9_combout ) # ((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & \main_processor|dat|DATA_MUX0|Mux7~7_combout ))

	.dataa(gnd),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux7~9_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~10 .lut_mask = 16'hFCF0;
defparam \main_processor|dat|DATA_MUX0|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~16 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~16_combout  = (\main_processor|dat|DATA_MUX0|Mux7~4_combout  & (((\main_processor|control_unit|ALU_op [0]) # (!\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout )) # (!\main_processor|control_unit|ALU_op 
// [1])))

	.dataa(\main_processor|control_unit|ALU_op [1]),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~16 .lut_mask = 16'hDF00;
defparam \main_processor|dat|DATA_MUX0|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~11_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (\main_processor|dat|IM_MUX1a|f[24]~24_combout  $ ((\main_processor|dat|DATA_MUX0|Mux7~16_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & 
// (((!\main_processor|dat|DATA_MUX0|Mux7~16_combout  & \main_processor|dat|DATA_MUX0|Mux7~5_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux7~16_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~11 .lut_mask = 16'h4B48;
defparam \main_processor|dat|DATA_MUX0|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~13 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~13_combout  = (\main_processor|dat|IM_MUX1a|f[24]~24_combout ) # ((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & ((!\main_processor|dat|DATA_MUX0|Mux7~11_combout ) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~13 .lut_mask = 16'hAEEE;
defparam \main_processor|dat|DATA_MUX0|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~12 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~12_combout  = (\main_processor|dat|IM_MUX1a|f[24]~24_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~5_combout  & !\main_processor|dat|DATA_MUX0|Mux7~11_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout ))) # 
// (!\main_processor|dat|IM_MUX1a|f[24]~24_combout  & (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (\main_processor|dat|DATA_MUX0|Mux9~5_combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~12 .lut_mask = 16'h32B2;
defparam \main_processor|dat|DATA_MUX0|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~14 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~14_combout  = (\main_processor|dat|IM_MUX1a|f[25]~25_combout  & ((\main_processor|dat|DATA_MUX0|Mux7~12_combout ) # (\main_processor|dat|DATA_MUX0|Mux9~4_combout  $ (!\main_processor|dat|DATA_MUX0|Mux7~13_combout )))) # 
// (!\main_processor|dat|IM_MUX1a|f[25]~25_combout  & ((\main_processor|dat|DATA_MUX0|Mux7~13_combout  & ((\main_processor|dat|DATA_MUX0|Mux7~12_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux7~13_combout  & (!\main_processor|dat|DATA_MUX0|Mux9~4_combout 
// ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[25]~25_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux7~13_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~12_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~14 .lut_mask = 16'hFD85;
defparam \main_processor|dat|DATA_MUX0|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~8_combout  = (\main_processor|dat|IM_MUX1a|f[24]~24_combout ) # (\main_processor|dat|DATA_MUX0|Mux9~4_combout  $ (((\main_processor|dat|DATA_MUX0|Mux7~7_combout ) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~8 .lut_mask = 16'hF5F9;
defparam \main_processor|dat|DATA_MUX0|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~15 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~15_combout  = (\main_processor|dat|DATA_MUX0|Mux7~14_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [24] & ((\main_processor|dat|DATA_MUX0|Mux7~8_combout ))) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [24] & (\main_processor|dat|DATA_MUX0|Mux7~10_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux7~10_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux7~14_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux7~8_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~15 .lut_mask = 16'hC088;
defparam \main_processor|dat|DATA_MUX0|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N24
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[24]~24 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[24]~24_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [24])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux7~15_combout )))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [24]),
	.datad(\main_processor|dat|DATA_MUX0|Mux7~15_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[24]~24 .lut_mask = 16'h5140;
defparam \main_processor|dat|A_Mux0|f[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y25_N25
dffeas \main_processor|dat|Reg_A|Q[24] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[24] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N14
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[24]~24 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[24]~24_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [24])

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [24]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[24]~24 .lut_mask = 16'h5500;
defparam \main_processor|dat|Reg_Mux0|f[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N18
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~23 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~23_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a23 ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~23 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y28_N19
dffeas \main_processor|dat|Data_Mem0|data_out[23] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[23] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N10
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[23]~23 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[23]~23_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [23])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux8~4_combout )))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [23]),
	.datad(\main_processor|dat|DATA_MUX0|Mux8~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[23]~23 .lut_mask = 16'h5140;
defparam \main_processor|dat|A_Mux0|f[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N11
dffeas \main_processor|dat|Reg_A|Q[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[23] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N24
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[23]~23 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[23]~23_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [7]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [23]))

	.dataa(\main_processor|dat|Reg_A|Q [23]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [7]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[23]~23 .lut_mask = 16'hF0AA;
defparam \main_processor|dat|IM_MUX1a|f[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~11_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (\main_processor|dat|IM_MUX1a|f[23]~23_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & 
// ((\main_processor|dat|IM_MUX1a|f[22]~22_combout ))))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((!\main_processor|dat|DATA_MUX0|Mux9~5_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[23]~23_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~11 .lut_mask = 16'h88F3;
defparam \main_processor|dat|DATA_MUX0|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~12 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~12_combout  = (\main_processor|dat|IM_MUX1a|f[20]~20_combout  & (\main_processor|dat|IM_MUX1a|f[21]~21_combout  & \main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout ))

	.dataa(gnd),
	.datab(\main_processor|dat|IM_MUX1a|f[20]~20_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[21]~21_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage1|stage0|stage3|Cout~1_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~12 .lut_mask = 16'hC000;
defparam \main_processor|dat|DATA_MUX0|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~13 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~13_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|ALU0|Mux31~2_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & 
// ((\main_processor|dat|ALU0|Mux31~1_combout ))))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~10_combout ))))

	.dataa(\main_processor|dat|ALU0|Mux31~2_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datad(\main_processor|dat|ALU0|Mux31~1_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~13 .lut_mask = 16'hBCB0;
defparam \main_processor|dat|DATA_MUX0|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~14 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~14_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~13_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~13_combout  & 
// ((!\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout ))) # (!\main_processor|dat|DATA_MUX0|Mux9~13_combout  & (\main_processor|dat|DATA_MUX0|Mux9~12_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~12_combout ),
	.datab(\main_processor|dat|ALU0|sub0|stage1|stage1|stage1|Cout~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~13_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~14 .lut_mask = 16'hF30A;
defparam \main_processor|dat|DATA_MUX0|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~18 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~18_combout  = \main_processor|dat|DATA_MUX0|Mux9~14_combout  $ (((\main_processor|dat|IM_MUX1a|f[22]~22_combout  & ((\main_processor|control_unit|ALU_op [0]) # (!\main_processor|control_unit|ALU_op [1])))))

	.dataa(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.datab(\main_processor|control_unit|ALU_op [1]),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~14_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~18 .lut_mask = 16'h5DA2;
defparam \main_processor|dat|DATA_MUX0|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~15 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~15_combout  = (\main_processor|dat|DATA_MUX0|Mux9~7_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~18_combout  $ (!\main_processor|dat|IM_MUX1a|f[22]~22_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~18_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~15 .lut_mask = 16'hC44C;
defparam \main_processor|dat|DATA_MUX0|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~16 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~16_combout  = (\main_processor|dat|DATA_MUX0|Mux9~15_combout  & (((\main_processor|dat|IM_MUX1a|f[23]~23_combout  & \main_processor|dat|DATA_MUX0|Mux9~4_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~15_combout  & 
// ((\main_processor|dat|IM_MUX1a|f[22]~22_combout ) # ((!\main_processor|dat|DATA_MUX0|Mux9~4_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[22]~22_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[23]~23_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~15_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~16 .lut_mask = 16'hCA0F;
defparam \main_processor|dat|DATA_MUX0|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~17 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~17_combout  = (\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~16_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [22] & ((\main_processor|dat|DATA_MUX0|Mux9~16_combout ))) # (!\main_memory|altsyncram_component|auto_generated|q_a [22] & (\main_processor|dat|DATA_MUX0|Mux9~11_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~11_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~16_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~17 .lut_mask = 16'hF0E2;
defparam \main_processor|dat|DATA_MUX0|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y25_N20
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[22]~22 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[22]~22_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & ((\main_processor|dat|Data_Mem0|data_out [22]))) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// (\main_processor|dat|DATA_MUX0|Mux9~17_combout ))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~17_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [22]),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[22]~22 .lut_mask = 16'h5404;
defparam \main_processor|dat|A_Mux0|f[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y25_N21
dffeas \main_processor|dat|Reg_A|Q[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[22] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N16
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[22]~22 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[22]~22_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [22])

	.dataa(\main_processor|control_unit|REG_Mux~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [22]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[22]~22 .lut_mask = 16'h5500;
defparam \main_processor|dat|Reg_Mux0|f[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N12
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~21 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~21_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a21 ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~21 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y28_N13
dffeas \main_processor|dat|Data_Mem0|data_out[21] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[21] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N8
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[21]~21 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[21]~21_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [21])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux10~5_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [21]),
	.datad(\main_processor|dat|DATA_MUX0|Mux10~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[21]~21 .lut_mask = 16'h3120;
defparam \main_processor|dat|A_Mux0|f[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y26_N9
dffeas \main_processor|dat|Reg_A|Q[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[21] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N6
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[21]~21 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[21]~21_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [21]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[21]~21 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N12
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~20 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~20_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a20 ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~20 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y28_N13
dffeas \main_processor|dat|Data_Mem0|data_out[20] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[20] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N24
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[20]~20 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[20]~20_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [20])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux11~11_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [20]),
	.datad(\main_processor|dat|DATA_MUX0|Mux11~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[20]~20 .lut_mask = 16'h3120;
defparam \main_processor|dat|A_Mux0|f[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N25
dffeas \main_processor|dat|Reg_A|Q[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[20] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N12
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[20]~20 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[20]~20_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [20]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[20]~20 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N14
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~19 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~19_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a19 ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~19 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y28_N15
dffeas \main_processor|dat|Data_Mem0|data_out[19] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[19] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y27_N0
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[19]~19 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[19]~19_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [19])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux12~4_combout )))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [19]),
	.datad(\main_processor|dat|DATA_MUX0|Mux12~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[19]~19 .lut_mask = 16'h5140;
defparam \main_processor|dat|A_Mux0|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y27_N1
dffeas \main_processor|dat|Reg_A|Q[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[19] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N8
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[19]~19 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[19]~19_combout  = (!\main_processor|control_unit|REG_Mux~combout  & \main_processor|dat|Reg_A|Q [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [19]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[19]~19 .lut_mask = 16'h0F00;
defparam \main_processor|dat|Reg_Mux0|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N24
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~18 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~18_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~18 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y28_N25
dffeas \main_processor|dat|Data_Mem0|data_out[18] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[18] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N12
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[18]~18 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[18]~18_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [18])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux13~4_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datab(\main_processor|dat|Data_Mem0|data_out [18]),
	.datac(\main_processor|control_unit|A_Mux~combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux13~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[18]~18 .lut_mask = 16'h0D08;
defparam \main_processor|dat|A_Mux0|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y25_N13
dffeas \main_processor|dat|Reg_A|Q[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[18] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N10
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[18]~18 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[18]~18_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [2]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [18]))

	.dataa(\main_processor|dat|Reg_A|Q [18]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [2]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[18]~18 .lut_mask = 16'hF0AA;
defparam \main_processor|dat|IM_MUX1a|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux14~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux14~4_combout  = (\main_processor|dat|IM_MUX1a|f[17]~17_combout  & ((\main_processor|dat|DATA_MUX0|Mux14~2_combout ) # ((\main_processor|dat|DATA_MUX0|Mux14~3_combout  & \main_processor|dat|IM_MUX1a|f[16]~16_combout )))) # 
// (!\main_processor|dat|IM_MUX1a|f[17]~17_combout  & (\main_processor|dat|DATA_MUX0|Mux14~3_combout  & ((\main_processor|dat|IM_MUX1a|f[16]~16_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[17]~17_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux14~3_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux14~2_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[16]~16_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux14~4 .lut_mask = 16'hECA0;
defparam \main_processor|dat|DATA_MUX0|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux14~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux14~5_combout  = (\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (\main_processor|dat|DATA_MUX0|Mux14~4_combout  & (\main_processor|dat|DATA_MUX0|Mux9~5_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// (((\main_memory|altsyncram_component|auto_generated|q_a [17]) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux14~4_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux14~5 .lut_mask = 16'hD585;
defparam \main_processor|dat|DATA_MUX0|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux14~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux14~6_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux14~5_combout  & ((\main_processor|dat|IM_MUX1a|f[17]~17_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux14~5_combout  & 
// (\main_processor|dat|IM_MUX1a|f[18]~18_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((\main_processor|dat|DATA_MUX0|Mux14~5_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[18]~18_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[17]~17_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux14~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux14~6 .lut_mask = 16'hF388;
defparam \main_processor|dat|DATA_MUX0|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N30
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[17]~17 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[17]~17_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & ((\main_processor|dat|Data_Mem0|data_out [17]))) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// (\main_processor|dat|DATA_MUX0|Mux14~6_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux14~6_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [17]),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[17]~17 .lut_mask = 16'h3210;
defparam \main_processor|dat|A_Mux0|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N31
dffeas \main_processor|dat|Reg_A|Q[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[17] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N20
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[17]~17 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[17]~17_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [1]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [17]))

	.dataa(\main_processor|dat|Reg_A|Q [17]),
	.datab(\main_processor|dat|IR|Q [1]),
	.datac(gnd),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[17]~17 .lut_mask = 16'hCCAA;
defparam \main_processor|dat|IM_MUX1a|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N28
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux15~0 (
// Equation(s):
// \main_processor|dat|ALU0|Mux15~0_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|ALU_op [0]) # (!\main_processor|control_unit|IM_MUX1~combout )))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux15~0 .lut_mask = 16'h8C8C;
defparam \main_processor|dat|ALU0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N26
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux15~1 (
// Equation(s):
// \main_processor|dat|ALU0|Mux15~1_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|dat|IM_MUX1a|f[17]~17_combout ) # (!\main_processor|dat|ALU0|Mux15~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & 
// (\main_processor|dat|Reg_A|Q [15] & ((\main_processor|dat|ALU0|Mux15~0_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|Reg_A|Q [15]),
	.datac(\main_processor|dat|IM_MUX1a|f[17]~17_combout ),
	.datad(\main_processor|dat|ALU0|Mux15~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux15~1 .lut_mask = 16'hE4AA;
defparam \main_processor|dat|ALU0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N16
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux15~2 (
// Equation(s):
// \main_processor|dat|ALU0|Mux15~2_combout  = (\main_processor|control_unit|ALU_op [1] & (\main_processor|dat|IM_MUX1a|f[16]~16_combout  & ((\main_processor|dat|ALU0|Mux15~0_combout ) # (!\main_processor|dat|ALU0|Mux15~1_combout )))) # 
// (!\main_processor|control_unit|ALU_op [1] & (\main_processor|dat|ALU0|Mux15~1_combout  & ((\main_processor|dat|IM_MUX1a|f[16]~16_combout ) # (\main_processor|dat|ALU0|Mux15~0_combout ))))

	.dataa(\main_processor|dat|ALU0|Mux15~1_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[16]~16_combout ),
	.datac(\main_processor|control_unit|ALU_op [1]),
	.datad(\main_processor|dat|ALU0|Mux15~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux15~2 .lut_mask = 16'hCA48;
defparam \main_processor|dat|ALU0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N28
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[16]~16 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[16]~16_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux15~2_combout ) # ((\main_processor|dat|DATA_MUX0|Mux31~7_combout  & \main_processor|dat|ALU0|Mux15~2_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux31~7_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|ALU0|Mux15~2_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux15~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[16]~16 .lut_mask = 16'h3320;
defparam \main_processor|dat|A_Mux0|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N29
dffeas \main_processor|dat|Reg_A|Q[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[16] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y26_N26
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[16]~16 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[16]~16_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [0]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [16]))

	.dataa(\main_processor|dat|Reg_A|Q [16]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [0]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[16]~16 .lut_mask = 16'hF0AA;
defparam \main_processor|dat|IM_MUX1a|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux16~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux16~4_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|IM_MUX1a|f[16]~16_combout ) # ((!\main_processor|control_unit|ALU_op [2])))) # (!\main_processor|control_unit|ALU_op [0] & 
// (((\main_processor|dat|IM_MUX1a|f[14]~14_combout  & \main_processor|control_unit|ALU_op [2]))))

	.dataa(\main_processor|dat|IM_MUX1a|f[16]~16_combout ),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|dat|IM_MUX1a|f[14]~14_combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux16~4 .lut_mask = 16'hB8CC;
defparam \main_processor|dat|DATA_MUX0|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N8
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux16~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux16~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|IR|Q [15]))) # (!\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|Reg_B|Q 
// [15]))))

	.dataa(\main_processor|dat|Reg_B|Q [15]),
	.datab(\main_processor|dat|IR|Q [15]),
	.datac(\main_processor|control_unit|IM_MUX2 [0]),
	.datad(\main_processor|control_unit|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux16~0 .lut_mask = 16'h00CA;
defparam \main_processor|dat|IM_MUX2a|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux16~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux16~5_combout  = (\main_processor|dat|IM_MUX1a|f[15]~15_combout  & ((\main_processor|dat|DATA_MUX0|Mux16~4_combout ) # ((\main_processor|dat|IM_MUX2a|Mux16~0_combout  & !\main_processor|control_unit|ALU_op [2])))) # 
// (!\main_processor|dat|IM_MUX1a|f[15]~15_combout  & (\main_processor|dat|DATA_MUX0|Mux16~4_combout  & ((\main_processor|dat|IM_MUX2a|Mux16~0_combout ) # (\main_processor|control_unit|ALU_op [2]))))

	.dataa(\main_processor|dat|IM_MUX1a|f[15]~15_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~4_combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux16~0_combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux16~5 .lut_mask = 16'hCCE8;
defparam \main_processor|dat|DATA_MUX0|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N30
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~15 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~15_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a15  & \main_processor|control_unit|en~combout ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~15 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y28_N31
dffeas \main_processor|dat|Data_Mem0|data_out[15] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[15] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux16~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux16~6_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|control_unit|DATA_Mux [1]) # ((\main_processor|dat|Data_Mem0|data_out [15])))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & 
// (!\main_processor|control_unit|DATA_Mux [1] & ((\main_memory|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|Data_Mem0|data_out [15]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux16~6 .lut_mask = 16'hB9A8;
defparam \main_processor|dat|DATA_MUX0|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N28
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0_combout  = \main_processor|dat|IM_MUX2a|Mux16~0_combout  $ (((!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [15])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux16~0_combout ),
	.datad(\main_processor|dat|Reg_A|Q [15]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0 .lut_mask = 16'hC3F0;
defparam \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N10
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux18~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux18~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|IR|Q [13])) # (!\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|Reg_B|Q 
// [13])))))

	.dataa(\main_processor|control_unit|IM_MUX2 [1]),
	.datab(\main_processor|dat|IR|Q [13]),
	.datac(\main_processor|control_unit|IM_MUX2 [0]),
	.datad(\main_processor|dat|Reg_B|Q [13]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux18~0 .lut_mask = 16'h4540;
defparam \main_processor|dat|IM_MUX2a|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N22
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [10] & !\main_processor|dat|IM_MUX2a|Mux21~0_combout ))

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_A|Q [10]),
	.datad(\main_processor|dat|IM_MUX2a|Mux21~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0 .lut_mask = 16'h0050;
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N24
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux20~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux20~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|IR|Q [11])) # (!\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|Reg_B|Q 
// [11])))))

	.dataa(\main_processor|control_unit|IM_MUX2 [1]),
	.datab(\main_processor|dat|IR|Q [11]),
	.datac(\main_processor|control_unit|IM_MUX2 [0]),
	.datad(\main_processor|dat|Reg_B|Q [11]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux20~0 .lut_mask = 16'h4540;
defparam \main_processor|dat|IM_MUX2a|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N8
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1_combout  = ((!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [10])) # (!\main_processor|dat|IM_MUX2a|Mux21~0_combout )

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_A|Q [10]),
	.datad(\main_processor|dat|IM_MUX2a|Mux21~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1 .lut_mask = 16'h50FF;
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N4
cycloneive_lcell_comb \main_processor|dat|IM_MUX2a|Mux23~0 (
// Equation(s):
// \main_processor|dat|IM_MUX2a|Mux23~0_combout  = (!\main_processor|control_unit|IM_MUX2 [1] & ((\main_processor|control_unit|IM_MUX2 [0] & ((\main_processor|dat|IR|Q [8]))) # (!\main_processor|control_unit|IM_MUX2 [0] & (\main_processor|dat|Reg_B|Q [8]))))

	.dataa(\main_processor|dat|Reg_B|Q [8]),
	.datab(\main_processor|dat|IR|Q [8]),
	.datac(\main_processor|control_unit|IM_MUX2 [1]),
	.datad(\main_processor|control_unit|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX2a|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX2a|Mux23~0 .lut_mask = 16'h0C0A;
defparam \main_processor|dat|IM_MUX2a|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N18
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux24~0_combout  & (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [7] & 
// \main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0_combout ))) # (!\main_processor|dat|IM_MUX2a|Mux24~0_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0_combout ) # ((!\main_processor|control_unit|IM_MUX1~combout  & 
// \main_processor|dat|Reg_A|Q [7]))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux24~0_combout ),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|Reg_A|Q [7]),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage1|stage2|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0 .lut_mask = 16'h7510;
defparam \main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N10
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux23~0_combout  & (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [8] & 
// \main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0_combout ))) # (!\main_processor|dat|IM_MUX2a|Mux23~0_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0_combout ) # ((!\main_processor|control_unit|IM_MUX1~combout  & 
// \main_processor|dat|Reg_A|Q [8]))))

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(\main_processor|dat|Reg_A|Q [8]),
	.datac(\main_processor|dat|IM_MUX2a|Mux23~0_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0 .lut_mask = 16'h4F04;
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N2
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2_combout  = (\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1_combout  & ((\main_processor|dat|IM_MUX1a|f[9]~9_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout 
// ) # (!\main_processor|dat|IM_MUX2a|Mux22~0_combout ))) # (!\main_processor|dat|IM_MUX1a|f[9]~9_combout  & (!\main_processor|dat|IM_MUX2a|Mux22~0_combout  & \main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[9]~9_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux22~0_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~1_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2 .lut_mask = 16'hB020;
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N0
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux20~0_combout  & (\main_processor|dat|IM_MUX1a|f[11]~11_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0_combout ) # 
// (\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2_combout )))) # (!\main_processor|dat|IM_MUX2a|Mux20~0_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0_combout ) # ((\main_processor|dat|IM_MUX1a|f[11]~11_combout ) # 
// (\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2_combout ))))

	.dataa(\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~0_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux20~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[11]~11_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0 .lut_mask = 16'hF3B2;
defparam \main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N6
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2_combout  = (\main_processor|dat|IM_MUX2a|Mux19~0_combout  & (\main_processor|dat|Reg_A|Q [12] & (!\main_processor|control_unit|IM_MUX1~combout  & 
// \main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ))) # (!\main_processor|dat|IM_MUX2a|Mux19~0_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [12] & 
// !\main_processor|control_unit|IM_MUX1~combout ))))

	.dataa(\main_processor|dat|Reg_A|Q [12]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux19~0_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2 .lut_mask = 16'h2F02;
defparam \main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N12
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2 (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2_combout  = (\main_processor|dat|IM_MUX2a|Mux18~0_combout  & (\main_processor|dat|Reg_A|Q [13] & (!\main_processor|control_unit|IM_MUX1~combout  & 
// \main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2_combout ))) # (!\main_processor|dat|IM_MUX2a|Mux18~0_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2_combout ) # ((\main_processor|dat|Reg_A|Q [13] & 
// !\main_processor|control_unit|IM_MUX1~combout ))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux18~0_combout ),
	.datab(\main_processor|dat|Reg_A|Q [13]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2 .lut_mask = 16'h5D04;
defparam \main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N6
cycloneive_lcell_comb \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s (
// Equation(s):
// \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~combout  = \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0_combout  $ (((\main_processor|dat|IM_MUX2a|Mux17~0_combout  & (\main_processor|dat|IM_MUX1a|f[14]~14_combout  & 
// \main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2_combout )) # (!\main_processor|dat|IM_MUX2a|Mux17~0_combout  & ((\main_processor|dat|IM_MUX1a|f[14]~14_combout ) # (\main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2_combout )))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux17~0_combout ),
	.datab(\main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[14]~14_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s .lut_mask = 16'h399C;
defparam \main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N20
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux24~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [7] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux24~0_combout  & (\main_processor|dat|Reg_A|Q [7] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [7]),
	.datab(\main_processor|dat|IM_MUX2a|Mux24~0_combout ),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage1|stage2|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0 .lut_mask = 16'hCE08;
defparam \main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N18
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux23~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [8] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux23~0_combout  & (\main_processor|dat|Reg_A|Q [8] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [8]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux23~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0 .lut_mask = 16'hF220;
defparam \main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N12
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux22~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [9] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux22~0_combout  & (\main_processor|dat|Reg_A|Q [9] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [9]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux22~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0 .lut_mask = 16'hF220;
defparam \main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N6
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux21~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [10] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux21~0_combout  & (\main_processor|dat|Reg_A|Q [10] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [10]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux21~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0 .lut_mask = 16'hF220;
defparam \main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N0
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux20~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [11] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux20~0_combout  & (\main_processor|dat|Reg_A|Q [11] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [11]),
	.datab(\main_processor|dat|IM_MUX2a|Mux20~0_combout ),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0 .lut_mask = 16'hCE08;
defparam \main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N18
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux19~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [12] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux19~0_combout  & (\main_processor|dat|Reg_A|Q [12] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [12]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux19~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0 .lut_mask = 16'hF220;
defparam \main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N10
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0_combout  = (\main_processor|dat|IM_MUX2a|Mux18~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [13] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux18~0_combout  & (\main_processor|dat|Reg_A|Q [13] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|IM_MUX2a|Mux18~0_combout ),
	.datab(\main_processor|dat|Reg_A|Q [13]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0 .lut_mask = 16'hAE08;
defparam \main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N24
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2_combout  = (\main_processor|dat|IM_MUX2a|Mux17~0_combout  & ((\main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [14] & 
// !\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux17~0_combout  & (\main_processor|dat|Reg_A|Q [14] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0_combout 
// )))

	.dataa(\main_processor|dat|IM_MUX2a|Mux17~0_combout ),
	.datab(\main_processor|dat|Reg_A|Q [14]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2 .lut_mask = 16'hAE08;
defparam \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N10
cycloneive_lcell_comb \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3 (
// Equation(s):
// \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3_combout  = \main_processor|dat|IM_MUX2a|Mux16~0_combout  $ (\main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2_combout  $ (((\main_processor|dat|Reg_A|Q [15] & 
// !\main_processor|control_unit|IM_MUX1~combout ))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux16~0_combout ),
	.datab(\main_processor|dat|Reg_A|Q [15]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3 .lut_mask = 16'h59A6;
defparam \main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux16~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux16~7_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2]) # ((\main_processor|dat|IM_MUX2a|Mux16~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & 
// (!\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX2a|Mux16~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage3|stage3|s~3_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux16~7 .lut_mask = 16'hB9A8;
defparam \main_processor|dat|DATA_MUX0|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux16~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux16~8_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|DATA_MUX0|Mux16~7_combout  & ((\main_processor|dat|IM_MUX1a|f[15]~15_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux16~7_combout  & 
// (!\main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~combout )))) # (!\main_processor|control_unit|ALU_op [2] & (((\main_processor|dat|DATA_MUX0|Mux16~7_combout ))))

	.dataa(\main_processor|dat|ALU0|sub0|stage0|stage3|stage3|s~combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[15]~15_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux16~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux16~8 .lut_mask = 16'hF344;
defparam \main_processor|dat|DATA_MUX0|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux16~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux16~9_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux16~6_combout  & ((\main_processor|dat|DATA_MUX0|Mux16~8_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux16~6_combout  & 
// (\main_processor|dat|DATA_MUX0|Mux16~5_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux16~6_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~5_combout ),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~6_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux16~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux16~9 .lut_mask = 16'hF838;
defparam \main_processor|dat|DATA_MUX0|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux16~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux16~10_combout  = (\main_processor|dat|DATA_MUX0|Mux16~9_combout  & ((!\main_processor|control_unit|DATA_Mux [1]) # (!\main_processor|control_unit|DATA_Mux [0])))

	.dataa(\main_processor|control_unit|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|control_unit|DATA_Mux [1]),
	.datad(\main_processor|dat|DATA_MUX0|Mux16~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux16~10 .lut_mask = 16'h5F00;
defparam \main_processor|dat|DATA_MUX0|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y27_N15
dffeas \main_processor|dat|IR|Q[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux16~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[15] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N0
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[15]~15 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[15]~15_combout  = (\main_processor|control_unit|A_Mux~combout  & (\main_processor|dat|IR|Q [15])) # (!\main_processor|control_unit|A_Mux~combout  & (((!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// \main_processor|dat|DATA_MUX0|Mux16~9_combout ))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|IR|Q [15]),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux16~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[15]~15 .lut_mask = 16'h8D88;
defparam \main_processor|dat|A_Mux0|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y27_N1
dffeas \main_processor|dat|Reg_A|Q[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[15] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N24
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[15]~15 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[15]~15_combout  = (\main_processor|dat|Reg_A|Q [15] & !\main_processor|control_unit|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [15]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[15]~15 .lut_mask = 16'h0C0C;
defparam \main_processor|dat|IM_MUX1a|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux17~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux17~3_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|dat|IM_MUX1a|f[15]~15_combout ) # (!\main_processor|control_unit|ALU_op [2])))) # (!\main_processor|control_unit|ALU_op [0] & 
// (\main_processor|dat|IM_MUX1a|f[13]~13_combout  & (\main_processor|control_unit|ALU_op [2])))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX1a|f[13]~13_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|IM_MUX1a|f[15]~15_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux17~3 .lut_mask = 16'hEA4A;
defparam \main_processor|dat|DATA_MUX0|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y27_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux17~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux17~4_combout  = (\main_processor|control_unit|ALU_op [2] & (((\main_processor|dat|DATA_MUX0|Mux17~3_combout )))) # (!\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|DATA_MUX0|Mux17~2_combout ) # 
// ((\main_processor|dat|IM_MUX1a|f[14]~14_combout  & \main_processor|dat|DATA_MUX0|Mux17~3_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux17~2_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[14]~14_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux17~3_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux17~4 .lut_mask = 16'hFE22;
defparam \main_processor|dat|DATA_MUX0|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux17~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux17~5_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux17~4_combout ) # ((\main_processor|dat|DATA_MUX0|Mux16~2_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & 
// (((!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & \main_memory|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux17~4_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux17~5 .lut_mask = 16'hADA8;
defparam \main_processor|dat|DATA_MUX0|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux17~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux17~6_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|control_unit|ALU_op [2])))) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & 
// (!\main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2_combout )) # (!\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0_combout )))))

	.dataa(\main_processor|dat|ALU0|sub0|stage0|stage3|stage1|Cout~2_combout ),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage3|stage1|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux17~6 .lut_mask = 16'hD3D0;
defparam \main_processor|dat|DATA_MUX0|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux17~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux17~7_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux17~6_combout  & (\main_processor|dat|IM_MUX1a|f[14]~14_combout )) # (!\main_processor|dat|DATA_MUX0|Mux17~6_combout  & 
// ((\main_processor|dat|IM_MUX2a|Mux17~0_combout ))))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX1a|f[14]~14_combout  $ (\main_processor|dat|IM_MUX2a|Mux17~0_combout  $ (\main_processor|dat|DATA_MUX0|Mux17~6_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX1a|f[14]~14_combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux17~0_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux17~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux17~7 .lut_mask = 16'hC9B4;
defparam \main_processor|dat|DATA_MUX0|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N16
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~14 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~14_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a14  & \main_processor|control_unit|en~combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~14 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N17
dffeas \main_processor|dat|Data_Mem0|data_out[14] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[14] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux17~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux17~8_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|dat|DATA_MUX0|Mux17~5_combout  & (\main_processor|dat|DATA_MUX0|Mux17~7_combout )) # (!\main_processor|dat|DATA_MUX0|Mux17~5_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [14]))))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (\main_processor|dat|DATA_MUX0|Mux17~5_combout ))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux17~5_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux17~7_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [14]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux17~8 .lut_mask = 16'hE6C4;
defparam \main_processor|dat|DATA_MUX0|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux17~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux17~9_combout  = (\main_processor|dat|DATA_MUX0|Mux17~8_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|dat|DATA_MUX0|Mux17~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux17~9 .lut_mask = 16'h7700;
defparam \main_processor|dat|DATA_MUX0|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N13
dffeas \main_processor|dat|IR|Q[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux17~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[14] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N10
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[14]~14 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[14]~14_combout  = (\main_processor|control_unit|A_Mux~combout  & (\main_processor|dat|IR|Q [14])) # (!\main_processor|control_unit|A_Mux~combout  & (((!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// \main_processor|dat|DATA_MUX0|Mux17~8_combout ))))

	.dataa(\main_processor|dat|IR|Q [14]),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux17~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[14]~14 .lut_mask = 16'h8B88;
defparam \main_processor|dat|A_Mux0|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N11
dffeas \main_processor|dat|Reg_A|Q[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[14] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~24 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~24_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|Reg_A|Q [14])) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|Reg_A|Q 
// [12])))))

	.dataa(\main_processor|control_unit|IM_MUX1~combout ),
	.datab(\main_processor|dat|Reg_A|Q [14]),
	.datac(\main_processor|dat|Reg_A|Q [12]),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~24 .lut_mask = 16'h4450;
defparam \main_processor|dat|DATA_MUX0|Mux18~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~18 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~18_combout  = (\main_processor|dat|IM_MUX2a|Mux18~0_combout  & ((\main_processor|dat|IM_MUX1a|f[13]~13_combout ) # ((!\main_processor|control_unit|ALU_op [2] & \main_processor|control_unit|ALU_op [0])))) # 
// (!\main_processor|dat|IM_MUX2a|Mux18~0_combout  & (\main_processor|dat|IM_MUX1a|f[13]~13_combout  & ((\main_processor|control_unit|ALU_op [0]))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux18~0_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[13]~13_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~18 .lut_mask = 16'hCE88;
defparam \main_processor|dat|DATA_MUX0|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~20 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~20_combout  = (\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|DATA_MUX0|Mux18~24_combout )) # (!\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|DATA_MUX0|Mux18~18_combout )))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(\main_processor|dat|DATA_MUX0|Mux18~24_combout ),
	.datac(gnd),
	.datad(\main_processor|dat|DATA_MUX0|Mux18~18_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~20 .lut_mask = 16'hDD88;
defparam \main_processor|dat|DATA_MUX0|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~16 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~16_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|IM_MUX1a|f[13]~13_combout ))) # (!\main_processor|control_unit|ALU_op [2] & 
// (\main_processor|dat|IM_MUX2a|Mux18~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux18~0_combout  $ ((!\main_processor|dat|IM_MUX1a|f[13]~13_combout ))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux18~0_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[13]~13_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~16 .lut_mask = 16'hCA99;
defparam \main_processor|dat|DATA_MUX0|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~17 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~17_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|ALU_op [0]) # (\main_processor|dat|DATA_MUX0|Mux18~16_combout  $ (\main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2_combout 
// )))) # (!\main_processor|control_unit|ALU_op [2] & (\main_processor|control_unit|ALU_op [0] $ ((!\main_processor|dat|DATA_MUX0|Mux18~16_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|dat|DATA_MUX0|Mux18~16_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage3|stage0|Cout~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~17 .lut_mask = 16'hCBE9;
defparam \main_processor|dat|DATA_MUX0|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~19 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~19_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux18~18_combout ) # ((!\main_processor|control_unit|ALU_op [2])))) # (!\main_processor|control_unit|ALU_op [0] & 
// (((\main_processor|control_unit|ALU_op [2]) # (!\main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|DATA_MUX0|Mux18~18_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage3|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~19 .lut_mask = 16'hDADF;
defparam \main_processor|dat|DATA_MUX0|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~21 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~21_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|dat|DATA_MUX0|Mux18~17_combout  $ (!\main_processor|dat|DATA_MUX0|Mux18~19_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout 
//  & (\main_processor|dat|DATA_MUX0|Mux18~20_combout ))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux18~20_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux18~17_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux18~19_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~21 .lut_mask = 16'hE44E;
defparam \main_processor|dat|DATA_MUX0|Mux18~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N30
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~13 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~13_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a13  & \main_processor|control_unit|en~combout ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~13 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y28_N31
dffeas \main_processor|dat|Data_Mem0|data_out[13] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[13] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \main_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\memClk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\main_processor|dat|DATA_MUX0|Mux18~25_combout ,\main_processor|dat|DATA_MUX0|Mux19~9_combout ,\main_processor|dat|DATA_MUX0|Mux20~11_combout ,\main_processor|dat|DATA_MUX0|Mux21~15_combout ,\main_processor|dat|DATA_MUX0|Mux22~8_combout ,
\main_processor|dat|DATA_MUX0|Mux23~12_combout ,\main_processor|dat|DATA_MUX0|Mux24~7_combout ,\main_processor|dat|DATA_MUX0|Mux25~11_combout ,\main_processor|dat|DATA_MUX0|Mux26~9_combout ,\main_processor|dat|DATA_MUX0|Mux27~6_combout ,
\main_processor|dat|DATA_MUX0|Mux28~11_combout ,\main_processor|dat|DATA_MUX0|Mux29~9_combout ,\main_processor|dat|DATA_MUX0|Mux30~8_combout ,\main_processor|dat|DATA_MUX0|Mux31~6_combout }),
	.portaaddr({\main_processor|dat|PC0|reg0|Q [5],\main_processor|dat|PC0|reg0|Q [4],\main_processor|dat|PC0|reg0|Q [3],\main_processor|dat|PC0|reg0|Q [2],\main_processor|dat|PC0|reg0|Q [1],\main_processor|dat|PC0|reg0|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "system_memory.mif";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_04d1:auto_generated|ALTSYNCRAM";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1152'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00EEEC2AAA;
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~22 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~22_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (\main_processor|dat|Data_Mem0|data_out [13])) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a 
// [13])))

	.dataa(\main_processor|dat|Data_Mem0|data_out [13]),
	.datab(gnd),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [13]),
	.datad(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~22 .lut_mask = 16'hAAF0;
defparam \main_processor|dat|DATA_MUX0|Mux18~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~25 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~25_combout  = (\main_processor|control_unit|DATA_Mux [1] & (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|DATA_MUX0|Mux18~21_combout ))) # (!\main_processor|control_unit|DATA_Mux [1] & 
// (((\main_processor|dat|DATA_MUX0|Mux18~22_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [0]),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux18~21_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux18~22_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~25 .lut_mask = 16'h7340;
defparam \main_processor|dat|DATA_MUX0|Mux18~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y27_N3
dffeas \main_processor|dat|IR|Q[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux18~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[13] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux18~23 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux18~23_combout  = (\main_processor|control_unit|DATA_Mux [1] & (\main_processor|dat|DATA_MUX0|Mux18~21_combout )) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux18~22_combout )))

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux18~21_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux18~22_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux18~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux18~23 .lut_mask = 16'hF3C0;
defparam \main_processor|dat|DATA_MUX0|Mux18~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N10
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[13]~13 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[13]~13_combout  = (\main_processor|control_unit|A_Mux~combout  & (((\main_processor|dat|IR|Q [13])))) # (!\main_processor|control_unit|A_Mux~combout  & (!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux18~23_combout ))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datac(\main_processor|dat|IR|Q [13]),
	.datad(\main_processor|dat|DATA_MUX0|Mux18~23_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[13]~13 .lut_mask = 16'hB1A0;
defparam \main_processor|dat|A_Mux0|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y27_N11
dffeas \main_processor|dat|Reg_A|Q[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[13] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y27_N4
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[13]~13 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[13]~13_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [13])

	.dataa(gnd),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|Reg_A|Q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[13]~13 .lut_mask = 16'h3030;
defparam \main_processor|dat|IM_MUX1a|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux19~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux19~3_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|DATA_MUX0|Mux19~2_combout  & (\main_processor|dat|IM_MUX1a|f[13]~13_combout )) # (!\main_processor|dat|DATA_MUX0|Mux19~2_combout  & 
// ((\main_processor|dat|IM_MUX1a|f[11]~11_combout ))))) # (!\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|DATA_MUX0|Mux19~2_combout ))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(\main_processor|dat|DATA_MUX0|Mux19~2_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[13]~13_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[11]~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux19~3 .lut_mask = 16'hE6C4;
defparam \main_processor|dat|DATA_MUX0|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux19~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux19~4_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|IM_MUX1a|f[12]~12_combout ))) # (!\main_processor|control_unit|ALU_op [2] & 
// (\main_processor|dat|IM_MUX2a|Mux19~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux19~0_combout  $ (\main_processor|control_unit|ALU_op [2] $ (!\main_processor|dat|IM_MUX1a|f[12]~12_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX2a|Mux19~0_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|IM_MUX1a|f[12]~12_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux19~4 .lut_mask = 16'hBC49;
defparam \main_processor|dat|DATA_MUX0|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux19~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux19~5_combout  = \main_processor|dat|DATA_MUX0|Mux19~4_combout  $ (((\main_processor|control_unit|ALU_op [2] & (!\main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0_combout )) # (!\main_processor|control_unit|ALU_op 
// [2] & ((!\main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0_combout )))))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(\main_processor|dat|DATA_MUX0|Mux19~4_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage0|stage2|stage3|Cout~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage2|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux19~5 .lut_mask = 16'hC693;
defparam \main_processor|dat|DATA_MUX0|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux19~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux19~6_combout  = ((\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|DATA_MUX0|Mux19~4_combout )) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux19~5_combout )))) # 
// (!\main_processor|control_unit|DATA_Mux [1])

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux19~4_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux19~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux19~6 .lut_mask = 16'hF7B3;
defparam \main_processor|dat|DATA_MUX0|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux19~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux19~7_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (((\main_processor|dat|DATA_MUX0|Mux19~6_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (\main_processor|dat|DATA_MUX0|Mux19~3_combout  & 
// (\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|dat|DATA_MUX0|Mux19~3_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datac(\main_processor|control_unit|DATA_Mux [1]),
	.datad(\main_processor|dat|DATA_MUX0|Mux19~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux19~7 .lut_mask = 16'hEC20;
defparam \main_processor|dat|DATA_MUX0|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N16
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~12 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~12_combout  = (\main_processor|control_unit|en~combout  & (!\main_processor|control_unit|wen~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(\main_processor|control_unit|en~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|wen~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~12 .lut_mask = 16'h0A00;
defparam \main_processor|dat|Data_Mem0|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y28_N17
dffeas \main_processor|dat|Data_Mem0|data_out[12] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[12] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux19~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux19~8_combout  = (\main_processor|dat|DATA_MUX0|Mux19~7_combout  & ((\main_processor|control_unit|DATA_Mux [1]) # ((\main_processor|dat|Data_Mem0|data_out [12])))) # (!\main_processor|dat|DATA_MUX0|Mux19~7_combout  & 
// (!\main_processor|control_unit|DATA_Mux [1] & ((\main_memory|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux19~7_combout ),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|Data_Mem0|data_out [12]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux19~8 .lut_mask = 16'hB9A8;
defparam \main_processor|dat|DATA_MUX0|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux19~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux19~9_combout  = (\main_processor|dat|DATA_MUX0|Mux19~8_combout  & ((!\main_processor|control_unit|DATA_Mux [1]) # (!\main_processor|control_unit|DATA_Mux [0])))

	.dataa(\main_processor|control_unit|DATA_Mux [0]),
	.datab(gnd),
	.datac(\main_processor|control_unit|DATA_Mux [1]),
	.datad(\main_processor|dat|DATA_MUX0|Mux19~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux19~9 .lut_mask = 16'h5F00;
defparam \main_processor|dat|DATA_MUX0|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y27_N9
dffeas \main_processor|dat|IR|Q[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|DATA_MUX0|Mux19~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[12] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N0
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[12]~12 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[12]~12_combout  = (\main_processor|control_unit|A_Mux~combout  & (((\main_processor|dat|IR|Q [12])))) # (!\main_processor|control_unit|A_Mux~combout  & (!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux19~8_combout ))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datac(\main_processor|dat|IR|Q [12]),
	.datad(\main_processor|dat|DATA_MUX0|Mux19~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[12]~12 .lut_mask = 16'hB1A0;
defparam \main_processor|dat|A_Mux0|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y27_N1
dffeas \main_processor|dat|Reg_A|Q[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[12] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N8
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[12]~12 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[12]~12_combout  = (\main_processor|dat|Reg_A|Q [12] & !\main_processor|control_unit|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [12]),
	.datac(gnd),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[12]~12 .lut_mask = 16'h00CC;
defparam \main_processor|dat|IM_MUX1a|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux20~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux20~4_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|dat|IM_MUX1a|f[12]~12_combout ) # (!\main_processor|control_unit|ALU_op [2])))) # (!\main_processor|control_unit|ALU_op [0] & 
// (\main_processor|dat|IM_MUX1a|f[10]~10_combout  & ((\main_processor|control_unit|ALU_op [2]))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX1a|f[10]~10_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[12]~12_combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux20~4 .lut_mask = 16'hE4AA;
defparam \main_processor|dat|DATA_MUX0|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux20~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux20~5_combout  = (\main_processor|dat|DATA_MUX0|Mux20~4_combout  & ((\main_processor|dat|IM_MUX2a|Mux20~0_combout ) # ((\main_processor|dat|IM_MUX1a|f[11]~11_combout ) # (\main_processor|control_unit|ALU_op [2])))) # 
// (!\main_processor|dat|DATA_MUX0|Mux20~4_combout  & (\main_processor|dat|IM_MUX2a|Mux20~0_combout  & (\main_processor|dat|IM_MUX1a|f[11]~11_combout  & !\main_processor|control_unit|ALU_op [2])))

	.dataa(\main_processor|dat|DATA_MUX0|Mux20~4_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux20~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[11]~11_combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux20~5 .lut_mask = 16'hAAE8;
defparam \main_processor|dat|DATA_MUX0|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux20~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux20~10_combout  = (\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2_combout ) # ((!\main_processor|dat|IM_MUX2a|Mux21~0_combout  & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q 
// [10])))

	.dataa(\main_processor|dat|IM_MUX2a|Mux21~0_combout ),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|Reg_A|Q [10]),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage2|stage2|Cout~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux20~10 .lut_mask = 16'hFF10;
defparam \main_processor|dat|DATA_MUX0|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux20~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux20~7_combout  = (\main_processor|control_unit|ALU_op [0] & (\main_processor|control_unit|ALU_op [2])) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & 
// (!\main_processor|dat|DATA_MUX0|Mux20~10_combout )) # (!\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0_combout )))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|DATA_MUX0|Mux20~10_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage2|stage2|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux20~7 .lut_mask = 16'h9D8C;
defparam \main_processor|dat|DATA_MUX0|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux20~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux20~8_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux20~7_combout  & ((\main_processor|dat|IM_MUX1a|f[11]~11_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux20~7_combout  & 
// (\main_processor|dat|IM_MUX2a|Mux20~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux20~0_combout  $ (\main_processor|dat|IM_MUX1a|f[11]~11_combout  $ (\main_processor|dat|DATA_MUX0|Mux20~7_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX2a|Mux20~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[11]~11_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux20~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux20~8 .lut_mask = 16'hE19C;
defparam \main_processor|dat|DATA_MUX0|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N18
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~11 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~11_combout  = (\main_processor|control_unit|en~combout  & (!\main_processor|control_unit|wen~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|en~combout ),
	.datac(\main_processor|control_unit|wen~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~11 .lut_mask = 16'h0C00;
defparam \main_processor|dat|Data_Mem0|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N19
dffeas \main_processor|dat|Data_Mem0|data_out[11] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[11] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux20~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux20~6_combout  = (\main_processor|control_unit|DATA_Mux [1] & (\main_processor|dat|DATA_MUX0|Mux16~2_combout )) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux16~2_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [11]))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [11]),
	.datad(\main_processor|dat|Data_Mem0|data_out [11]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux20~6 .lut_mask = 16'hDC98;
defparam \main_processor|dat|DATA_MUX0|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux20~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux20~9_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux20~6_combout  & ((\main_processor|dat|DATA_MUX0|Mux20~8_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux20~6_combout  & 
// (\main_processor|dat|DATA_MUX0|Mux20~5_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux20~6_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux20~5_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux20~8_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux20~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux20~9 .lut_mask = 16'hF588;
defparam \main_processor|dat|DATA_MUX0|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux20~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux20~11_combout  = (\main_processor|dat|DATA_MUX0|Mux20~9_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|dat|DATA_MUX0|Mux20~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux20~11 .lut_mask = 16'h7700;
defparam \main_processor|dat|DATA_MUX0|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N23
dffeas \main_processor|dat|IR|Q[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux20~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[11] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N24
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[11]~11 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[11]~11_combout  = (\main_processor|control_unit|A_Mux~combout  & (\main_processor|dat|IR|Q [11])) # (!\main_processor|control_unit|A_Mux~combout  & (((!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// \main_processor|dat|DATA_MUX0|Mux20~9_combout ))))

	.dataa(\main_processor|dat|IR|Q [11]),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux20~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[11]~11 .lut_mask = 16'h8B88;
defparam \main_processor|dat|A_Mux0|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y29_N25
dffeas \main_processor|dat|Reg_A|Q[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[11] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N16
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[11]~11 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[11]~11_combout  = (\main_processor|dat|Reg_A|Q [11] & !\main_processor|control_unit|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|dat|Reg_A|Q [11]),
	.datac(gnd),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[11]~11 .lut_mask = 16'h00CC;
defparam \main_processor|dat|IM_MUX1a|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~6_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|dat|IM_MUX1a|f[11]~11_combout )) # (!\main_processor|control_unit|ALU_op [2]))) # (!\main_processor|control_unit|ALU_op [0] & 
// (\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|IM_MUX1a|f[9]~9_combout )))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[9]~9_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[11]~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~6 .lut_mask = 16'hEA62;
defparam \main_processor|dat|DATA_MUX0|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~13 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~13_combout  = (\main_processor|dat|IM_MUX2a|Mux21~0_combout  & (((\main_processor|dat|DATA_MUX0|Mux21~6_combout ) # (!\main_processor|control_unit|IM_MUX1~combout )))) # (!\main_processor|dat|IM_MUX2a|Mux21~0_combout  & 
// (\main_processor|dat|Reg_A|Q [10] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|DATA_MUX0|Mux21~6_combout )))

	.dataa(\main_processor|dat|Reg_A|Q [10]),
	.datab(\main_processor|dat|IM_MUX2a|Mux21~0_combout ),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux21~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~13 .lut_mask = 16'hCE0C;
defparam \main_processor|dat|DATA_MUX0|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~7_combout  = (\main_processor|control_unit|ALU_op [2] & (((\main_processor|dat|DATA_MUX0|Mux21~6_combout )))) # (!\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|DATA_MUX0|Mux21~13_combout  & 
// ((\main_processor|dat|Reg_A|Q [10]) # (\main_processor|dat|DATA_MUX0|Mux21~6_combout ))))

	.dataa(\main_processor|dat|Reg_A|Q [10]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|DATA_MUX0|Mux21~13_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux21~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~7 .lut_mask = 16'hFC20;
defparam \main_processor|dat|DATA_MUX0|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~9_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|IM_MUX1a|f[10]~10_combout )) # (!\main_processor|control_unit|ALU_op [2] & 
// ((\main_processor|dat|IM_MUX2a|Mux21~0_combout ))))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX1a|f[10]~10_combout  $ ((!\main_processor|dat|IM_MUX2a|Mux21~0_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[10]~10_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux21~0_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~9 .lut_mask = 16'hAC99;
defparam \main_processor|dat|DATA_MUX0|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~14 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~14_combout  = (\main_processor|dat|IM_MUX2a|Mux22~0_combout  & (\main_processor|dat|Reg_A|Q [9] & (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout ))) # 
// (!\main_processor|dat|IM_MUX2a|Mux22~0_combout  & ((\main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout ) # ((\main_processor|dat|Reg_A|Q [9] & !\main_processor|control_unit|IM_MUX1~combout ))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux22~0_combout ),
	.datab(\main_processor|dat|Reg_A|Q [9]),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~14 .lut_mask = 16'h5D04;
defparam \main_processor|dat|DATA_MUX0|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~8_combout  = (\main_processor|control_unit|ALU_op [2] & ((!\main_processor|dat|DATA_MUX0|Mux21~14_combout ))) # (!\main_processor|control_unit|ALU_op [2] & 
// (\main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0_combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|ALU0|add0|stage0|stage2|stage1|Cout~0_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux21~14_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~8 .lut_mask = 16'h30FC;
defparam \main_processor|dat|DATA_MUX0|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~10_combout  = (\main_processor|dat|DATA_MUX0|Mux21~9_combout  $ (((!\main_processor|control_unit|ALU_op [0] & !\main_processor|dat|DATA_MUX0|Mux21~8_combout )))) # (!\main_processor|control_unit|DATA_Mux [1])

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux21~9_combout ),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux21~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~10 .lut_mask = 16'hDDD7;
defparam \main_processor|dat|DATA_MUX0|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~11_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (((\main_processor|dat|DATA_MUX0|Mux21~10_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (\main_processor|dat|DATA_MUX0|Mux21~7_combout  
// & (\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|dat|DATA_MUX0|Mux21~7_combout ),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux21~10_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~11 .lut_mask = 16'hF808;
defparam \main_processor|dat|DATA_MUX0|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N14
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~10 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~10_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a10  & \main_processor|control_unit|en~combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~10 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N15
dffeas \main_processor|dat|Data_Mem0|data_out[10] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[10] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~12 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~12_combout  = (\main_processor|control_unit|DATA_Mux [1] & (\main_processor|dat|DATA_MUX0|Mux21~11_combout )) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux21~11_combout  & 
// (\main_processor|dat|Data_Mem0|data_out [10])) # (!\main_processor|dat|DATA_MUX0|Mux21~11_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux21~11_combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [10]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~12 .lut_mask = 16'hD9C8;
defparam \main_processor|dat|DATA_MUX0|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux21~15 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux21~15_combout  = (\main_processor|dat|DATA_MUX0|Mux21~12_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux21~12_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux21~15 .lut_mask = 16'h3F00;
defparam \main_processor|dat|DATA_MUX0|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N27
dffeas \main_processor|dat|IR|Q[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux21~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[10] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N18
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[10]~10 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[10]~10_combout  = (\main_processor|control_unit|A_Mux~combout  & (\main_processor|dat|IR|Q [10])) # (!\main_processor|control_unit|A_Mux~combout  & (((!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// \main_processor|dat|DATA_MUX0|Mux21~12_combout ))))

	.dataa(\main_processor|dat|IR|Q [10]),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datac(\main_processor|control_unit|A_Mux~combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux21~12_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[10]~10 .lut_mask = 16'hA3A0;
defparam \main_processor|dat|A_Mux0|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N19
dffeas \main_processor|dat|Reg_A|Q[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[10] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N22
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[10]~10 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[10]~10_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|Reg_A|Q [10]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[10]~10 .lut_mask = 16'h0F00;
defparam \main_processor|dat|IM_MUX1a|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux22~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux22~3_combout  = (\main_processor|dat|DATA_MUX0|Mux22~2_combout  & (((\main_processor|dat|IM_MUX1a|f[10]~10_combout )) # (!\main_processor|control_unit|ALU_op [2]))) # (!\main_processor|dat|DATA_MUX0|Mux22~2_combout  & 
// (\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|IM_MUX1a|f[8]~8_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux22~2_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[8]~8_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[10]~10_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux22~3 .lut_mask = 16'hEA62;
defparam \main_processor|dat|DATA_MUX0|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux22~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux22~4_combout  = (\main_processor|control_unit|ALU_op [0] & (\main_processor|control_unit|ALU_op [2])) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & 
// (!\main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout )) # (!\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0_combout )))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|ALU0|sub0|stage0|stage2|stage0|Cout~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage2|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux22~4 .lut_mask = 16'h9D8C;
defparam \main_processor|dat|DATA_MUX0|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux22~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux22~5_combout  = (\main_processor|dat|DATA_MUX0|Mux22~4_combout  & (\main_processor|dat|IM_MUX1a|f[9]~9_combout  $ (((!\main_processor|dat|IM_MUX2a|Mux22~0_combout  & !\main_processor|control_unit|ALU_op [0]))))) # 
// (!\main_processor|dat|DATA_MUX0|Mux22~4_combout  & (\main_processor|dat|IM_MUX2a|Mux22~0_combout  $ (((\main_processor|dat|IM_MUX1a|f[9]~9_combout  & !\main_processor|control_unit|ALU_op [0])))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux22~0_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[9]~9_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux22~4_combout ),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux22~5 .lut_mask = 16'hCA96;
defparam \main_processor|dat|DATA_MUX0|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux22~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux22~6_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|dat|DATA_MUX0|Mux22~5_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & 
// (\main_processor|dat|DATA_MUX0|Mux22~3_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux16~2_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux22~3_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux22~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux22~6 .lut_mask = 16'hF858;
defparam \main_processor|dat|DATA_MUX0|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N12
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~9 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~9_combout  = (\main_processor|control_unit|en~combout  & (!\main_processor|control_unit|wen~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a9 ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|en~combout ),
	.datac(\main_processor|control_unit|wen~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~9 .lut_mask = 16'h0C00;
defparam \main_processor|dat|Data_Mem0|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N13
dffeas \main_processor|dat|Data_Mem0|data_out[9] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[9] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux22~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux22~7_combout  = (\main_processor|control_unit|DATA_Mux [1] & (\main_processor|dat|DATA_MUX0|Mux22~6_combout )) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux22~6_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [9]))) # (!\main_processor|dat|DATA_MUX0|Mux22~6_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux22~6_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [9]),
	.datad(\main_processor|dat|Data_Mem0|data_out [9]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux22~7 .lut_mask = 16'hDC98;
defparam \main_processor|dat|DATA_MUX0|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux22~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux22~8_combout  = (\main_processor|dat|DATA_MUX0|Mux22~7_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux22~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux22~8 .lut_mask = 16'h3F00;
defparam \main_processor|dat|DATA_MUX0|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y26_N29
dffeas \main_processor|dat|IR|Q[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|DATA_MUX0|Mux22~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[9] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N28
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[9]~9 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[9]~9_combout  = (\main_processor|control_unit|A_Mux~combout  & (\main_processor|dat|IR|Q [9])) # (!\main_processor|control_unit|A_Mux~combout  & (((!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// \main_processor|dat|DATA_MUX0|Mux22~7_combout ))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|IR|Q [9]),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux22~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[9]~9 .lut_mask = 16'h8D88;
defparam \main_processor|dat|A_Mux0|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y26_N29
dffeas \main_processor|dat|Reg_A|Q[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[9] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N14
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[9]~9 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[9]~9_combout  = (\main_processor|dat|Reg_A|Q [9] & !\main_processor|control_unit|IM_MUX1~combout )

	.dataa(\main_processor|dat|Reg_A|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[9]~9 .lut_mask = 16'h00AA;
defparam \main_processor|dat|IM_MUX1a|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux23~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux23~4_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|dat|IM_MUX1a|f[9]~9_combout )) # (!\main_processor|control_unit|ALU_op [2]))) # (!\main_processor|control_unit|ALU_op [0] & 
// (\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|IM_MUX1a|f[7]~7_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[9]~9_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[7]~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux23~4 .lut_mask = 16'hE6A2;
defparam \main_processor|dat|DATA_MUX0|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux23~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux23~11_combout  = (\main_processor|control_unit|IM_MUX1~combout  & (((\main_processor|dat|DATA_MUX0|Mux23~4_combout  & \main_processor|dat|IM_MUX2a|Mux23~0_combout )))) # (!\main_processor|control_unit|IM_MUX1~combout  & 
// ((\main_processor|dat|IM_MUX2a|Mux23~0_combout ) # ((\main_processor|dat|Reg_A|Q [8] & \main_processor|dat|DATA_MUX0|Mux23~4_combout ))))

	.dataa(\main_processor|dat|Reg_A|Q [8]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux23~4_combout ),
	.datad(\main_processor|dat|IM_MUX2a|Mux23~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux23~11 .lut_mask = 16'hF320;
defparam \main_processor|dat|DATA_MUX0|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux23~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux23~5_combout  = (\main_processor|control_unit|ALU_op [2] & (((\main_processor|dat|DATA_MUX0|Mux23~4_combout )))) # (!\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|DATA_MUX0|Mux23~11_combout  & 
// ((\main_processor|dat|Reg_A|Q [8]) # (\main_processor|dat|DATA_MUX0|Mux23~4_combout ))))

	.dataa(\main_processor|dat|Reg_A|Q [8]),
	.datab(\main_processor|dat|DATA_MUX0|Mux23~4_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|DATA_MUX0|Mux23~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux23~5 .lut_mask = 16'hCEC0;
defparam \main_processor|dat|DATA_MUX0|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux23~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux23~6_combout  = (\main_processor|control_unit|ALU_op [2] & (!\main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0_combout )) # (!\main_processor|control_unit|ALU_op [2] & 
// ((\main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0_combout )))

	.dataa(gnd),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|ALU0|sub0|stage0|stage1|stage3|Cout~0_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage1|stage3|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux23~6 .lut_mask = 16'h3F0C;
defparam \main_processor|dat|DATA_MUX0|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux23~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux23~7_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|IM_MUX1a|f[8]~8_combout ))) # (!\main_processor|control_unit|ALU_op [2] & 
// (\main_processor|dat|IM_MUX2a|Mux23~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|IM_MUX2a|Mux23~0_combout  $ (!\main_processor|dat|IM_MUX1a|f[8]~8_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX2a|Mux23~0_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[8]~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux23~7 .lut_mask = 16'hF825;
defparam \main_processor|dat|DATA_MUX0|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux23~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux23~8_combout  = (\main_processor|dat|DATA_MUX0|Mux23~7_combout  $ (((!\main_processor|dat|DATA_MUX0|Mux23~6_combout  & !\main_processor|control_unit|ALU_op [0])))) # (!\main_processor|control_unit|DATA_Mux [1])

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux23~6_combout ),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux23~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux23~8 .lut_mask = 16'hFD57;
defparam \main_processor|dat|DATA_MUX0|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux23~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux23~9_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (((\main_processor|dat|DATA_MUX0|Mux23~8_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (\main_processor|control_unit|DATA_Mux [1] & 
// (\main_processor|dat|DATA_MUX0|Mux23~5_combout )))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux23~5_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux23~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux23~9 .lut_mask = 16'hEC20;
defparam \main_processor|dat|DATA_MUX0|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N20
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~8 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~8_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a8  & \main_processor|control_unit|en~combout ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~8 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N21
dffeas \main_processor|dat|Data_Mem0|data_out[8] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[8] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux23~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux23~10_combout  = (\main_processor|dat|DATA_MUX0|Mux23~9_combout  & ((\main_processor|control_unit|DATA_Mux [1]) # ((\main_processor|dat|Data_Mem0|data_out [8])))) # (!\main_processor|dat|DATA_MUX0|Mux23~9_combout  & 
// (!\main_processor|control_unit|DATA_Mux [1] & (\main_memory|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\main_processor|dat|DATA_MUX0|Mux23~9_combout ),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [8]),
	.datad(\main_processor|dat|Data_Mem0|data_out [8]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux23~10 .lut_mask = 16'hBA98;
defparam \main_processor|dat|DATA_MUX0|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux23~12 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux23~12_combout  = (\main_processor|dat|DATA_MUX0|Mux23~10_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(gnd),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux23~10_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux23~12 .lut_mask = 16'h5F00;
defparam \main_processor|dat|DATA_MUX0|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N25
dffeas \main_processor|dat|IR|Q[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux23~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[8] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N24
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[8]~8 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[8]~8_combout  = (\main_processor|control_unit|A_Mux~combout  & (\main_processor|dat|IR|Q [8])) # (!\main_processor|control_unit|A_Mux~combout  & (((!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// \main_processor|dat|DATA_MUX0|Mux23~10_combout ))))

	.dataa(\main_processor|dat|IR|Q [8]),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux23~10_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[8]~8 .lut_mask = 16'h8B88;
defparam \main_processor|dat|A_Mux0|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N25
dffeas \main_processor|dat|Reg_A|Q[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[8] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N30
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[8]~8 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[8]~8_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [8])

	.dataa(gnd),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [8]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[8]~8 .lut_mask = 16'h3300;
defparam \main_processor|dat|IM_MUX1a|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y29_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux24~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux24~3_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX1a|f[8]~8_combout )) # (!\main_processor|control_unit|ALU_op [0] & 
// ((\main_processor|dat|IM_MUX1a|f[6]~6_combout ))))) # (!\main_processor|control_unit|ALU_op [2] & (((\main_processor|control_unit|ALU_op [0]))))

	.dataa(\main_processor|dat|IM_MUX1a|f[8]~8_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[6]~6_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux24~3 .lut_mask = 16'hAFC0;
defparam \main_processor|dat|DATA_MUX0|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux24~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux24~2_combout  = (\main_processor|dat|IM_MUX2a|Mux24~0_combout  & ((\main_processor|control_unit|ALU_op [0]) # ((!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [7]))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux24~0_combout ),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|Reg_A|Q [7]),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux24~2 .lut_mask = 16'hAA20;
defparam \main_processor|dat|DATA_MUX0|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y29_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux24~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux24~4_combout  = (\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|DATA_MUX0|Mux24~3_combout )) # (!\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|DATA_MUX0|Mux24~2_combout ) # 
// ((\main_processor|dat|DATA_MUX0|Mux24~3_combout  & \main_processor|dat|IM_MUX1a|f[7]~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux24~3_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|DATA_MUX0|Mux24~2_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[7]~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux24~4 .lut_mask = 16'hBAB8;
defparam \main_processor|dat|DATA_MUX0|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux24~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux24~5_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux24~4_combout ) # ((\main_processor|dat|DATA_MUX0|Mux16~2_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & 
// (((!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & \main_memory|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux24~4_combout ),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux24~5 .lut_mask = 16'hCBC8;
defparam \main_processor|dat|DATA_MUX0|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N0
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~7 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~7_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a7 ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~7 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y28_N1
dffeas \main_processor|dat|Data_Mem0|data_out[7] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[7] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux24~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux24~6_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|dat|DATA_MUX0|Mux24~5_combout  & (\main_processor|dat|DATA_MUX0|Mux24~9_combout )) # (!\main_processor|dat|DATA_MUX0|Mux24~5_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [7]))))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (((\main_processor|dat|DATA_MUX0|Mux24~5_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux24~9_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux24~5_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [7]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux24~6 .lut_mask = 16'hDAD0;
defparam \main_processor|dat|DATA_MUX0|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux24~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux24~7_combout  = (\main_processor|dat|DATA_MUX0|Mux24~6_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(gnd),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux24~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux24~7 .lut_mask = 16'h5F00;
defparam \main_processor|dat|DATA_MUX0|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux25~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux25~10_combout  = (\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2_combout ) # ((\main_processor|dat|Reg_A|Q [5] & (!\main_processor|control_unit|IM_MUX1~combout  & !\main_processor|dat|IM_MUX2a|Mux26~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [5]),
	.datab(\main_processor|dat|ALU0|sub0|stage0|stage1|stage1|Cout~2_combout ),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|dat|IM_MUX2a|Mux26~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux25~10 .lut_mask = 16'hCCCE;
defparam \main_processor|dat|DATA_MUX0|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux25~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux25~6_combout  = (\main_processor|control_unit|ALU_op [2] & (((\main_processor|control_unit|ALU_op [0])) # (!\main_processor|dat|DATA_MUX0|Mux25~10_combout ))) # (!\main_processor|control_unit|ALU_op [2] & 
// (((\main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0_combout  & !\main_processor|control_unit|ALU_op [0]))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux25~10_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|ALU0|add0|stage0|stage1|stage1|Cout~0_combout ),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux25~6 .lut_mask = 16'hCC74;
defparam \main_processor|dat|DATA_MUX0|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux25~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux25~7_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux25~6_combout  & (\main_processor|dat|IM_MUX1a|f[6]~6_combout )) # (!\main_processor|dat|DATA_MUX0|Mux25~6_combout  & 
// ((\main_processor|dat|IM_MUX2a|Mux25~0_combout ))))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX1a|f[6]~6_combout  $ (\main_processor|dat|IM_MUX2a|Mux25~0_combout  $ (\main_processor|dat|DATA_MUX0|Mux25~6_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[6]~6_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux25~0_combout ),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux25~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux25~7 .lut_mask = 16'hA9C6;
defparam \main_processor|dat|DATA_MUX0|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux25~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux25~4_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|IM_MUX1a|f[7]~7_combout ))) # (!\main_processor|control_unit|ALU_op [0] & 
// (\main_processor|dat|IM_MUX1a|f[5]~5_combout )))) # (!\main_processor|control_unit|ALU_op [2] & (((\main_processor|control_unit|ALU_op [0]))))

	.dataa(\main_processor|dat|IM_MUX1a|f[5]~5_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[7]~7_combout ),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux25~4 .lut_mask = 16'hF388;
defparam \main_processor|dat|DATA_MUX0|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux25~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux25~5_combout  = (\main_processor|dat|IM_MUX1a|f[6]~6_combout  & ((\main_processor|dat|DATA_MUX0|Mux25~4_combout ) # ((\main_processor|dat|IM_MUX2a|Mux25~0_combout  & !\main_processor|control_unit|ALU_op [2])))) # 
// (!\main_processor|dat|IM_MUX1a|f[6]~6_combout  & (\main_processor|dat|DATA_MUX0|Mux25~4_combout  & ((\main_processor|dat|IM_MUX2a|Mux25~0_combout ) # (\main_processor|control_unit|ALU_op [2]))))

	.dataa(\main_processor|dat|IM_MUX1a|f[6]~6_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux25~0_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux25~4_combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux25~5 .lut_mask = 16'hF0E8;
defparam \main_processor|dat|DATA_MUX0|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux25~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux25~8_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (((\main_processor|dat|DATA_MUX0|Mux25~7_combout )) # (!\main_processor|control_unit|DATA_Mux [1]))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & 
// (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux25~5_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux25~7_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux25~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux25~8 .lut_mask = 16'hE6A2;
defparam \main_processor|dat|DATA_MUX0|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N24
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~6 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~6_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~6 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y28_N25
dffeas \main_processor|dat|Data_Mem0|data_out[6] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[6] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux25~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux25~9_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux25~8_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux25~8_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [6]))) # (!\main_processor|dat|DATA_MUX0|Mux25~8_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [6]),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux25~8_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [6]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux25~9 .lut_mask = 16'hF2C2;
defparam \main_processor|dat|DATA_MUX0|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y28_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux25~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux25~11_combout  = (\main_processor|dat|DATA_MUX0|Mux25~9_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(gnd),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux25~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux25~11 .lut_mask = 16'h5F00;
defparam \main_processor|dat|DATA_MUX0|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y28_N29
dffeas \main_processor|dat|IR|Q[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux25~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[6] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N24
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[6]~6 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[6]~6_combout  = (\main_processor|control_unit|A_Mux~combout  & (((\main_processor|dat|IR|Q [6])))) # (!\main_processor|control_unit|A_Mux~combout  & (!\main_processor|dat|DATA_MUX0|Mux16~3_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux25~9_combout ))))

	.dataa(\main_processor|control_unit|A_Mux~combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datac(\main_processor|dat|IR|Q [6]),
	.datad(\main_processor|dat|DATA_MUX0|Mux25~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[6]~6 .lut_mask = 16'hB1A0;
defparam \main_processor|dat|A_Mux0|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y28_N25
dffeas \main_processor|dat|Reg_A|Q[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[6] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y28_N6
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[6]~6 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[6]~6_combout  = (!\main_processor|control_unit|IM_MUX1~combout  & \main_processor|dat|Reg_A|Q [6])

	.dataa(gnd),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(gnd),
	.datad(\main_processor|dat|Reg_A|Q [6]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[6]~6 .lut_mask = 16'h3300;
defparam \main_processor|dat|IM_MUX1a|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux26~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux26~3_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|IM_MUX1a|f[6]~6_combout ))) # (!\main_processor|control_unit|ALU_op [0] & 
// (\main_processor|dat|IM_MUX1a|f[4]~4_combout )))) # (!\main_processor|control_unit|ALU_op [2] & (((\main_processor|control_unit|ALU_op [0]))))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(\main_processor|dat|IM_MUX1a|f[4]~4_combout ),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|IM_MUX1a|f[6]~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux26~3 .lut_mask = 16'hF858;
defparam \main_processor|dat|DATA_MUX0|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux26~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux26~4_combout  = (\main_processor|control_unit|ALU_op [2] & (((\main_processor|dat|DATA_MUX0|Mux26~3_combout )))) # (!\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|DATA_MUX0|Mux26~2_combout ) # 
// ((\main_processor|dat|IM_MUX1a|f[5]~5_combout  & \main_processor|dat|DATA_MUX0|Mux26~3_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[5]~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux26~2_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|DATA_MUX0|Mux26~3_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux26~4 .lut_mask = 16'hFE0C;
defparam \main_processor|dat|DATA_MUX0|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux26~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux26~5_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (((\main_processor|control_unit|DATA_Mux [1])))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|control_unit|DATA_Mux [1] & 
// (\main_processor|dat|DATA_MUX0|Mux26~4_combout )) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_memory|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux26~4_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datac(\main_processor|control_unit|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux26~5 .lut_mask = 16'hE3E0;
defparam \main_processor|dat|DATA_MUX0|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N16
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~5 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~5_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~5 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N17
dffeas \main_processor|dat|Data_Mem0|data_out[5] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[5] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux26~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux26~8_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|dat|DATA_MUX0|Mux26~5_combout  & (\main_processor|dat|DATA_MUX0|Mux26~7_combout )) # (!\main_processor|dat|DATA_MUX0|Mux26~5_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [5]))))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (((\main_processor|dat|DATA_MUX0|Mux26~5_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux26~7_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux26~5_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [5]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux26~8 .lut_mask = 16'hBCB0;
defparam \main_processor|dat|DATA_MUX0|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux26~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux26~9_combout  = (\main_processor|dat|DATA_MUX0|Mux26~8_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|DATA_MUX0|Mux26~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux26~9 .lut_mask = 16'h7070;
defparam \main_processor|dat|DATA_MUX0|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y27_N28
cycloneive_lcell_comb \main_processor|dat|IR|Q[5]~feeder (
// Equation(s):
// \main_processor|dat|IR|Q[5]~feeder_combout  = \main_processor|dat|DATA_MUX0|Mux26~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|dat|DATA_MUX0|Mux26~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IR|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IR|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \main_processor|dat|IR|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y27_N29
dffeas \main_processor|dat|IR|Q[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|IR|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[5] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N30
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~4 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~4_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|wen~combout ),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~4 .lut_mask = 16'h3000;
defparam \main_processor|dat|Data_Mem0|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N31
dffeas \main_processor|dat|Data_Mem0|data_out[4] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[4] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux27~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux27~2_combout  = (\main_processor|dat|IM_MUX2a|Mux27~0_combout  & ((\main_processor|control_unit|ALU_op [0]) # ((\main_processor|dat|IM_MUX1a|f[4]~4_combout  & !\main_processor|control_unit|ALU_op [2])))) # 
// (!\main_processor|dat|IM_MUX2a|Mux27~0_combout  & (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|IM_MUX1a|f[4]~4_combout ) # (\main_processor|control_unit|ALU_op [2]))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux27~0_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[4]~4_combout ),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux27~2 .lut_mask = 16'hFE08;
defparam \main_processor|dat|DATA_MUX0|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y26_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux27~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux27~3_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|DATA_MUX0|Mux27~2_combout  & ((\main_processor|dat|IM_MUX1a|f[5]~5_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux27~2_combout  & 
// (\main_processor|dat|IM_MUX1a|f[3]~3_combout )))) # (!\main_processor|control_unit|ALU_op [2] & (((\main_processor|dat|DATA_MUX0|Mux27~2_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[3]~3_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[5]~5_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux27~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux27~3 .lut_mask = 16'hF388;
defparam \main_processor|dat|DATA_MUX0|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux27~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux27~4_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux16~2_combout ) # ((\main_processor|dat|DATA_MUX0|Mux27~3_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & 
// (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux27~3_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux27~4 .lut_mask = 16'hB9A8;
defparam \main_processor|dat|DATA_MUX0|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux27~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux27~5_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|dat|DATA_MUX0|Mux27~4_combout  & (\main_processor|dat|DATA_MUX0|Mux27~8_combout )) # (!\main_processor|dat|DATA_MUX0|Mux27~4_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [4]))))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (((\main_processor|dat|DATA_MUX0|Mux27~4_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux27~8_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datac(\main_processor|dat|Data_Mem0|data_out [4]),
	.datad(\main_processor|dat|DATA_MUX0|Mux27~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux27~5 .lut_mask = 16'hBBC0;
defparam \main_processor|dat|DATA_MUX0|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y26_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux27~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux27~6_combout  = (\main_processor|dat|DATA_MUX0|Mux27~5_combout  & ((!\main_processor|control_unit|DATA_Mux [1]) # (!\main_processor|control_unit|DATA_Mux [0])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|control_unit|DATA_Mux [1]),
	.datad(\main_processor|dat|DATA_MUX0|Mux27~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux27~6 .lut_mask = 16'h3F00;
defparam \main_processor|dat|DATA_MUX0|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y26_N9
dffeas \main_processor|dat|IR|Q[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux27~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[4] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N9
dffeas \main_processor|dat|PC0|reg0|Q[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[4]~40_combout ),
	.asdata(\main_processor|dat|IR|Q [4]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[4] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux28~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux28~4_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX1a|f[4]~4_combout )) # (!\main_processor|control_unit|ALU_op [0] & 
// ((\main_processor|dat|IM_MUX1a|f[2]~2_combout ))))) # (!\main_processor|control_unit|ALU_op [2] & (\main_processor|control_unit|ALU_op [0]))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|dat|IM_MUX1a|f[4]~4_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[2]~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux28~4 .lut_mask = 16'hE6C4;
defparam \main_processor|dat|DATA_MUX0|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux28~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux28~5_combout  = (\main_processor|dat|DATA_MUX0|Mux28~4_combout  & ((\main_processor|dat|IM_MUX2a|Mux28~0_combout ) # ((\main_processor|dat|IM_MUX1a|f[3]~3_combout ) # (\main_processor|control_unit|ALU_op [2])))) # 
// (!\main_processor|dat|DATA_MUX0|Mux28~4_combout  & (\main_processor|dat|IM_MUX2a|Mux28~0_combout  & (\main_processor|dat|IM_MUX1a|f[3]~3_combout  & !\main_processor|control_unit|ALU_op [2])))

	.dataa(\main_processor|dat|DATA_MUX0|Mux28~4_combout ),
	.datab(\main_processor|dat|IM_MUX2a|Mux28~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[3]~3_combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux28~5 .lut_mask = 16'hAAE8;
defparam \main_processor|dat|DATA_MUX0|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux28~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux28~10_combout  = (\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2_combout ) # ((\main_processor|dat|Reg_A|Q [2] & (!\main_processor|control_unit|IM_MUX1~combout  & !\main_processor|dat|IM_MUX2a|Mux29~0_combout 
// )))

	.dataa(\main_processor|dat|Reg_A|Q [2]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IM_MUX2a|Mux29~0_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage0|stage0|stage2|Cout~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux28~10 .lut_mask = 16'hFF02;
defparam \main_processor|dat|DATA_MUX0|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux28~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux28~6_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|control_unit|ALU_op [2])))) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2] & 
// ((!\main_processor|dat|DATA_MUX0|Mux28~10_combout ))) # (!\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0_combout ))))

	.dataa(\main_processor|dat|ALU0|add0|stage0|stage0|stage2|Cout~0_combout ),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|dat|DATA_MUX0|Mux28~10_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux28~6 .lut_mask = 16'hC2F2;
defparam \main_processor|dat|DATA_MUX0|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux28~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux28~7_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|DATA_MUX0|Mux28~6_combout  & ((\main_processor|dat|IM_MUX1a|f[3]~3_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux28~6_combout  & 
// (\main_processor|dat|IM_MUX2a|Mux28~0_combout )))) # (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux28~0_combout  $ (\main_processor|dat|IM_MUX1a|f[3]~3_combout  $ (\main_processor|dat|DATA_MUX0|Mux28~6_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX2a|Mux28~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[3]~3_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux28~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux28~7 .lut_mask = 16'hE19C;
defparam \main_processor|dat|DATA_MUX0|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y23_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux28~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux28~8_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|dat|DATA_MUX0|Mux28~7_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & 
// (\main_processor|dat|DATA_MUX0|Mux28~5_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux16~2_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux28~5_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux28~7_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux28~8 .lut_mask = 16'hF588;
defparam \main_processor|dat|DATA_MUX0|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N2
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~3 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~3_combout  = (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a3  & (!\main_processor|control_unit|wen~combout  & \main_processor|control_unit|en~combout ))

	.dataa(gnd),
	.datab(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\main_processor|control_unit|wen~combout ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~3 .lut_mask = 16'h0C00;
defparam \main_processor|dat|Data_Mem0|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N3
dffeas \main_processor|dat|Data_Mem0|data_out[3] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[3] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux28~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux28~9_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux28~8_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux28~8_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [3]))) # (!\main_processor|dat|DATA_MUX0|Mux28~8_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux28~8_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [3]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux28~9 .lut_mask = 16'hF2C2;
defparam \main_processor|dat|DATA_MUX0|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux28~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux28~11_combout  = (\main_processor|dat|DATA_MUX0|Mux28~9_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux28~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux28~11 .lut_mask = 16'h3F00;
defparam \main_processor|dat|DATA_MUX0|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N13
dffeas \main_processor|dat|IR|Q[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux28~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[3] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N7
dffeas \main_processor|dat|PC0|reg0|Q[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[3]~38_combout ),
	.asdata(\main_processor|dat|IR|Q [3]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[3] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux29~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux29~4_combout  = (\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|IM_MUX2a|Mux29~0_combout ) # ((\main_processor|dat|IM_MUX1a|f[2]~2_combout ) # (\main_processor|control_unit|ALU_op [2])))) # 
// (!\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|IM_MUX2a|Mux29~0_combout  & (\main_processor|dat|IM_MUX1a|f[2]~2_combout  & !\main_processor|control_unit|ALU_op [2])))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|IM_MUX2a|Mux29~0_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[2]~2_combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux29~4 .lut_mask = 16'hAAE8;
defparam \main_processor|dat|DATA_MUX0|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux29~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux29~5_combout  = (\main_processor|dat|DATA_MUX0|Mux29~4_combout  & (((\main_processor|dat|IM_MUX1a|f[3]~3_combout )) # (!\main_processor|control_unit|ALU_op [2]))) # (!\main_processor|dat|DATA_MUX0|Mux29~4_combout  & 
// (\main_processor|control_unit|ALU_op [2] & (\main_processor|dat|IM_MUX1a|f[1]~1_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux29~4_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[1]~1_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[3]~3_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux29~5 .lut_mask = 16'hEA62;
defparam \main_processor|dat|DATA_MUX0|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux29~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux29~6_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux16~2_combout ) # ((\main_processor|dat|DATA_MUX0|Mux29~5_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & 
// (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\main_processor|dat|DATA_MUX0|Mux29~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux29~6 .lut_mask = 16'hBA98;
defparam \main_processor|dat|DATA_MUX0|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y27_N22
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~2 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~2_combout  = (\main_processor|control_unit|en~combout  & (!\main_processor|control_unit|wen~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a2 ))

	.dataa(\main_processor|control_unit|en~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|wen~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~2 .lut_mask = 16'h0A00;
defparam \main_processor|dat|Data_Mem0|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y27_N23
dffeas \main_processor|dat|Data_Mem0|data_out[2] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[2] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux29~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux29~7_combout  = (\main_processor|dat|DATA_MUX0|Mux29~6_combout  & ((\main_processor|dat|DATA_MUX0|Mux29~11_combout ) # ((!\main_processor|dat|DATA_MUX0|Mux16~2_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux29~6_combout 
//  & (((\main_processor|dat|DATA_MUX0|Mux16~2_combout  & \main_processor|dat|Data_Mem0|data_out [2]))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux29~11_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux29~6_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [2]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux29~7 .lut_mask = 16'hBC8C;
defparam \main_processor|dat|DATA_MUX0|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y27_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux29~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux29~9_combout  = (\main_processor|dat|DATA_MUX0|Mux29~7_combout  & ((!\main_processor|control_unit|DATA_Mux [0]) # (!\main_processor|control_unit|DATA_Mux [1])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(gnd),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux29~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux29~9 .lut_mask = 16'h5F00;
defparam \main_processor|dat|DATA_MUX0|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y27_N29
dffeas \main_processor|dat|IR|Q[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|DATA_MUX0|Mux29~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[2] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y24_N5
dffeas \main_processor|dat|PC0|reg0|Q[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[2]~36_combout ),
	.asdata(\main_processor|dat|IR|Q [2]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[2] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux30~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux30~4_combout  = (\main_processor|control_unit|ALU_op [2] & (((\main_processor|control_unit|ALU_op [0])) # (!\main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout ))) # (!\main_processor|control_unit|ALU_op [2] 
// & (((!\main_processor|control_unit|ALU_op [0] & \main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0_combout ))))

	.dataa(\main_processor|dat|ALU0|sub0|stage0|stage0|stage0|Cout~0_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|ALU0|add0|stage0|stage0|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux30~4 .lut_mask = 16'hC7C4;
defparam \main_processor|dat|DATA_MUX0|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux30~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux30~5_combout  = (\main_processor|dat|DATA_MUX0|Mux30~4_combout  & (\main_processor|dat|IM_MUX1a|f[1]~1_combout  $ (((!\main_processor|control_unit|ALU_op [0] & !\main_processor|dat|IM_MUX2a|Mux30~0_combout ))))) # 
// (!\main_processor|dat|DATA_MUX0|Mux30~4_combout  & (\main_processor|dat|IM_MUX2a|Mux30~0_combout  $ (((\main_processor|dat|IM_MUX1a|f[1]~1_combout  & !\main_processor|control_unit|ALU_op [0])))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux30~4_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[1]~1_combout ),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|IM_MUX2a|Mux30~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux30~5 .lut_mask = 16'hD986;
defparam \main_processor|dat|DATA_MUX0|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux30~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux30~2_combout  = (\main_processor|dat|IM_MUX2a|Mux30~0_combout  & ((\main_processor|control_unit|ALU_op [0]) # ((!\main_processor|control_unit|ALU_op [2] & \main_processor|dat|IM_MUX1a|f[1]~1_combout )))) # 
// (!\main_processor|dat|IM_MUX2a|Mux30~0_combout  & (\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2]) # (\main_processor|dat|IM_MUX1a|f[1]~1_combout ))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux30~0_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|dat|IM_MUX1a|f[1]~1_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux30~2 .lut_mask = 16'hF2E0;
defparam \main_processor|dat|DATA_MUX0|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux30~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux30~3_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|DATA_MUX0|Mux30~2_combout  & (\main_processor|dat|IM_MUX1a|f[2]~2_combout )) # (!\main_processor|dat|DATA_MUX0|Mux30~2_combout  & 
// ((\main_processor|dat|IM_MUX1a|f[0]~0_combout ))))) # (!\main_processor|control_unit|ALU_op [2] & (((\main_processor|dat|DATA_MUX0|Mux30~2_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[2]~2_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|DATA_MUX0|Mux30~2_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[0]~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux30~3 .lut_mask = 16'hBCB0;
defparam \main_processor|dat|DATA_MUX0|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux30~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux30~6_combout  = (\main_processor|dat|DATA_MUX0|Mux16~2_combout  & ((\main_processor|dat|DATA_MUX0|Mux30~5_combout ) # ((!\main_processor|control_unit|DATA_Mux [1])))) # (!\main_processor|dat|DATA_MUX0|Mux16~2_combout  & 
// (((\main_processor|dat|DATA_MUX0|Mux30~3_combout  & \main_processor|control_unit|DATA_Mux [1]))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux30~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux16~2_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux30~3_combout ),
	.datad(\main_processor|control_unit|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux30~6 .lut_mask = 16'hB8CC;
defparam \main_processor|dat|DATA_MUX0|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N10
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~1 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~1_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a1  & \main_processor|control_unit|en~combout ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\main_processor|control_unit|en~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~1 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y26_N11
dffeas \main_processor|dat|Data_Mem0|data_out[1] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[1] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y26_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux30~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux30~7_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux30~6_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux30~6_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [1]))) # (!\main_processor|dat|DATA_MUX0|Mux30~6_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux30~6_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [1]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux30~7 .lut_mask = 16'hF4A4;
defparam \main_processor|dat|DATA_MUX0|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N30
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[1]~1 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[1]~1_combout  = (\main_processor|control_unit|A_Mux~combout  & (((\main_processor|dat|IR|Q [1])))) # (!\main_processor|control_unit|A_Mux~combout  & (\main_processor|dat|DATA_MUX0|Mux30~7_combout  & 
// (!\main_processor|dat|DATA_MUX0|Mux16~3_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux30~7_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux16~3_combout ),
	.datad(\main_processor|dat|IR|Q [1]),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[1]~1 .lut_mask = 16'hCE02;
defparam \main_processor|dat|A_Mux0|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N31
dffeas \main_processor|dat|Reg_A|Q[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[1] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N8
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[1]~1 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[1]~1_combout  = (\main_processor|dat|Reg_A|Q [1] & !\main_processor|control_unit|IM_MUX1~combout )

	.dataa(\main_processor|dat|Reg_A|Q [1]),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[1]~1 .lut_mask = 16'h2222;
defparam \main_processor|dat|IM_MUX1a|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux31~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux31~3_combout  = (\main_processor|control_unit|ALU_op [1] & (((\main_processor|dat|DATA_MUX0|Mux31~2_combout )))) # (!\main_processor|control_unit|ALU_op [1] & (((\main_processor|dat|IM_MUX1a|f[1]~1_combout )) # 
// (!\main_processor|control_unit|ALU_op [2])))

	.dataa(\main_processor|control_unit|ALU_op [1]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|DATA_MUX0|Mux31~2_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[1]~1_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux31~3 .lut_mask = 16'hF5B1;
defparam \main_processor|dat|DATA_MUX0|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux31~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux31~8_combout  = (\main_processor|dat|IM_MUX2a|Mux31~0_combout  & ((\main_processor|control_unit|ALU_op [0]) # ((!\main_processor|control_unit|ALU_op [2] & \main_processor|dat|IM_MUX1a|f[0]~0_combout )))) # 
// (!\main_processor|dat|IM_MUX2a|Mux31~0_combout  & (\main_processor|control_unit|ALU_op [0] & ((\main_processor|control_unit|ALU_op [2]) # (\main_processor|dat|IM_MUX1a|f[0]~0_combout ))))

	.dataa(\main_processor|dat|IM_MUX2a|Mux31~0_combout ),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[0]~0_combout ),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux31~8 .lut_mask = 16'hFE20;
defparam \main_processor|dat|DATA_MUX0|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux31~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux31~4_combout  = (\main_processor|dat|DATA_MUX0|Mux31~3_combout  & (!\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|control_unit|ALU_op [1]) # (\main_processor|dat|DATA_MUX0|Mux31~8_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux31~3_combout ),
	.datab(\main_processor|control_unit|ALU_op [1]),
	.datac(\main_processor|dat|DATA_MUX0|Mux31~8_combout ),
	.datad(\main_processor|control_unit|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux31~4 .lut_mask = 16'h00A8;
defparam \main_processor|dat|DATA_MUX0|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N14
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux31~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux31~5_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux31~4_combout ))) # (!\main_processor|control_unit|DATA_Mux [1] & (\main_processor|control_unit|DATA_Mux [0]))

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux31~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux31~5 .lut_mask = 16'hFC30;
defparam \main_processor|dat|DATA_MUX0|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N2
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~0 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~0_combout  = (!\main_processor|control_unit|wen~combout  & (\main_processor|control_unit|en~combout  & \main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\main_processor|control_unit|wen~combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|en~combout ),
	.datad(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~0 .lut_mask = 16'h5000;
defparam \main_processor|dat|Data_Mem0|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y28_N3
dffeas \main_processor|dat|Data_Mem0|data_out[0] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[0] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux31~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux31~6_combout  = (\main_processor|control_unit|DATA_Mux [1] & (\main_processor|dat|DATA_MUX0|Mux31~5_combout )) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|dat|DATA_MUX0|Mux31~5_combout  & 
// ((\main_processor|dat|Data_Mem0|data_out [0]))) # (!\main_processor|dat|DATA_MUX0|Mux31~5_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux31~5_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datad(\main_processor|dat|Data_Mem0|data_out [0]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux31~6 .lut_mask = 16'hDC98;
defparam \main_processor|dat|DATA_MUX0|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y28_N29
dffeas \main_processor|dat|IR|Q[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|DATA_MUX0|Mux31~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[0] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y26_N27
dffeas \main_processor|dat|Reg_B|Q[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|dat|IR|Q [0]),
	.clrn(!\main_processor|control_unit|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_B|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_B|Q[0] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_B|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y28_N16
cycloneive_lcell_comb \main_processor|dat|Reg_Mux0|f[0]~0 (
// Equation(s):
// \main_processor|dat|Reg_Mux0|f[0]~0_combout  = (\main_processor|control_unit|REG_Mux~combout  & (\main_processor|dat|Reg_B|Q [0])) # (!\main_processor|control_unit|REG_Mux~combout  & ((\main_processor|dat|Reg_A|Q [0])))

	.dataa(\main_processor|dat|Reg_B|Q [0]),
	.datab(gnd),
	.datac(\main_processor|control_unit|REG_Mux~combout ),
	.datad(\main_processor|dat|Reg_A|Q [0]),
	.cin(gnd),
	.combout(\main_processor|dat|Reg_Mux0|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Reg_Mux0|f[0]~0 .lut_mask = 16'hAFA0;
defparam \main_processor|dat|Reg_Mux0|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N28
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~28 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~28_combout  = (\main_processor|control_unit|en~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a28  & !\main_processor|control_unit|wen~combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|en~combout ),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\main_processor|control_unit|wen~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~28 .lut_mask = 16'h00C0;
defparam \main_processor|dat|Data_Mem0|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N29
dffeas \main_processor|dat|Data_Mem0|data_out[28] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[28] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N4
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[28]~28 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[28]~28_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & (\main_processor|dat|Data_Mem0|data_out [28])) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux3~11_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datab(\main_processor|dat|Data_Mem0|data_out [28]),
	.datac(\main_processor|control_unit|A_Mux~combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux3~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[28]~28 .lut_mask = 16'h0D08;
defparam \main_processor|dat|A_Mux0|f[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N5
dffeas \main_processor|dat|Reg_A|Q[28] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[28] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N30
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[28]~28 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[28]~28_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [12]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [28]))

	.dataa(\main_processor|dat|Reg_A|Q [28]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [12]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[28]~28 .lut_mask = 16'hF0AA;
defparam \main_processor|dat|IM_MUX1a|f[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~9_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|IM_MUX1a|f[28]~28_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & 
// (((\main_processor|dat|DATA_MUX0|Mux9~4_combout  & \main_processor|dat|IM_MUX1a|f[28]~28_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~9 .lut_mask = 16'hCD05;
defparam \main_processor|dat|DATA_MUX0|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N20
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~6 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~6_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [10])) # (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|Reg_A|Q 
// [26])))))

	.dataa(\main_processor|dat|IR|Q [10]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|Reg_A|Q [26]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~6 .lut_mask = 16'h88C0;
defparam \main_processor|dat|ALU0|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N16
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~7 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~7_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [11]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q 
// [27]))))

	.dataa(\main_processor|dat|Reg_A|Q [27]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IR|Q [11]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~7 .lut_mask = 16'hC088;
defparam \main_processor|dat|ALU0|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~10_combout  & ((\main_processor|dat|ALU0|Mux31~7_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & 
// (\main_processor|dat|ALU0|Mux31~6_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((!\main_processor|dat|DATA_MUX0|Mux9~10_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datab(\main_processor|dat|ALU0|Mux31~6_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datad(\main_processor|dat|ALU0|Mux31~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~4 .lut_mask = 16'hAD0D;
defparam \main_processor|dat|DATA_MUX0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~5_combout  = (\main_processor|dat|DATA_MUX0|Mux4~4_combout  & (\main_processor|dat|IM_MUX1a|f[26]~26_combout )) # (!\main_processor|dat|DATA_MUX0|Mux4~4_combout  & (!\main_processor|dat|IM_MUX1a|f[26]~26_combout  & 
// (!\main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout  & !\main_processor|dat|IM_MUX1a|f[25]~25_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux4~4_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[26]~26_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[25]~25_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~5 .lut_mask = 16'h8889;
defparam \main_processor|dat|DATA_MUX0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N2
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~6_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (\main_processor|dat|DATA_MUX0|Mux4~4_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (\main_processor|dat|DATA_MUX0|Mux4~5_combout  & 
// ((\main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout ) # (!\main_processor|dat|DATA_MUX0|Mux4~4_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux4~4_combout ),
	.datab(\main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~6 .lut_mask = 16'hADA0;
defparam \main_processor|dat|DATA_MUX0|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~7_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (\main_processor|dat|DATA_MUX0|Mux4~6_combout  $ (((!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & \main_processor|dat|IM_MUX1a|f[27]~27_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux4~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~7 .lut_mask = 16'h8A20;
defparam \main_processor|dat|DATA_MUX0|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~10_combout  = (\main_processor|dat|DATA_MUX0|Mux4~9_combout ) # ((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & \main_processor|dat|DATA_MUX0|Mux4~7_combout ))

	.dataa(gnd),
	.datab(\main_processor|dat|DATA_MUX0|Mux4~9_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux4~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~10 .lut_mask = 16'hFCCC;
defparam \main_processor|dat|DATA_MUX0|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~8_combout  = (\main_processor|dat|IM_MUX1a|f[27]~27_combout ) # (\main_processor|dat|DATA_MUX0|Mux9~4_combout  $ (((\main_processor|dat|DATA_MUX0|Mux4~7_combout ) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux4~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~8 .lut_mask = 16'hF3F9;
defparam \main_processor|dat|DATA_MUX0|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~15 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~15_combout  = \main_processor|dat|DATA_MUX0|Mux4~6_combout  $ (((\main_processor|dat|IM_MUX1a|f[27]~27_combout  & ((\main_processor|control_unit|ALU_op [0]) # (!\main_processor|control_unit|ALU_op [1])))))

	.dataa(\main_processor|control_unit|ALU_op [1]),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux4~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~15 .lut_mask = 16'h2FD0;
defparam \main_processor|dat|DATA_MUX0|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~12 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~12_combout  = (\main_processor|dat|IM_MUX1a|f[27]~27_combout ) # ((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & ((!\main_processor|dat|DATA_MUX0|Mux4~15_combout ) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux4~15_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~12 .lut_mask = 16'hDCFC;
defparam \main_processor|dat|DATA_MUX0|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~11_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (((\main_processor|dat|IM_MUX1a|f[27]~27_combout  & !\main_processor|dat|DATA_MUX0|Mux4~15_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout ))) # 
// (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (\main_processor|dat|IM_MUX1a|f[27]~27_combout  & (!\main_processor|dat|DATA_MUX0|Mux9~7_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux4~15_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~11 .lut_mask = 16'h0E8E;
defparam \main_processor|dat|DATA_MUX0|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~13 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~13_combout  = (\main_processor|dat|IM_MUX1a|f[28]~28_combout  & ((\main_processor|dat|DATA_MUX0|Mux4~11_combout ) # (\main_processor|dat|DATA_MUX0|Mux9~4_combout  $ (!\main_processor|dat|DATA_MUX0|Mux4~12_combout )))) # 
// (!\main_processor|dat|IM_MUX1a|f[28]~28_combout  & ((\main_processor|dat|DATA_MUX0|Mux4~12_combout  & ((\main_processor|dat|DATA_MUX0|Mux4~11_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux4~12_combout  & (!\main_processor|dat|DATA_MUX0|Mux9~4_combout 
// ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux4~12_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux4~11_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~13 .lut_mask = 16'hFB83;
defparam \main_processor|dat|DATA_MUX0|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~14 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~14_combout  = (\main_processor|dat|DATA_MUX0|Mux4~13_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [27] & ((\main_processor|dat|DATA_MUX0|Mux4~8_combout ))) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [27] & (\main_processor|dat|DATA_MUX0|Mux4~10_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux4~10_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux4~8_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux4~13_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~14 .lut_mask = 16'hC0A0;
defparam \main_processor|dat|DATA_MUX0|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux4~16 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux4~16_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux4~14_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// ((\main_processor|dat|Data_Mem0|data_out [27]))) # (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|DATA_MUX0|Mux4~14_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|DATA_MUX0|Mux4~14_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [27]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux4~16 .lut_mask = 16'hF4B0;
defparam \main_processor|dat|DATA_MUX0|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N5
dffeas \main_processor|dat|IR|Q[27] (
	.clk(\cpuClk~input_o ),
	.d(gnd),
	.asdata(\main_processor|dat|DATA_MUX0|Mux4~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[27] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N28
cycloneive_lcell_comb \main_processor|control_unit|Equal10~2 (
// Equation(s):
// \main_processor|control_unit|Equal10~2_combout  = (\main_processor|dat|IR|Q [24] & (\main_processor|dat|IR|Q [27] & \main_processor|control_unit|Equal10~0_combout ))

	.dataa(\main_processor|dat|IR|Q [24]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [27]),
	.datad(\main_processor|control_unit|Equal10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal10~2 .lut_mask = 16'hA000;
defparam \main_processor|control_unit|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N2
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[1]~0 (
// Equation(s):
// \main_processor|control_unit|ALU_op[1]~0_combout  = (((\main_processor|control_unit|Equal10~1_combout  & \main_processor|control_unit|Equal14~0_combout )) # (!\main_processor|control_unit|IM_MUX2[1]~3_combout )) # 
// (!\main_processor|control_unit|IM_MUX2[0]~4_combout )

	.dataa(\main_processor|control_unit|Equal10~1_combout ),
	.datab(\main_processor|control_unit|IM_MUX2[0]~4_combout ),
	.datac(\main_processor|control_unit|IM_MUX2[1]~3_combout ),
	.datad(\main_processor|control_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[1]~0 .lut_mask = 16'hBF3F;
defparam \main_processor|control_unit|ALU_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N8
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[1]~1 (
// Equation(s):
// \main_processor|control_unit|ALU_op[1]~1_combout  = (!\main_processor|control_unit|Equal7~4_combout  & (\main_processor|control_unit|ALU_op[1]~0_combout  & ((!\main_processor|control_unit|Equal10~2_combout ) # 
// (!\main_processor|control_unit|Equal10~1_combout ))))

	.dataa(\main_processor|control_unit|Equal7~4_combout ),
	.datab(\main_processor|control_unit|Equal10~1_combout ),
	.datac(\main_processor|control_unit|Equal10~2_combout ),
	.datad(\main_processor|control_unit|ALU_op[1]~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[1]~1 .lut_mask = 16'h1500;
defparam \main_processor|control_unit|ALU_op[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N18
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[1] (
// Equation(s):
// \main_processor|control_unit|ALU_op [1] = (GLOBAL(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ) & (\main_processor|control_unit|ALU_op[1]~1_combout )) # (!GLOBAL(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ) & 
// ((\main_processor|control_unit|ALU_op [1])))

	.dataa(\main_processor|control_unit|ALU_op[1]~1_combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ),
	.datad(\main_processor|control_unit|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[1] .lut_mask = 16'hAFA0;
defparam \main_processor|control_unit|ALU_op[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y25_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~4_combout  = (\main_processor|control_unit|DATA_Mux [1] & (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|control_unit|ALU_op [0] & !\main_processor|control_unit|ALU_op [1])))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|control_unit|ALU_op [0]),
	.datad(\main_processor|control_unit|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~4 .lut_mask = 16'h0020;
defparam \main_processor|dat|DATA_MUX0|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N0
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~5 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~5_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [9]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q 
// [25]))))

	.dataa(\main_processor|dat|Reg_A|Q [25]),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IR|Q [9]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~5 .lut_mask = 16'hC088;
defparam \main_processor|dat|ALU0|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux5~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux5~2_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|ALU0|Mux31~6_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & 
// ((\main_processor|dat|ALU0|Mux31~5_combout ))))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~10_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datab(\main_processor|dat|ALU0|Mux31~6_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datad(\main_processor|dat|ALU0|Mux31~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux5~2 .lut_mask = 16'hDAD0;
defparam \main_processor|dat|DATA_MUX0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux5~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux5~3_combout  = \main_processor|dat|IM_MUX1a|f[26]~26_combout  $ (((\main_processor|dat|DATA_MUX0|Mux5~2_combout  & ((\main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout ) # 
// (\main_processor|dat|IM_MUX1a|f[25]~25_combout )))))

	.dataa(\main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[26]~26_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux5~2_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[25]~25_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux5~3 .lut_mask = 16'h3C6C;
defparam \main_processor|dat|DATA_MUX0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux5~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux5~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((\main_processor|dat|DATA_MUX0|Mux5~2_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (\main_processor|dat|DATA_MUX0|Mux5~3_combout  $ 
// (((\main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout ) # (\main_processor|dat|DATA_MUX0|Mux5~2_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux5~3_combout ),
	.datab(\main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux5~2_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux5~4 .lut_mask = 16'hF056;
defparam \main_processor|dat|DATA_MUX0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux5~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux5~5_combout  = (\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (\main_processor|dat|DATA_MUX0|Mux5~4_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// (((\main_memory|altsyncram_component|auto_generated|q_a [26])) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux5~4_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux5~5 .lut_mask = 16'hD591;
defparam \main_processor|dat|DATA_MUX0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux5~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux5~6_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux5~5_combout  & ((\main_processor|dat|IM_MUX1a|f[26]~26_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux5~5_combout  & 
// (\main_processor|dat|IM_MUX1a|f[27]~27_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((\main_processor|dat|DATA_MUX0|Mux5~5_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[26]~26_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux5~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux5~6 .lut_mask = 16'hF588;
defparam \main_processor|dat|DATA_MUX0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux5~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux5~7_combout  = (\main_processor|control_unit|DATA_Mux [0] & ((\main_processor|control_unit|DATA_Mux [1] & (\main_processor|dat|DATA_MUX0|Mux5~6_combout )) # (!\main_processor|control_unit|DATA_Mux [1] & 
// ((\main_processor|dat|Data_Mem0|data_out [26]))))) # (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|DATA_MUX0|Mux5~6_combout ))

	.dataa(\main_processor|dat|DATA_MUX0|Mux5~6_combout ),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|control_unit|DATA_Mux [1]),
	.datad(\main_processor|dat|Data_Mem0|data_out [26]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux5~7 .lut_mask = 16'hAEA2;
defparam \main_processor|dat|DATA_MUX0|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N7
dffeas \main_processor|dat|IR|Q[26] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|dat|DATA_MUX0|Mux5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[26] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N16
cycloneive_lcell_comb \main_processor|control_unit|Equal20~0 (
// Equation(s):
// \main_processor|control_unit|Equal20~0_combout  = (\main_processor|dat|IR|Q [26] & (!\main_processor|dat|IR|Q [25] & \main_processor|control_unit|Equal14~0_combout ))

	.dataa(gnd),
	.datab(\main_processor|dat|IR|Q [26]),
	.datac(\main_processor|dat|IR|Q [25]),
	.datad(\main_processor|control_unit|Equal14~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal20~0 .lut_mask = 16'h0C00;
defparam \main_processor|control_unit|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N8
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~3 (
// Equation(s):
// \main_processor|control_unit|inc_PC~3_combout  = (\main_processor|control_unit|A_Mux~21_combout  & (!\main_processor|control_unit|Equal20~0_combout  & (!\main_processor|control_unit|Equal23~0_combout  & \main_processor|control_unit|inc_PC~2_combout )))

	.dataa(\main_processor|control_unit|A_Mux~21_combout ),
	.datab(\main_processor|control_unit|Equal20~0_combout ),
	.datac(\main_processor|control_unit|Equal23~0_combout ),
	.datad(\main_processor|control_unit|inc_PC~2_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~3 .lut_mask = 16'h0200;
defparam \main_processor|control_unit|inc_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N12
cycloneive_lcell_comb \main_processor|control_unit|inc_PC~4 (
// Equation(s):
// \main_processor|control_unit|inc_PC~4_combout  = (!\main_processor|reset|Enable_PD~q  & (((!\main_processor|control_unit|present_state.state_2~q ) # (!\main_processor|control_unit|inc_PC~3_combout )) # (!\main_processor|control_unit|IM_MUX2[1]~5_combout 
// )))

	.dataa(\main_processor|control_unit|IM_MUX2[1]~5_combout ),
	.datab(\main_processor|control_unit|inc_PC~3_combout ),
	.datac(\main_processor|reset|Enable_PD~q ),
	.datad(\main_processor|control_unit|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|inc_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~4 .lut_mask = 16'h070F;
defparam \main_processor|control_unit|inc_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \main_processor|control_unit|inc_PC~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|control_unit|inc_PC~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|control_unit|inc_PC~4clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|control_unit|inc_PC~4clkctrl .clock_type = "global clock";
defparam \main_processor|control_unit|inc_PC~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N0
cycloneive_lcell_comb \main_processor|control_unit|ld_IR (
// Equation(s):
// \main_processor|control_unit|ld_IR~combout  = (GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & (!\main_processor|control_unit|present_state.state_0~q )) # (!GLOBAL(\main_processor|control_unit|inc_PC~4clkctrl_outclk ) & 
// ((\main_processor|control_unit|ld_IR~combout )))

	.dataa(gnd),
	.datab(\main_processor|control_unit|present_state.state_0~q ),
	.datac(\main_processor|control_unit|inc_PC~4clkctrl_outclk ),
	.datad(\main_processor|control_unit|ld_IR~combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ld_IR~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ld_IR .lut_mask = 16'h3F30;
defparam \main_processor|control_unit|ld_IR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y28_N10
cycloneive_lcell_comb \main_processor|dat|Data_Mem0|data_out~25 (
// Equation(s):
// \main_processor|dat|Data_Mem0|data_out~25_combout  = (\main_processor|control_unit|en~combout  & (\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a25  & !\main_processor|control_unit|wen~combout ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|en~combout ),
	.datac(\main_processor|dat|Data_Mem0|DATAMEM_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\main_processor|control_unit|wen~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|Data_Mem0|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out~25 .lut_mask = 16'h00C0;
defparam \main_processor|dat|Data_Mem0|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y28_N11
dffeas \main_processor|dat|Data_Mem0|data_out[25] (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|Data_Mem0|data_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Data_Mem0|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Data_Mem0|data_out[25] .is_wysiwyg = "true";
defparam \main_processor|dat|Data_Mem0|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y25_N14
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[25]~25 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[25]~25_combout  = (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux9~8_combout  & ((\main_processor|dat|Data_Mem0|data_out [25]))) # (!\main_processor|dat|DATA_MUX0|Mux9~8_combout  & 
// (\main_processor|dat|DATA_MUX0|Mux6~5_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~8_combout ),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux6~5_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [25]),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[25]~25 .lut_mask = 16'h3210;
defparam \main_processor|dat|A_Mux0|f[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y25_N15
dffeas \main_processor|dat|Reg_A|Q[25] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[25] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N2
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[25]~25 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[25]~25_combout  = (\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [9]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q [25]))

	.dataa(\main_processor|dat|Reg_A|Q [25]),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [9]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[25]~25 .lut_mask = 16'hF0AA;
defparam \main_processor|dat|IM_MUX1a|f[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N16
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux6~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux6~3_combout  = (\main_processor|dat|IM_MUX1a|f[24]~24_combout  & (\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout  & \main_processor|dat|IM_MUX1a|f[23]~23_combout ))

	.dataa(\main_processor|dat|IM_MUX1a|f[24]~24_combout ),
	.datab(gnd),
	.datac(\main_processor|dat|ALU0|add0|stage1|stage1|stage2|Cout~0_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[23]~23_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux6~3 .lut_mask = 16'hA000;
defparam \main_processor|dat|DATA_MUX0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux6~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux6~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (!\main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & 
// ((\main_processor|dat|DATA_MUX0|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datac(\main_processor|dat|ALU0|sub0|stage1|stage2|stage0|Cout~combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux6~3_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux6~4 .lut_mask = 16'h3F0C;
defparam \main_processor|dat|DATA_MUX0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux6~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux6~2_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & ((\main_processor|dat|ALU0|Mux31~5_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|ALU0|Mux31~4_combout ))

	.dataa(gnd),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datac(\main_processor|dat|ALU0|Mux31~4_combout ),
	.datad(\main_processor|dat|ALU0|Mux31~5_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux6~2 .lut_mask = 16'hFC30;
defparam \main_processor|dat|DATA_MUX0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux6~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux6~7_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((!\main_processor|dat|DATA_MUX0|Mux6~2_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (\main_processor|dat|IM_MUX1a|f[25]~25_combout  $ 
// ((!\main_processor|dat|DATA_MUX0|Mux6~4_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[25]~25_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux6~4_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux6~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux6~7 .lut_mask = 16'h21ED;
defparam \main_processor|dat|DATA_MUX0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux6~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux6~8_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (\main_processor|dat|DATA_MUX0|Mux6~7_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// ((!\main_memory|altsyncram_component|auto_generated|q_a [25]))))) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux6~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux6~8 .lut_mask = 16'hD0DA;
defparam \main_processor|dat|DATA_MUX0|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux6~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux6~5_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux6~8_combout  & ((\main_processor|dat|IM_MUX1a|f[26]~26_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux6~8_combout  & 
// (\main_processor|dat|IM_MUX1a|f[25]~25_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((!\main_processor|dat|DATA_MUX0|Mux6~8_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[25]~25_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[26]~26_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux6~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux6~5 .lut_mask = 16'hC0AF;
defparam \main_processor|dat|DATA_MUX0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux6~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux6~6_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux6~5_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// ((\main_processor|dat|Data_Mem0|data_out [25]))) # (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|DATA_MUX0|Mux6~5_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|DATA_MUX0|Mux6~5_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [25]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux6~6 .lut_mask = 16'hF4B0;
defparam \main_processor|dat|DATA_MUX0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N27
dffeas \main_processor|dat|IR|Q[25] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|dat|DATA_MUX0|Mux6~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[25] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N22
cycloneive_lcell_comb \main_processor|control_unit|A_Mux~5 (
// Equation(s):
// \main_processor|control_unit|A_Mux~5_combout  = (\main_processor|dat|IR|Q [26] & (\main_processor|dat|IR|Q [27] $ (((\main_processor|dat|IR|Q [25]) # (\main_processor|dat|IR|Q [24]))))) # (!\main_processor|dat|IR|Q [26] & (((\main_processor|dat|IR|Q [27] 
// & !\main_processor|dat|IR|Q [24]))))

	.dataa(\main_processor|dat|IR|Q [25]),
	.datab(\main_processor|dat|IR|Q [26]),
	.datac(\main_processor|dat|IR|Q [27]),
	.datad(\main_processor|dat|IR|Q [24]),
	.cin(gnd),
	.combout(\main_processor|control_unit|A_Mux~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|A_Mux~5 .lut_mask = 16'h0C78;
defparam \main_processor|control_unit|A_Mux~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N24
cycloneive_lcell_comb \main_processor|control_unit|A_Mux~3 (
// Equation(s):
// \main_processor|control_unit|A_Mux~3_combout  = (\main_processor|dat|IR|Q [31]) # (\main_processor|control_unit|A_Mux~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [31]),
	.datad(\main_processor|control_unit|A_Mux~5_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|A_Mux~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|A_Mux~3 .lut_mask = 16'hFFF0;
defparam \main_processor|control_unit|A_Mux~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N8
cycloneive_lcell_comb \main_processor|control_unit|A_Mux~21 (
// Equation(s):
// \main_processor|control_unit|A_Mux~21_combout  = ((\main_processor|control_unit|A_Mux~3_combout ) # ((!\main_processor|dat|IR|Q [29]) # (!\main_processor|dat|IR|Q [30]))) # (!\main_processor|dat|IR|Q [28])

	.dataa(\main_processor|dat|IR|Q [28]),
	.datab(\main_processor|control_unit|A_Mux~3_combout ),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|dat|IR|Q [29]),
	.cin(gnd),
	.combout(\main_processor|control_unit|A_Mux~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|A_Mux~21 .lut_mask = 16'hDFFF;
defparam \main_processor|control_unit|A_Mux~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N12
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX1~0 (
// Equation(s):
// \main_processor|control_unit|IM_MUX1~0_combout  = (\main_processor|control_unit|A_Mux~18_combout  & (\main_processor|control_unit|inc_PC~0_combout  & ((\main_processor|control_unit|Equal7~4_combout ) # (!\main_processor|control_unit|A_Mux~21_combout ))))

	.dataa(\main_processor|control_unit|Equal7~4_combout ),
	.datab(\main_processor|control_unit|A_Mux~21_combout ),
	.datac(\main_processor|control_unit|A_Mux~18_combout ),
	.datad(\main_processor|control_unit|inc_PC~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX1~0 .lut_mask = 16'hB000;
defparam \main_processor|control_unit|IM_MUX1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \main_processor|control_unit|IM_MUX1~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|control_unit|IM_MUX1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX1~0clkctrl .clock_type = "global clock";
defparam \main_processor|control_unit|IM_MUX1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N14
cycloneive_lcell_comb \main_processor|control_unit|IM_MUX1 (
// Equation(s):
// \main_processor|control_unit|IM_MUX1~combout  = (GLOBAL(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ) & (\main_processor|control_unit|Equal7~4_combout )) # (!GLOBAL(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ) & 
// ((\main_processor|control_unit|IM_MUX1~combout )))

	.dataa(\main_processor|control_unit|Equal7~4_combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|IM_MUX1~combout ),
	.datad(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|IM_MUX1~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|IM_MUX1 .lut_mask = 16'hAAF0;
defparam \main_processor|control_unit|IM_MUX1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N0
cycloneive_lcell_comb \main_processor|dat|IM_MUX1a|f[30]~30 (
// Equation(s):
// \main_processor|dat|IM_MUX1a|f[30]~30_combout  = (\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [14])) # (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|Reg_A|Q [30])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|IM_MUX1~combout ),
	.datac(\main_processor|dat|IR|Q [14]),
	.datad(\main_processor|dat|Reg_A|Q [30]),
	.cin(gnd),
	.combout(\main_processor|dat|IM_MUX1a|f[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|IM_MUX1a|f[30]~30 .lut_mask = 16'hF3C0;
defparam \main_processor|dat|IM_MUX1a|f[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y27_N20
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~8 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~8_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|IR|Q [12]))) # (!\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|Reg_A|Q 
// [28]))))

	.dataa(\main_processor|dat|Reg_A|Q [28]),
	.datab(\main_processor|dat|IR|Q [12]),
	.datac(\main_processor|control_unit|ALU_op [2]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~8 .lut_mask = 16'hC0A0;
defparam \main_processor|dat|ALU0|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux2~2 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux2~2_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|ALU0|Mux31~9_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & ((\main_processor|dat|ALU0|Mux31~8_combout )))

	.dataa(gnd),
	.datab(\main_processor|dat|ALU0|Mux31~9_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datad(\main_processor|dat|ALU0|Mux31~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux2~2 .lut_mask = 16'hCFC0;
defparam \main_processor|dat|DATA_MUX0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux2~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux2~3_combout  = (\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (((!\main_processor|dat|IM_MUX1a|f[28]~28_combout  & !\main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout )))) # 
// (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & (\main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0_combout ))

	.dataa(\main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux2~3 .lut_mask = 16'h0A3A;
defparam \main_processor|dat|DATA_MUX0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux2~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux2~6_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (!\main_processor|dat|DATA_MUX0|Mux2~2_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & ((\main_processor|dat|IM_MUX1a|f[29]~29_combout  $ 
// (!\main_processor|dat|DATA_MUX0|Mux2~3_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux2~2_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[29]~29_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux2~6 .lut_mask = 16'h7447;
defparam \main_processor|dat|DATA_MUX0|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N0
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux2~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux2~7_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (\main_processor|dat|DATA_MUX0|Mux2~6_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// ((!\main_memory|altsyncram_component|auto_generated|q_a [29]))))) # (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (\main_processor|dat|DATA_MUX0|Mux9~7_combout ))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux2~6_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux2~7 .lut_mask = 16'hC4E6;
defparam \main_processor|dat|DATA_MUX0|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N26
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux2~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux2~4_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux2~7_combout  & (\main_processor|dat|IM_MUX1a|f[30]~30_combout )) # (!\main_processor|dat|DATA_MUX0|Mux2~7_combout  & 
// ((\main_processor|dat|IM_MUX1a|f[29]~29_combout ))))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((!\main_processor|dat|DATA_MUX0|Mux2~7_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[30]~30_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[29]~29_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux2~7_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux2~4 .lut_mask = 16'h88F3;
defparam \main_processor|dat|DATA_MUX0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N8
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux2~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux2~5_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux2~4_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// ((\main_processor|dat|Data_Mem0|data_out [29]))) # (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|DATA_MUX0|Mux2~4_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|DATA_MUX0|Mux2~4_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [29]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux2~5 .lut_mask = 16'hF4B0;
defparam \main_processor|dat|DATA_MUX0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N9
dffeas \main_processor|dat|IR|Q[29] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|dat|DATA_MUX0|Mux2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[29] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N14
cycloneive_lcell_comb \main_processor|control_unit|Equal10~0 (
// Equation(s):
// \main_processor|control_unit|Equal10~0_combout  = (\main_processor|dat|IR|Q [28] & (\main_processor|dat|IR|Q [29] & (\main_processor|dat|IR|Q [30] & !\main_processor|dat|IR|Q [31])))

	.dataa(\main_processor|dat|IR|Q [28]),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|dat|IR|Q [31]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal10~0 .lut_mask = 16'h0080;
defparam \main_processor|control_unit|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y23_N16
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[0]~2 (
// Equation(s):
// \main_processor|control_unit|ALU_op[0]~2_combout  = (\main_processor|dat|IR|Q [24] & (((\main_processor|dat|IR|Q [26])))) # (!\main_processor|dat|IR|Q [24] & (\main_processor|dat|IR|Q [27] $ (((\main_processor|dat|IR|Q [25] & \main_processor|dat|IR|Q 
// [26])))))

	.dataa(\main_processor|dat|IR|Q [24]),
	.datab(\main_processor|dat|IR|Q [25]),
	.datac(\main_processor|dat|IR|Q [26]),
	.datad(\main_processor|dat|IR|Q [27]),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[0]~2 .lut_mask = 16'hB5E0;
defparam \main_processor|control_unit|ALU_op[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N28
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[0]~3 (
// Equation(s):
// \main_processor|control_unit|ALU_op[0]~3_combout  = (\main_processor|control_unit|ALU_op[0]~2_combout ) # (!\main_processor|control_unit|Equal10~0_combout )

	.dataa(gnd),
	.datab(\main_processor|control_unit|Equal10~0_combout ),
	.datac(gnd),
	.datad(\main_processor|control_unit|ALU_op[0]~2_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[0]~3 .lut_mask = 16'hFF33;
defparam \main_processor|control_unit|ALU_op[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y26_N6
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[0] (
// Equation(s):
// \main_processor|control_unit|ALU_op [0] = (GLOBAL(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ) & (\main_processor|control_unit|ALU_op[0]~3_combout )) # (!GLOBAL(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ) & 
// ((\main_processor|control_unit|ALU_op [0])))

	.dataa(\main_processor|control_unit|ALU_op[0]~3_combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ),
	.datad(\main_processor|control_unit|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[0] .lut_mask = 16'hAFA0;
defparam \main_processor|control_unit|ALU_op[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N4
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~11 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~11_combout  = (\main_processor|control_unit|ALU_op [2] & ((\main_processor|dat|IM_MUX1a|f[29]~29_combout ) # (!\main_processor|dat|IM_MUX1a|f[28]~28_combout )))

	.dataa(gnd),
	.datab(\main_processor|control_unit|ALU_op [2]),
	.datac(\main_processor|dat|IM_MUX1a|f[29]~29_combout ),
	.datad(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~11 .lut_mask = 16'hC0CC;
defparam \main_processor|dat|ALU0|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N14
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~12 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~12_combout  = (\main_processor|dat|ALU0|Mux31~11_combout  & (!\main_processor|dat|IM_MUX1a|f[30]~30_combout  & (!\main_processor|dat|IM_MUX1a|f[29]~29_combout  & 
// !\main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout ))) # (!\main_processor|dat|ALU0|Mux31~11_combout  & (\main_processor|dat|IM_MUX1a|f[30]~30_combout  & (\main_processor|dat|IM_MUX1a|f[29]~29_combout )))

	.dataa(\main_processor|dat|ALU0|Mux31~11_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[30]~30_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[29]~29_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~12 .lut_mask = 16'h4042;
defparam \main_processor|dat|ALU0|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N4
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux31~13 (
// Equation(s):
// \main_processor|dat|ALU0|Mux31~13_combout  = \main_processor|dat|IM_MUX1a|f[31]~31_combout  $ ((((\main_processor|dat|IM_MUX1a|f[30]~30_combout  & !\main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0_combout )) # 
// (!\main_processor|dat|ALU0|Mux31~12_combout )))

	.dataa(\main_processor|dat|IM_MUX1a|f[30]~30_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[31]~31_combout ),
	.datac(\main_processor|dat|ALU0|Mux31~12_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage1|stage3|stage0|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux31~13 .lut_mask = 16'hC363;
defparam \main_processor|dat|ALU0|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N22
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux0~0 (
// Equation(s):
// \main_processor|dat|ALU0|Mux0~0_combout  = (\main_processor|control_unit|IM_MUX1~combout  & (\main_processor|dat|IR|Q [15])) # (!\main_processor|control_unit|IM_MUX1~combout  & ((\main_processor|dat|Reg_A|Q [31])))

	.dataa(\main_processor|dat|IR|Q [15]),
	.datab(gnd),
	.datac(\main_processor|dat|Reg_A|Q [31]),
	.datad(\main_processor|control_unit|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux0~0 .lut_mask = 16'hAAF0;
defparam \main_processor|dat|ALU0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y28_N28
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux0~1 (
// Equation(s):
// \main_processor|dat|ALU0|Mux0~1_combout  = (\main_processor|control_unit|ALU_op [0] & (\main_processor|dat|ALU0|Mux0~0_combout  & (\main_processor|control_unit|ALU_op [1] $ (!\main_processor|control_unit|ALU_op [2])))) # 
// (!\main_processor|control_unit|ALU_op [0] & (\main_processor|control_unit|ALU_op [1]))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [1]),
	.datac(\main_processor|dat|ALU0|Mux0~0_combout ),
	.datad(\main_processor|control_unit|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux0~1 .lut_mask = 16'hC464;
defparam \main_processor|dat|ALU0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N10
cycloneive_lcell_comb \main_processor|dat|ALU0|Mux0~2 (
// Equation(s):
// \main_processor|dat|ALU0|Mux0~2_combout  = (\main_processor|control_unit|ALU_op [0] & (((\main_processor|dat|ALU0|Mux0~1_combout )))) # (!\main_processor|control_unit|ALU_op [0] & ((\main_processor|dat|ALU0|Mux0~1_combout  & 
// ((!\main_processor|dat|ALU0|Mux31~13_combout ))) # (!\main_processor|dat|ALU0|Mux0~1_combout  & (\main_processor|dat|ALU0|Mux31~10_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|dat|ALU0|Mux31~10_combout ),
	.datac(\main_processor|dat|ALU0|Mux31~13_combout ),
	.datad(\main_processor|dat|ALU0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|ALU0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|ALU0|Mux0~2 .lut_mask = 16'hAF44;
defparam \main_processor|dat|ALU0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N12
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux0~3 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux0~3_combout  = (\main_processor|dat|DATA_MUX0|Mux0~2_combout ) # ((\main_processor|control_unit|DATA_Mux [1] & (!\main_processor|control_unit|DATA_Mux [0] & \main_processor|dat|ALU0|Mux0~2_combout )))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|ALU0|Mux0~2_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux0~3 .lut_mask = 16'hFF20;
defparam \main_processor|dat|DATA_MUX0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N13
dffeas \main_processor|dat|IR|Q[31] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|dat|DATA_MUX0|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[31] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y25_N24
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[0]~7 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[0]~7_combout  = (\main_processor|dat|IR|Q [31] & (!\main_processor|dat|IR|Q [30] & (\main_processor|dat|IR|Q [29] $ (\main_processor|dat|IR|Q [28]))))

	.dataa(\main_processor|dat|IR|Q [31]),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [28]),
	.datad(\main_processor|dat|IR|Q [30]),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[0]~7 .lut_mask = 16'h0028;
defparam \main_processor|control_unit|DATA_Mux[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y28_N24
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[0]~8 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[0]~8_combout  = ((\main_processor|control_unit|present_state.state_1~q  & ((\main_processor|control_unit|DATA_Mux[1]~0_combout ))) # (!\main_processor|control_unit|present_state.state_1~q  & 
// (!\main_processor|control_unit|DATA_Mux[0]~7_combout ))) # (!\main_processor|control_unit|present_state.state_0~q )

	.dataa(\main_processor|control_unit|DATA_Mux[0]~7_combout ),
	.datab(\main_processor|control_unit|present_state.state_0~q ),
	.datac(\main_processor|control_unit|DATA_Mux[1]~0_combout ),
	.datad(\main_processor|control_unit|present_state.state_1~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[0]~8 .lut_mask = 16'hF377;
defparam \main_processor|control_unit|DATA_Mux[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y28_N24
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[0] (
// Equation(s):
// \main_processor|control_unit|DATA_Mux [0] = (GLOBAL(\main_processor|control_unit|DATA_Mux[1]~6clkctrl_outclk ) & (!\main_processor|control_unit|DATA_Mux[0]~8_combout )) # (!GLOBAL(\main_processor|control_unit|DATA_Mux[1]~6clkctrl_outclk ) & 
// ((\main_processor|control_unit|DATA_Mux [0])))

	.dataa(\main_processor|control_unit|DATA_Mux[0]~8_combout ),
	.datab(gnd),
	.datac(\main_processor|control_unit|DATA_Mux[1]~6clkctrl_outclk ),
	.datad(\main_processor|control_unit|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[0] .lut_mask = 16'h5F50;
defparam \main_processor|control_unit|DATA_Mux[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y24_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux7~17 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux7~17_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux7~15_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// ((\main_processor|dat|Data_Mem0|data_out [24]))) # (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|DATA_MUX0|Mux7~15_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|DATA_MUX0|Mux7~15_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [24]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux7~17 .lut_mask = 16'hF4B0;
defparam \main_processor|dat|DATA_MUX0|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y24_N11
dffeas \main_processor|dat|IR|Q[24] (
	.clk(\cpuClk~input_o ),
	.d(gnd),
	.asdata(\main_processor|dat|DATA_MUX0|Mux7~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[24] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N12
cycloneive_lcell_comb \main_processor|control_unit|Equal12~1 (
// Equation(s):
// \main_processor|control_unit|Equal12~1_combout  = (!\main_processor|dat|IR|Q [24] & (!\main_processor|dat|IR|Q [27] & (\main_processor|control_unit|Equal10~1_combout  & \main_processor|control_unit|Equal10~0_combout )))

	.dataa(\main_processor|dat|IR|Q [24]),
	.datab(\main_processor|dat|IR|Q [27]),
	.datac(\main_processor|control_unit|Equal10~1_combout ),
	.datad(\main_processor|control_unit|Equal10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal12~1 .lut_mask = 16'h1000;
defparam \main_processor|control_unit|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N4
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[2]~5 (
// Equation(s):
// \main_processor|control_unit|ALU_op[2]~5_combout  = (!\main_processor|control_unit|Equal7~4_combout  & (((\main_processor|dat|IR|Q [26]) # (!\main_processor|dat|IR|Q [25])) # (!\main_processor|control_unit|Equal14~0_combout )))

	.dataa(\main_processor|control_unit|Equal14~0_combout ),
	.datab(\main_processor|dat|IR|Q [25]),
	.datac(\main_processor|dat|IR|Q [26]),
	.datad(\main_processor|control_unit|Equal7~4_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[2]~5 .lut_mask = 16'h00F7;
defparam \main_processor|control_unit|ALU_op[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N10
cycloneive_lcell_comb \main_processor|control_unit|Equal11~0 (
// Equation(s):
// \main_processor|control_unit|Equal11~0_combout  = (\main_processor|control_unit|Equal10~0_combout  & (\main_processor|dat|IR|Q [27] & !\main_processor|dat|IR|Q [24]))

	.dataa(\main_processor|control_unit|Equal10~0_combout ),
	.datab(gnd),
	.datac(\main_processor|dat|IR|Q [27]),
	.datad(\main_processor|dat|IR|Q [24]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal11~0 .lut_mask = 16'h00A0;
defparam \main_processor|control_unit|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N16
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[2]~4 (
// Equation(s):
// \main_processor|control_unit|ALU_op[2]~4_combout  = (\main_processor|dat|IR|Q [25] & ((\main_processor|dat|IR|Q [26] & ((\main_processor|control_unit|Equal11~0_combout ))) # (!\main_processor|dat|IR|Q [26] & (\main_processor|control_unit|Equal12~0_combout 
// ))))

	.dataa(\main_processor|dat|IR|Q [26]),
	.datab(\main_processor|control_unit|Equal12~0_combout ),
	.datac(\main_processor|control_unit|Equal11~0_combout ),
	.datad(\main_processor|dat|IR|Q [25]),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[2]~4 .lut_mask = 16'hE400;
defparam \main_processor|control_unit|ALU_op[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N24
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[2]~6 (
// Equation(s):
// \main_processor|control_unit|ALU_op[2]~6_combout  = (\main_processor|control_unit|ALU_op[2]~4_combout ) # ((!\main_processor|control_unit|Equal12~1_combout  & (\main_processor|control_unit|ALU_op[2]~5_combout  & 
// \main_processor|control_unit|inc_PC~1_combout )))

	.dataa(\main_processor|control_unit|Equal12~1_combout ),
	.datab(\main_processor|control_unit|ALU_op[2]~5_combout ),
	.datac(\main_processor|control_unit|ALU_op[2]~4_combout ),
	.datad(\main_processor|control_unit|inc_PC~1_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[2]~6 .lut_mask = 16'hF4F0;
defparam \main_processor|control_unit|ALU_op[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N26
cycloneive_lcell_comb \main_processor|control_unit|ALU_op[2] (
// Equation(s):
// \main_processor|control_unit|ALU_op [2] = (GLOBAL(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ) & ((\main_processor|control_unit|ALU_op[2]~6_combout ))) # (!GLOBAL(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ) & 
// (\main_processor|control_unit|ALU_op [2]))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(gnd),
	.datac(\main_processor|control_unit|ALU_op[2]~6_combout ),
	.datad(\main_processor|control_unit|IM_MUX1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|control_unit|ALU_op [2]),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|ALU_op[2] .lut_mask = 16'hF0AA;
defparam \main_processor|control_unit|ALU_op[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N28
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~6_combout  = (\main_processor|control_unit|ALU_op [1]) # (!\main_processor|control_unit|ALU_op [0])

	.dataa(gnd),
	.datab(\main_processor|control_unit|ALU_op [0]),
	.datac(\main_processor|control_unit|ALU_op [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~6 .lut_mask = 16'hF3F3;
defparam \main_processor|dat|DATA_MUX0|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y26_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux9~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux9~7_combout  = (\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|ALU_op [2]) # ((\main_processor|control_unit|DATA_Mux [0]) # (\main_processor|dat|DATA_MUX0|Mux9~6_combout ))))

	.dataa(\main_processor|control_unit|ALU_op [2]),
	.datab(\main_processor|control_unit|DATA_Mux [1]),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux9~7 .lut_mask = 16'hCCC8;
defparam \main_processor|dat|DATA_MUX0|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~5 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~5_combout  = (\main_processor|dat|DATA_MUX0|Mux9~9_combout  & ((\main_processor|dat|DATA_MUX0|Mux9~10_combout  & ((\main_processor|dat|ALU0|Mux31~8_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux9~10_combout  & 
// (\main_processor|dat|ALU0|Mux31~7_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~9_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~10_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datab(\main_processor|dat|ALU0|Mux31~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~10_combout ),
	.datad(\main_processor|dat|ALU0|Mux31~8_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~5 .lut_mask = 16'hF858;
defparam \main_processor|dat|DATA_MUX0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~4 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~4_combout  = (\main_processor|dat|IM_MUX1a|f[27]~27_combout  & (\main_processor|dat|IM_MUX1a|f[26]~26_combout  & \main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout ))

	.dataa(gnd),
	.datab(\main_processor|dat|IM_MUX1a|f[27]~27_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[26]~26_combout ),
	.datad(\main_processor|dat|ALU0|add0|stage1|stage2|stage1|Cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~4 .lut_mask = 16'hC000;
defparam \main_processor|dat|DATA_MUX0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N24
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~6 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~6_combout  = (\main_processor|dat|DATA_MUX0|Mux3~5_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~9_combout ) # (!\main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout )))) # 
// (!\main_processor|dat|DATA_MUX0|Mux3~5_combout  & (\main_processor|dat|DATA_MUX0|Mux3~4_combout  & (!\main_processor|dat|DATA_MUX0|Mux9~9_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux3~5_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux3~4_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~9_combout ),
	.datad(\main_processor|dat|ALU0|sub0|stage1|stage2|stage3|Cout~combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~6 .lut_mask = 16'hA4AE;
defparam \main_processor|dat|DATA_MUX0|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N4
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~7 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~7_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (\main_processor|dat|IM_MUX1a|f[28]~28_combout  $ (\main_processor|dat|DATA_MUX0|Mux3~6_combout )))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(gnd),
	.datac(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~7 .lut_mask = 16'h0AA0;
defparam \main_processor|dat|DATA_MUX0|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y25_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~8 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~8_combout  = (\main_processor|dat|IM_MUX1a|f[28]~28_combout ) # (((\main_processor|dat|DATA_MUX0|Mux9~7_combout  & !\main_processor|dat|DATA_MUX0|Mux3~7_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout ))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux3~7_combout ),
	.datac(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~8 .lut_mask = 16'hF2FF;
defparam \main_processor|dat|DATA_MUX0|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N6
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~12 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~12_combout  = \main_processor|dat|DATA_MUX0|Mux3~6_combout  $ (((\main_processor|dat|IM_MUX1a|f[28]~28_combout  & ((\main_processor|control_unit|ALU_op [0]) # (!\main_processor|control_unit|ALU_op [1])))))

	.dataa(\main_processor|control_unit|ALU_op [0]),
	.datab(\main_processor|control_unit|ALU_op [1]),
	.datac(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux3~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~12 .lut_mask = 16'h4FB0;
defparam \main_processor|dat|DATA_MUX0|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N20
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~9 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~9_combout  = (\main_processor|dat|DATA_MUX0|Mux9~5_combout  & ((\main_processor|dat|IM_MUX1a|f[28]~28_combout  $ (!\main_processor|dat|DATA_MUX0|Mux3~12_combout )) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout ))) # 
// (!\main_processor|dat|DATA_MUX0|Mux9~5_combout  & (((\main_processor|dat|DATA_MUX0|Mux9~7_combout ))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux9~5_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux3~12_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~9 .lut_mask = 16'hDA7A;
defparam \main_processor|dat|DATA_MUX0|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N10
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~10 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~10_combout  = (\main_processor|dat|DATA_MUX0|Mux9~4_combout  & ((\main_processor|dat|DATA_MUX0|Mux3~9_combout  & ((\main_processor|dat|IM_MUX1a|f[29]~29_combout ))) # (!\main_processor|dat|DATA_MUX0|Mux3~9_combout  & 
// (\main_processor|dat|IM_MUX1a|f[28]~28_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~4_combout  & (((!\main_processor|dat|DATA_MUX0|Mux3~9_combout ))))

	.dataa(\main_processor|dat|IM_MUX1a|f[28]~28_combout ),
	.datab(\main_processor|dat|IM_MUX1a|f[29]~29_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux9~4_combout ),
	.datad(\main_processor|dat|DATA_MUX0|Mux3~9_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~10 .lut_mask = 16'hC0AF;
defparam \main_processor|dat|DATA_MUX0|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N18
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~11 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~11_combout  = (\main_processor|dat|DATA_MUX0|Mux9~7_combout  & (((\main_processor|dat|DATA_MUX0|Mux3~10_combout )))) # (!\main_processor|dat|DATA_MUX0|Mux9~7_combout  & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [28] & (\main_processor|dat|DATA_MUX0|Mux3~8_combout )) # (!\main_memory|altsyncram_component|auto_generated|q_a [28] & ((\main_processor|dat|DATA_MUX0|Mux3~10_combout )))))

	.dataa(\main_processor|dat|DATA_MUX0|Mux3~8_combout ),
	.datab(\main_processor|dat|DATA_MUX0|Mux9~7_combout ),
	.datac(\main_processor|dat|DATA_MUX0|Mux3~10_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~11 .lut_mask = 16'hE2F0;
defparam \main_processor|dat|DATA_MUX0|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N22
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux3~13 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux3~13_combout  = (\main_processor|control_unit|DATA_Mux [1] & (\main_processor|dat|DATA_MUX0|Mux3~11_combout )) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// ((\main_processor|dat|Data_Mem0|data_out [28]))) # (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|DATA_MUX0|Mux3~11_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|dat|DATA_MUX0|Mux3~11_combout ),
	.datac(\main_processor|control_unit|DATA_Mux [0]),
	.datad(\main_processor|dat|Data_Mem0|data_out [28]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux3~13 .lut_mask = 16'hDC8C;
defparam \main_processor|dat|DATA_MUX0|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N23
dffeas \main_processor|dat|IR|Q[28] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|dat|DATA_MUX0|Mux3~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[28] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y24_N10
cycloneive_lcell_comb \main_processor|control_unit|Equal7~4 (
// Equation(s):
// \main_processor|control_unit|Equal7~4_combout  = (!\main_processor|dat|IR|Q [28] & (!\main_processor|dat|IR|Q [31] & (\main_processor|dat|IR|Q [30] & !\main_processor|dat|IR|Q [29])))

	.dataa(\main_processor|dat|IR|Q [28]),
	.datab(\main_processor|dat|IR|Q [31]),
	.datac(\main_processor|dat|IR|Q [30]),
	.datad(\main_processor|dat|IR|Q [29]),
	.cin(gnd),
	.combout(\main_processor|control_unit|Equal7~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|Equal7~4 .lut_mask = 16'h0010;
defparam \main_processor|control_unit|Equal7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N6
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[1]~4 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[1]~4_combout  = ((\main_processor|control_unit|inc_PC~0_combout  & ((\main_processor|control_unit|Equal7~4_combout ) # (!\main_processor|control_unit|A_Mux~21_combout )))) # 
// (!\main_processor|control_unit|A_Mux~22_combout )

	.dataa(\main_processor|control_unit|Equal7~4_combout ),
	.datab(\main_processor|control_unit|A_Mux~22_combout ),
	.datac(\main_processor|control_unit|inc_PC~0_combout ),
	.datad(\main_processor|control_unit|A_Mux~21_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1]~4 .lut_mask = 16'hB3F3;
defparam \main_processor|control_unit|DATA_Mux[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N26
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[1]~5 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[1]~5_combout  = (!\main_processor|control_unit|present_state.state_1~q  & (\main_processor|control_unit|wen~4_combout  & \main_processor|control_unit|present_state.state_2~q ))

	.dataa(gnd),
	.datab(\main_processor|control_unit|present_state.state_1~q ),
	.datac(\main_processor|control_unit|wen~4_combout ),
	.datad(\main_processor|control_unit|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1]~5 .lut_mask = 16'h3000;
defparam \main_processor|control_unit|DATA_Mux[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N18
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[1]~2 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[1]~2_combout  = (!\main_processor|dat|IR|Q [30] & (\main_processor|dat|IR|Q [29] $ (((\main_processor|dat|IR|Q [28] & \main_processor|dat|IR|Q [31])))))

	.dataa(\main_processor|dat|IR|Q [30]),
	.datab(\main_processor|dat|IR|Q [29]),
	.datac(\main_processor|dat|IR|Q [28]),
	.datad(\main_processor|dat|IR|Q [31]),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1]~2 .lut_mask = 16'h1444;
defparam \main_processor|control_unit|DATA_Mux[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N2
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[1]~3 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[1]~3_combout  = ((\main_processor|control_unit|DATA_Mux[1]~2_combout  & \main_processor|control_unit|present_state.state_1~q )) # (!\main_processor|control_unit|present_state.state_0~q )

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux[1]~2_combout ),
	.datac(\main_processor|control_unit|present_state.state_0~q ),
	.datad(\main_processor|control_unit|present_state.state_1~q ),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1]~3 .lut_mask = 16'hCF0F;
defparam \main_processor|control_unit|DATA_Mux[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N14
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[1]~6 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[1]~6_combout  = (!\main_processor|reset|Enable_PD~q  & ((\main_processor|control_unit|DATA_Mux[1]~3_combout ) # ((\main_processor|control_unit|DATA_Mux[1]~4_combout  & 
// \main_processor|control_unit|DATA_Mux[1]~5_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux[1]~4_combout ),
	.datab(\main_processor|reset|Enable_PD~q ),
	.datac(\main_processor|control_unit|DATA_Mux[1]~5_combout ),
	.datad(\main_processor|control_unit|DATA_Mux[1]~3_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1]~6 .lut_mask = 16'h3320;
defparam \main_processor|control_unit|DATA_Mux[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \main_processor|control_unit|DATA_Mux[1]~6clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|control_unit|DATA_Mux[1]~6_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|control_unit|DATA_Mux[1]~6clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1]~6clkctrl .clock_type = "global clock";
defparam \main_processor|control_unit|DATA_Mux[1]~6clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N4
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[1]~1 (
// Equation(s):
// \main_processor|control_unit|DATA_Mux[1]~1_combout  = (\main_processor|control_unit|Equal7~1_combout ) # ((\main_processor|control_unit|Equal7~0_combout ) # ((\main_processor|control_unit|DATA_Mux[1]~0_combout ) # 
// (!\main_processor|control_unit|present_state.state_2~q )))

	.dataa(\main_processor|control_unit|Equal7~1_combout ),
	.datab(\main_processor|control_unit|Equal7~0_combout ),
	.datac(\main_processor|control_unit|present_state.state_2~q ),
	.datad(\main_processor|control_unit|DATA_Mux[1]~0_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1]~1 .lut_mask = 16'hFFEF;
defparam \main_processor|control_unit|DATA_Mux[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y25_N10
cycloneive_lcell_comb \main_processor|control_unit|DATA_Mux[1] (
// Equation(s):
// \main_processor|control_unit|DATA_Mux [1] = (GLOBAL(\main_processor|control_unit|DATA_Mux[1]~6clkctrl_outclk ) & (!\main_processor|control_unit|DATA_Mux[1]~1_combout )) # (!GLOBAL(\main_processor|control_unit|DATA_Mux[1]~6clkctrl_outclk ) & 
// ((\main_processor|control_unit|DATA_Mux [1])))

	.dataa(gnd),
	.datab(\main_processor|control_unit|DATA_Mux[1]~6clkctrl_outclk ),
	.datac(\main_processor|control_unit|DATA_Mux[1]~1_combout ),
	.datad(\main_processor|control_unit|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|control_unit|DATA_Mux [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|DATA_Mux[1] .lut_mask = 16'h3F0C;
defparam \main_processor|control_unit|DATA_Mux[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y24_N30
cycloneive_lcell_comb \main_processor|dat|DATA_MUX0|Mux1~14 (
// Equation(s):
// \main_processor|dat|DATA_MUX0|Mux1~14_combout  = (\main_processor|control_unit|DATA_Mux [1] & (((\main_processor|dat|DATA_MUX0|Mux1~11_combout )))) # (!\main_processor|control_unit|DATA_Mux [1] & ((\main_processor|control_unit|DATA_Mux [0] & 
// ((\main_processor|dat|Data_Mem0|data_out [30]))) # (!\main_processor|control_unit|DATA_Mux [0] & (\main_processor|dat|DATA_MUX0|Mux1~11_combout ))))

	.dataa(\main_processor|control_unit|DATA_Mux [1]),
	.datab(\main_processor|control_unit|DATA_Mux [0]),
	.datac(\main_processor|dat|DATA_MUX0|Mux1~11_combout ),
	.datad(\main_processor|dat|Data_Mem0|data_out [30]),
	.cin(gnd),
	.combout(\main_processor|dat|DATA_MUX0|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|DATA_MUX0|Mux1~14 .lut_mask = 16'hF4B0;
defparam \main_processor|dat|DATA_MUX0|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y24_N31
dffeas \main_processor|dat|IR|Q[30] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|dat|DATA_MUX0|Mux1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[30] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N8
cycloneive_lcell_comb \main_processor|control_unit|wen~4 (
// Equation(s):
// \main_processor|control_unit|wen~4_combout  = (\main_processor|dat|IR|Q [30] & ((\main_processor|dat|IR|Q [31]) # (\main_processor|dat|IR|Q [28] $ (!\main_processor|dat|IR|Q [29])))) # (!\main_processor|dat|IR|Q [30] & (((\main_processor|dat|IR|Q [28]) # 
// (\main_processor|dat|IR|Q [29])) # (!\main_processor|dat|IR|Q [31])))

	.dataa(\main_processor|dat|IR|Q [30]),
	.datab(\main_processor|dat|IR|Q [31]),
	.datac(\main_processor|dat|IR|Q [28]),
	.datad(\main_processor|dat|IR|Q [29]),
	.cin(gnd),
	.combout(\main_processor|control_unit|wen~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|wen~4 .lut_mask = 16'hFDDB;
defparam \main_processor|control_unit|wen~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N20
cycloneive_lcell_comb \main_processor|control_unit|A_Mux~18 (
// Equation(s):
// \main_processor|control_unit|A_Mux~18_combout  = (\main_processor|control_unit|wen~4_combout  & (!\main_processor|reset|Enable_PD~q  & (\main_processor|control_unit|present_state.state_2~q  & \main_processor|control_unit|A_Mux~22_combout )))

	.dataa(\main_processor|control_unit|wen~4_combout ),
	.datab(\main_processor|reset|Enable_PD~q ),
	.datac(\main_processor|control_unit|present_state.state_2~q ),
	.datad(\main_processor|control_unit|A_Mux~22_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|A_Mux~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|A_Mux~18 .lut_mask = 16'h2000;
defparam \main_processor|control_unit|A_Mux~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y24_N28
cycloneive_lcell_comb \main_processor|control_unit|A_Mux~19 (
// Equation(s):
// \main_processor|control_unit|A_Mux~19_combout  = (\main_processor|control_unit|Equal7~2_combout ) # ((!\main_processor|control_unit|Equal7~3_combout  & ((\main_processor|control_unit|Equal7~4_combout ) # (!\main_processor|control_unit|A_Mux~21_combout 
// ))))

	.dataa(\main_processor|control_unit|Equal7~4_combout ),
	.datab(\main_processor|control_unit|Equal7~2_combout ),
	.datac(\main_processor|control_unit|Equal7~3_combout ),
	.datad(\main_processor|control_unit|A_Mux~21_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|A_Mux~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|A_Mux~19 .lut_mask = 16'hCECF;
defparam \main_processor|control_unit|A_Mux~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N30
cycloneive_lcell_comb \main_processor|control_unit|A_Mux~20 (
// Equation(s):
// \main_processor|control_unit|A_Mux~20_combout  = (\main_processor|control_unit|A_Mux~18_combout  & \main_processor|control_unit|A_Mux~19_combout )

	.dataa(\main_processor|control_unit|A_Mux~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|control_unit|A_Mux~19_combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|A_Mux~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|A_Mux~20 .lut_mask = 16'hAA00;
defparam \main_processor|control_unit|A_Mux~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y24_N28
cycloneive_lcell_comb \main_processor|control_unit|A_Mux (
// Equation(s):
// \main_processor|control_unit|A_Mux~combout  = (\main_processor|control_unit|A_Mux~20_combout  & (\main_processor|control_unit|Equal7~2_combout )) # (!\main_processor|control_unit|A_Mux~20_combout  & ((\main_processor|control_unit|A_Mux~combout )))

	.dataa(gnd),
	.datab(\main_processor|control_unit|A_Mux~20_combout ),
	.datac(\main_processor|control_unit|Equal7~2_combout ),
	.datad(\main_processor|control_unit|A_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|control_unit|A_Mux~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|control_unit|A_Mux .lut_mask = 16'hF3C0;
defparam \main_processor|control_unit|A_Mux .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y26_N12
cycloneive_lcell_comb \main_processor|dat|A_Mux0|f[0]~0 (
// Equation(s):
// \main_processor|dat|A_Mux0|f[0]~0_combout  = (\main_processor|control_unit|A_Mux~combout  & (\main_processor|dat|IR|Q [0])) # (!\main_processor|control_unit|A_Mux~combout  & ((\main_processor|dat|DATA_MUX0|Mux31~6_combout )))

	.dataa(gnd),
	.datab(\main_processor|control_unit|A_Mux~combout ),
	.datac(\main_processor|dat|IR|Q [0]),
	.datad(\main_processor|dat|DATA_MUX0|Mux31~6_combout ),
	.cin(gnd),
	.combout(\main_processor|dat|A_Mux0|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|A_Mux0|f[0]~0 .lut_mask = 16'hF3C0;
defparam \main_processor|dat|A_Mux0|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y26_N13
dffeas \main_processor|dat|Reg_A|Q[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|A_Mux0|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|control_unit|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|Reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|Reg_A|Q[0] .is_wysiwyg = "true";
defparam \main_processor|dat|Reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y25_N19
dffeas \main_processor|dat|IR|Q[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[16] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y28_N5
dffeas \main_processor|dat|IR|Q[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux14~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[17] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N23
dffeas \main_processor|dat|IR|Q[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[18] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y27_N25
dffeas \main_processor|dat|IR|Q[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux12~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[19] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y28_N31
dffeas \main_processor|dat|IR|Q[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux11~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[20] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y26_N23
dffeas \main_processor|dat|IR|Q[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux10~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[21] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y25_N21
dffeas \main_processor|dat|IR|Q[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux9~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[22] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y25_N13
dffeas \main_processor|dat|IR|Q[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|DATA_MUX0|Mux8~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|control_unit|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|IR|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|IR|Q[23] .is_wysiwyg = "true";
defparam \main_processor|dat|IR|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N12
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[6]~44 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[6]~44_combout  = (\main_processor|dat|PC0|reg0|Q [6] & (\main_processor|dat|PC0|reg0|Q[5]~43  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [6] & (!\main_processor|dat|PC0|reg0|Q[5]~43  & VCC))
// \main_processor|dat|PC0|reg0|Q[6]~45  = CARRY((\main_processor|dat|PC0|reg0|Q [6] & !\main_processor|dat|PC0|reg0|Q[5]~43 ))

	.dataa(\main_processor|dat|PC0|reg0|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[5]~43 ),
	.combout(\main_processor|dat|PC0|reg0|Q[6]~44_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[6]~45 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[6]~44 .lut_mask = 16'hA50A;
defparam \main_processor|dat|PC0|reg0|Q[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N13
dffeas \main_processor|dat|PC0|reg0|Q[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[6]~44_combout ),
	.asdata(\main_processor|dat|IR|Q [6]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[6] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N14
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[7]~46 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[7]~46_combout  = (\main_processor|dat|PC0|reg0|Q [7] & (!\main_processor|dat|PC0|reg0|Q[6]~45 )) # (!\main_processor|dat|PC0|reg0|Q [7] & ((\main_processor|dat|PC0|reg0|Q[6]~45 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[7]~47  = CARRY((!\main_processor|dat|PC0|reg0|Q[6]~45 ) # (!\main_processor|dat|PC0|reg0|Q [7]))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[6]~45 ),
	.combout(\main_processor|dat|PC0|reg0|Q[7]~46_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[7]~47 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[7]~46 .lut_mask = 16'h3C3F;
defparam \main_processor|dat|PC0|reg0|Q[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N15
dffeas \main_processor|dat|PC0|reg0|Q[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[7]~46_combout ),
	.asdata(\main_processor|dat|IR|Q [7]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[7] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N16
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[8]~48 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[8]~48_combout  = (\main_processor|dat|PC0|reg0|Q [8] & (\main_processor|dat|PC0|reg0|Q[7]~47  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [8] & (!\main_processor|dat|PC0|reg0|Q[7]~47  & VCC))
// \main_processor|dat|PC0|reg0|Q[8]~49  = CARRY((\main_processor|dat|PC0|reg0|Q [8] & !\main_processor|dat|PC0|reg0|Q[7]~47 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[7]~47 ),
	.combout(\main_processor|dat|PC0|reg0|Q[8]~48_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[8]~49 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[8]~48 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N17
dffeas \main_processor|dat|PC0|reg0|Q[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[8]~48_combout ),
	.asdata(\main_processor|dat|IR|Q [8]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[8] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N18
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[9]~50 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[9]~50_combout  = (\main_processor|dat|PC0|reg0|Q [9] & (!\main_processor|dat|PC0|reg0|Q[8]~49 )) # (!\main_processor|dat|PC0|reg0|Q [9] & ((\main_processor|dat|PC0|reg0|Q[8]~49 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[9]~51  = CARRY((!\main_processor|dat|PC0|reg0|Q[8]~49 ) # (!\main_processor|dat|PC0|reg0|Q [9]))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[8]~49 ),
	.combout(\main_processor|dat|PC0|reg0|Q[9]~50_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[9]~51 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[9]~50 .lut_mask = 16'h3C3F;
defparam \main_processor|dat|PC0|reg0|Q[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N19
dffeas \main_processor|dat|PC0|reg0|Q[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[9]~50_combout ),
	.asdata(\main_processor|dat|IR|Q [9]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[9] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N20
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[10]~52 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[10]~52_combout  = (\main_processor|dat|PC0|reg0|Q [10] & (\main_processor|dat|PC0|reg0|Q[9]~51  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [10] & (!\main_processor|dat|PC0|reg0|Q[9]~51  & VCC))
// \main_processor|dat|PC0|reg0|Q[10]~53  = CARRY((\main_processor|dat|PC0|reg0|Q [10] & !\main_processor|dat|PC0|reg0|Q[9]~51 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[9]~51 ),
	.combout(\main_processor|dat|PC0|reg0|Q[10]~52_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[10]~53 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[10]~52 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N21
dffeas \main_processor|dat|PC0|reg0|Q[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[10]~52_combout ),
	.asdata(\main_processor|dat|IR|Q [10]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[10] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N22
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[11]~54 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[11]~54_combout  = (\main_processor|dat|PC0|reg0|Q [11] & (!\main_processor|dat|PC0|reg0|Q[10]~53 )) # (!\main_processor|dat|PC0|reg0|Q [11] & ((\main_processor|dat|PC0|reg0|Q[10]~53 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[11]~55  = CARRY((!\main_processor|dat|PC0|reg0|Q[10]~53 ) # (!\main_processor|dat|PC0|reg0|Q [11]))

	.dataa(\main_processor|dat|PC0|reg0|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[10]~53 ),
	.combout(\main_processor|dat|PC0|reg0|Q[11]~54_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[11]~55 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[11]~54 .lut_mask = 16'h5A5F;
defparam \main_processor|dat|PC0|reg0|Q[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N23
dffeas \main_processor|dat|PC0|reg0|Q[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[11]~54_combout ),
	.asdata(\main_processor|dat|IR|Q [11]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[11] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N24
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[12]~56 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[12]~56_combout  = (\main_processor|dat|PC0|reg0|Q [12] & (\main_processor|dat|PC0|reg0|Q[11]~55  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [12] & (!\main_processor|dat|PC0|reg0|Q[11]~55  & VCC))
// \main_processor|dat|PC0|reg0|Q[12]~57  = CARRY((\main_processor|dat|PC0|reg0|Q [12] & !\main_processor|dat|PC0|reg0|Q[11]~55 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[11]~55 ),
	.combout(\main_processor|dat|PC0|reg0|Q[12]~56_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[12]~57 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[12]~56 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N25
dffeas \main_processor|dat|PC0|reg0|Q[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[12]~56_combout ),
	.asdata(\main_processor|dat|IR|Q [12]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[12] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N26
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[13]~58 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[13]~58_combout  = (\main_processor|dat|PC0|reg0|Q [13] & (!\main_processor|dat|PC0|reg0|Q[12]~57 )) # (!\main_processor|dat|PC0|reg0|Q [13] & ((\main_processor|dat|PC0|reg0|Q[12]~57 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[13]~59  = CARRY((!\main_processor|dat|PC0|reg0|Q[12]~57 ) # (!\main_processor|dat|PC0|reg0|Q [13]))

	.dataa(\main_processor|dat|PC0|reg0|Q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[12]~57 ),
	.combout(\main_processor|dat|PC0|reg0|Q[13]~58_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[13]~59 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[13]~58 .lut_mask = 16'h5A5F;
defparam \main_processor|dat|PC0|reg0|Q[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N27
dffeas \main_processor|dat|PC0|reg0|Q[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[13]~58_combout ),
	.asdata(\main_processor|dat|IR|Q [13]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[13] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N28
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[14]~60 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[14]~60_combout  = (\main_processor|dat|PC0|reg0|Q [14] & (\main_processor|dat|PC0|reg0|Q[13]~59  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [14] & (!\main_processor|dat|PC0|reg0|Q[13]~59  & VCC))
// \main_processor|dat|PC0|reg0|Q[14]~61  = CARRY((\main_processor|dat|PC0|reg0|Q [14] & !\main_processor|dat|PC0|reg0|Q[13]~59 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[13]~59 ),
	.combout(\main_processor|dat|PC0|reg0|Q[14]~60_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[14]~61 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[14]~60 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N29
dffeas \main_processor|dat|PC0|reg0|Q[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[14]~60_combout ),
	.asdata(\main_processor|dat|IR|Q [14]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[14] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y24_N30
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[15]~62 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[15]~62_combout  = (\main_processor|dat|PC0|reg0|Q [15] & (!\main_processor|dat|PC0|reg0|Q[14]~61 )) # (!\main_processor|dat|PC0|reg0|Q [15] & ((\main_processor|dat|PC0|reg0|Q[14]~61 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[15]~63  = CARRY((!\main_processor|dat|PC0|reg0|Q[14]~61 ) # (!\main_processor|dat|PC0|reg0|Q [15]))

	.dataa(\main_processor|dat|PC0|reg0|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[14]~61 ),
	.combout(\main_processor|dat|PC0|reg0|Q[15]~62_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[15]~63 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[15]~62 .lut_mask = 16'h5A5F;
defparam \main_processor|dat|PC0|reg0|Q[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y24_N31
dffeas \main_processor|dat|PC0|reg0|Q[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[15]~62_combout ),
	.asdata(\main_processor|dat|IR|Q [15]),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[15] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N0
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[16]~64 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[16]~64_combout  = (\main_processor|dat|PC0|reg0|Q [16] & (\main_processor|dat|PC0|reg0|Q[15]~63  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [16] & (!\main_processor|dat|PC0|reg0|Q[15]~63  & VCC))
// \main_processor|dat|PC0|reg0|Q[16]~65  = CARRY((\main_processor|dat|PC0|reg0|Q [16] & !\main_processor|dat|PC0|reg0|Q[15]~63 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[15]~63 ),
	.combout(\main_processor|dat|PC0|reg0|Q[16]~64_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[16]~65 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[16]~64 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y23_N18
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y23_N1
dffeas \main_processor|dat|PC0|reg0|Q[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[16]~64_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[16] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N2
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[17]~66 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[17]~66_combout  = (\main_processor|dat|PC0|reg0|Q [17] & (!\main_processor|dat|PC0|reg0|Q[16]~65 )) # (!\main_processor|dat|PC0|reg0|Q [17] & ((\main_processor|dat|PC0|reg0|Q[16]~65 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[17]~67  = CARRY((!\main_processor|dat|PC0|reg0|Q[16]~65 ) # (!\main_processor|dat|PC0|reg0|Q [17]))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[16]~65 ),
	.combout(\main_processor|dat|PC0|reg0|Q[17]~66_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[17]~67 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[17]~66 .lut_mask = 16'h3C3F;
defparam \main_processor|dat|PC0|reg0|Q[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N3
dffeas \main_processor|dat|PC0|reg0|Q[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[17]~66_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[17] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N4
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[18]~68 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[18]~68_combout  = (\main_processor|dat|PC0|reg0|Q [18] & (\main_processor|dat|PC0|reg0|Q[17]~67  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [18] & (!\main_processor|dat|PC0|reg0|Q[17]~67  & VCC))
// \main_processor|dat|PC0|reg0|Q[18]~69  = CARRY((\main_processor|dat|PC0|reg0|Q [18] & !\main_processor|dat|PC0|reg0|Q[17]~67 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[17]~67 ),
	.combout(\main_processor|dat|PC0|reg0|Q[18]~68_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[18]~69 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[18]~68 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N5
dffeas \main_processor|dat|PC0|reg0|Q[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[18]~68_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[18] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N6
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[19]~70 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[19]~70_combout  = (\main_processor|dat|PC0|reg0|Q [19] & (!\main_processor|dat|PC0|reg0|Q[18]~69 )) # (!\main_processor|dat|PC0|reg0|Q [19] & ((\main_processor|dat|PC0|reg0|Q[18]~69 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[19]~71  = CARRY((!\main_processor|dat|PC0|reg0|Q[18]~69 ) # (!\main_processor|dat|PC0|reg0|Q [19]))

	.dataa(\main_processor|dat|PC0|reg0|Q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[18]~69 ),
	.combout(\main_processor|dat|PC0|reg0|Q[19]~70_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[19]~71 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[19]~70 .lut_mask = 16'h5A5F;
defparam \main_processor|dat|PC0|reg0|Q[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N7
dffeas \main_processor|dat|PC0|reg0|Q[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[19]~70_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[19] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N8
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[20]~72 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[20]~72_combout  = (\main_processor|dat|PC0|reg0|Q [20] & (\main_processor|dat|PC0|reg0|Q[19]~71  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [20] & (!\main_processor|dat|PC0|reg0|Q[19]~71  & VCC))
// \main_processor|dat|PC0|reg0|Q[20]~73  = CARRY((\main_processor|dat|PC0|reg0|Q [20] & !\main_processor|dat|PC0|reg0|Q[19]~71 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[19]~71 ),
	.combout(\main_processor|dat|PC0|reg0|Q[20]~72_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[20]~73 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[20]~72 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N9
dffeas \main_processor|dat|PC0|reg0|Q[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[20]~72_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[20] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N10
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[21]~74 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[21]~74_combout  = (\main_processor|dat|PC0|reg0|Q [21] & (!\main_processor|dat|PC0|reg0|Q[20]~73 )) # (!\main_processor|dat|PC0|reg0|Q [21] & ((\main_processor|dat|PC0|reg0|Q[20]~73 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[21]~75  = CARRY((!\main_processor|dat|PC0|reg0|Q[20]~73 ) # (!\main_processor|dat|PC0|reg0|Q [21]))

	.dataa(\main_processor|dat|PC0|reg0|Q [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[20]~73 ),
	.combout(\main_processor|dat|PC0|reg0|Q[21]~74_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[21]~75 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[21]~74 .lut_mask = 16'h5A5F;
defparam \main_processor|dat|PC0|reg0|Q[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N11
dffeas \main_processor|dat|PC0|reg0|Q[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[21]~74_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[21] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N12
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[22]~76 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[22]~76_combout  = (\main_processor|dat|PC0|reg0|Q [22] & (\main_processor|dat|PC0|reg0|Q[21]~75  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [22] & (!\main_processor|dat|PC0|reg0|Q[21]~75  & VCC))
// \main_processor|dat|PC0|reg0|Q[22]~77  = CARRY((\main_processor|dat|PC0|reg0|Q [22] & !\main_processor|dat|PC0|reg0|Q[21]~75 ))

	.dataa(\main_processor|dat|PC0|reg0|Q [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[21]~75 ),
	.combout(\main_processor|dat|PC0|reg0|Q[22]~76_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[22]~77 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[22]~76 .lut_mask = 16'hA50A;
defparam \main_processor|dat|PC0|reg0|Q[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N13
dffeas \main_processor|dat|PC0|reg0|Q[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[22]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[22] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N14
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[23]~78 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[23]~78_combout  = (\main_processor|dat|PC0|reg0|Q [23] & (!\main_processor|dat|PC0|reg0|Q[22]~77 )) # (!\main_processor|dat|PC0|reg0|Q [23] & ((\main_processor|dat|PC0|reg0|Q[22]~77 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[23]~79  = CARRY((!\main_processor|dat|PC0|reg0|Q[22]~77 ) # (!\main_processor|dat|PC0|reg0|Q [23]))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[22]~77 ),
	.combout(\main_processor|dat|PC0|reg0|Q[23]~78_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[23]~79 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[23]~78 .lut_mask = 16'h3C3F;
defparam \main_processor|dat|PC0|reg0|Q[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N15
dffeas \main_processor|dat|PC0|reg0|Q[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[23]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[23] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N16
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[24]~80 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[24]~80_combout  = (\main_processor|dat|PC0|reg0|Q [24] & (\main_processor|dat|PC0|reg0|Q[23]~79  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [24] & (!\main_processor|dat|PC0|reg0|Q[23]~79  & VCC))
// \main_processor|dat|PC0|reg0|Q[24]~81  = CARRY((\main_processor|dat|PC0|reg0|Q [24] & !\main_processor|dat|PC0|reg0|Q[23]~79 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[23]~79 ),
	.combout(\main_processor|dat|PC0|reg0|Q[24]~80_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[24]~81 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[24]~80 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N17
dffeas \main_processor|dat|PC0|reg0|Q[24] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[24]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[24] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N18
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[25]~82 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[25]~82_combout  = (\main_processor|dat|PC0|reg0|Q [25] & (!\main_processor|dat|PC0|reg0|Q[24]~81 )) # (!\main_processor|dat|PC0|reg0|Q [25] & ((\main_processor|dat|PC0|reg0|Q[24]~81 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[25]~83  = CARRY((!\main_processor|dat|PC0|reg0|Q[24]~81 ) # (!\main_processor|dat|PC0|reg0|Q [25]))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[24]~81 ),
	.combout(\main_processor|dat|PC0|reg0|Q[25]~82_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[25]~83 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[25]~82 .lut_mask = 16'h3C3F;
defparam \main_processor|dat|PC0|reg0|Q[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N19
dffeas \main_processor|dat|PC0|reg0|Q[25] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[25]~82_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[25] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N20
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[26]~84 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[26]~84_combout  = (\main_processor|dat|PC0|reg0|Q [26] & (\main_processor|dat|PC0|reg0|Q[25]~83  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [26] & (!\main_processor|dat|PC0|reg0|Q[25]~83  & VCC))
// \main_processor|dat|PC0|reg0|Q[26]~85  = CARRY((\main_processor|dat|PC0|reg0|Q [26] & !\main_processor|dat|PC0|reg0|Q[25]~83 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[25]~83 ),
	.combout(\main_processor|dat|PC0|reg0|Q[26]~84_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[26]~85 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[26]~84 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N21
dffeas \main_processor|dat|PC0|reg0|Q[26] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[26]~84_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[26] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N22
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[27]~86 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[27]~86_combout  = (\main_processor|dat|PC0|reg0|Q [27] & (!\main_processor|dat|PC0|reg0|Q[26]~85 )) # (!\main_processor|dat|PC0|reg0|Q [27] & ((\main_processor|dat|PC0|reg0|Q[26]~85 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[27]~87  = CARRY((!\main_processor|dat|PC0|reg0|Q[26]~85 ) # (!\main_processor|dat|PC0|reg0|Q [27]))

	.dataa(\main_processor|dat|PC0|reg0|Q [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[26]~85 ),
	.combout(\main_processor|dat|PC0|reg0|Q[27]~86_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[27]~87 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[27]~86 .lut_mask = 16'h5A5F;
defparam \main_processor|dat|PC0|reg0|Q[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N23
dffeas \main_processor|dat|PC0|reg0|Q[27] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[27]~86_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[27] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N24
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[28]~88 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[28]~88_combout  = (\main_processor|dat|PC0|reg0|Q [28] & (\main_processor|dat|PC0|reg0|Q[27]~87  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [28] & (!\main_processor|dat|PC0|reg0|Q[27]~87  & VCC))
// \main_processor|dat|PC0|reg0|Q[28]~89  = CARRY((\main_processor|dat|PC0|reg0|Q [28] & !\main_processor|dat|PC0|reg0|Q[27]~87 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[27]~87 ),
	.combout(\main_processor|dat|PC0|reg0|Q[28]~88_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[28]~89 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[28]~88 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N25
dffeas \main_processor|dat|PC0|reg0|Q[28] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[28]~88_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[28] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N26
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[29]~90 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[29]~90_combout  = (\main_processor|dat|PC0|reg0|Q [29] & (!\main_processor|dat|PC0|reg0|Q[28]~89 )) # (!\main_processor|dat|PC0|reg0|Q [29] & ((\main_processor|dat|PC0|reg0|Q[28]~89 ) # (GND)))
// \main_processor|dat|PC0|reg0|Q[29]~91  = CARRY((!\main_processor|dat|PC0|reg0|Q[28]~89 ) # (!\main_processor|dat|PC0|reg0|Q [29]))

	.dataa(\main_processor|dat|PC0|reg0|Q [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[28]~89 ),
	.combout(\main_processor|dat|PC0|reg0|Q[29]~90_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[29]~91 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[29]~90 .lut_mask = 16'h5A5F;
defparam \main_processor|dat|PC0|reg0|Q[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N27
dffeas \main_processor|dat|PC0|reg0|Q[29] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[29]~90_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[29] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N28
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[30]~92 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[30]~92_combout  = (\main_processor|dat|PC0|reg0|Q [30] & (\main_processor|dat|PC0|reg0|Q[29]~91  $ (GND))) # (!\main_processor|dat|PC0|reg0|Q [30] & (!\main_processor|dat|PC0|reg0|Q[29]~91  & VCC))
// \main_processor|dat|PC0|reg0|Q[30]~93  = CARRY((\main_processor|dat|PC0|reg0|Q [30] & !\main_processor|dat|PC0|reg0|Q[29]~91 ))

	.dataa(gnd),
	.datab(\main_processor|dat|PC0|reg0|Q [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|dat|PC0|reg0|Q[29]~91 ),
	.combout(\main_processor|dat|PC0|reg0|Q[30]~92_combout ),
	.cout(\main_processor|dat|PC0|reg0|Q[30]~93 ));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[30]~92 .lut_mask = 16'hC30C;
defparam \main_processor|dat|PC0|reg0|Q[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N29
dffeas \main_processor|dat|PC0|reg0|Q[30] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[30]~92_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[30] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y23_N30
cycloneive_lcell_comb \main_processor|dat|PC0|reg0|Q[31]~94 (
// Equation(s):
// \main_processor|dat|PC0|reg0|Q[31]~94_combout  = \main_processor|dat|PC0|reg0|Q [31] $ (\main_processor|dat|PC0|reg0|Q[30]~93 )

	.dataa(\main_processor|dat|PC0|reg0|Q [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\main_processor|dat|PC0|reg0|Q[30]~93 ),
	.combout(\main_processor|dat|PC0|reg0|Q[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[31]~94 .lut_mask = 16'h5A5A;
defparam \main_processor|dat|PC0|reg0|Q[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y23_N31
dffeas \main_processor|dat|PC0|reg0|Q[31] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|dat|PC0|reg0|Q[31]~94_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\main_processor|reset|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\main_processor|control_unit|inc_PC~combout ),
	.ena(\main_processor|control_unit|ld_PC~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|dat|PC0|reg0|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|dat|PC0|reg0|Q[31] .is_wysiwyg = "true";
defparam \main_processor|dat|PC0|reg0|Q[31] .power_up = "low";
// synopsys translate_on

assign outA[0] = \outA[0]~output_o ;

assign outA[1] = \outA[1]~output_o ;

assign outA[2] = \outA[2]~output_o ;

assign outA[3] = \outA[3]~output_o ;

assign outA[4] = \outA[4]~output_o ;

assign outA[5] = \outA[5]~output_o ;

assign outA[6] = \outA[6]~output_o ;

assign outA[7] = \outA[7]~output_o ;

assign outA[8] = \outA[8]~output_o ;

assign outA[9] = \outA[9]~output_o ;

assign outA[10] = \outA[10]~output_o ;

assign outA[11] = \outA[11]~output_o ;

assign outA[12] = \outA[12]~output_o ;

assign outA[13] = \outA[13]~output_o ;

assign outA[14] = \outA[14]~output_o ;

assign outA[15] = \outA[15]~output_o ;

assign outA[16] = \outA[16]~output_o ;

assign outA[17] = \outA[17]~output_o ;

assign outA[18] = \outA[18]~output_o ;

assign outA[19] = \outA[19]~output_o ;

assign outA[20] = \outA[20]~output_o ;

assign outA[21] = \outA[21]~output_o ;

assign outA[22] = \outA[22]~output_o ;

assign outA[23] = \outA[23]~output_o ;

assign outA[24] = \outA[24]~output_o ;

assign outA[25] = \outA[25]~output_o ;

assign outA[26] = \outA[26]~output_o ;

assign outA[27] = \outA[27]~output_o ;

assign outA[28] = \outA[28]~output_o ;

assign outA[29] = \outA[29]~output_o ;

assign outA[30] = \outA[30]~output_o ;

assign outA[31] = \outA[31]~output_o ;

assign outB[0] = \outB[0]~output_o ;

assign outB[1] = \outB[1]~output_o ;

assign outB[2] = \outB[2]~output_o ;

assign outB[3] = \outB[3]~output_o ;

assign outB[4] = \outB[4]~output_o ;

assign outB[5] = \outB[5]~output_o ;

assign outB[6] = \outB[6]~output_o ;

assign outB[7] = \outB[7]~output_o ;

assign outB[8] = \outB[8]~output_o ;

assign outB[9] = \outB[9]~output_o ;

assign outB[10] = \outB[10]~output_o ;

assign outB[11] = \outB[11]~output_o ;

assign outB[12] = \outB[12]~output_o ;

assign outB[13] = \outB[13]~output_o ;

assign outB[14] = \outB[14]~output_o ;

assign outB[15] = \outB[15]~output_o ;

assign outB[16] = \outB[16]~output_o ;

assign outB[17] = \outB[17]~output_o ;

assign outB[18] = \outB[18]~output_o ;

assign outB[19] = \outB[19]~output_o ;

assign outB[20] = \outB[20]~output_o ;

assign outB[21] = \outB[21]~output_o ;

assign outB[22] = \outB[22]~output_o ;

assign outB[23] = \outB[23]~output_o ;

assign outB[24] = \outB[24]~output_o ;

assign outB[25] = \outB[25]~output_o ;

assign outB[26] = \outB[26]~output_o ;

assign outB[27] = \outB[27]~output_o ;

assign outB[28] = \outB[28]~output_o ;

assign outB[29] = \outB[29]~output_o ;

assign outB[30] = \outB[30]~output_o ;

assign outB[31] = \outB[31]~output_o ;

assign outC = \outC~output_o ;

assign outZ = \outZ~output_o ;

assign outIR[0] = \outIR[0]~output_o ;

assign outIR[1] = \outIR[1]~output_o ;

assign outIR[2] = \outIR[2]~output_o ;

assign outIR[3] = \outIR[3]~output_o ;

assign outIR[4] = \outIR[4]~output_o ;

assign outIR[5] = \outIR[5]~output_o ;

assign outIR[6] = \outIR[6]~output_o ;

assign outIR[7] = \outIR[7]~output_o ;

assign outIR[8] = \outIR[8]~output_o ;

assign outIR[9] = \outIR[9]~output_o ;

assign outIR[10] = \outIR[10]~output_o ;

assign outIR[11] = \outIR[11]~output_o ;

assign outIR[12] = \outIR[12]~output_o ;

assign outIR[13] = \outIR[13]~output_o ;

assign outIR[14] = \outIR[14]~output_o ;

assign outIR[15] = \outIR[15]~output_o ;

assign outIR[16] = \outIR[16]~output_o ;

assign outIR[17] = \outIR[17]~output_o ;

assign outIR[18] = \outIR[18]~output_o ;

assign outIR[19] = \outIR[19]~output_o ;

assign outIR[20] = \outIR[20]~output_o ;

assign outIR[21] = \outIR[21]~output_o ;

assign outIR[22] = \outIR[22]~output_o ;

assign outIR[23] = \outIR[23]~output_o ;

assign outIR[24] = \outIR[24]~output_o ;

assign outIR[25] = \outIR[25]~output_o ;

assign outIR[26] = \outIR[26]~output_o ;

assign outIR[27] = \outIR[27]~output_o ;

assign outIR[28] = \outIR[28]~output_o ;

assign outIR[29] = \outIR[29]~output_o ;

assign outIR[30] = \outIR[30]~output_o ;

assign outIR[31] = \outIR[31]~output_o ;

assign outPC[0] = \outPC[0]~output_o ;

assign outPC[1] = \outPC[1]~output_o ;

assign outPC[2] = \outPC[2]~output_o ;

assign outPC[3] = \outPC[3]~output_o ;

assign outPC[4] = \outPC[4]~output_o ;

assign outPC[5] = \outPC[5]~output_o ;

assign outPC[6] = \outPC[6]~output_o ;

assign outPC[7] = \outPC[7]~output_o ;

assign outPC[8] = \outPC[8]~output_o ;

assign outPC[9] = \outPC[9]~output_o ;

assign outPC[10] = \outPC[10]~output_o ;

assign outPC[11] = \outPC[11]~output_o ;

assign outPC[12] = \outPC[12]~output_o ;

assign outPC[13] = \outPC[13]~output_o ;

assign outPC[14] = \outPC[14]~output_o ;

assign outPC[15] = \outPC[15]~output_o ;

assign outPC[16] = \outPC[16]~output_o ;

assign outPC[17] = \outPC[17]~output_o ;

assign outPC[18] = \outPC[18]~output_o ;

assign outPC[19] = \outPC[19]~output_o ;

assign outPC[20] = \outPC[20]~output_o ;

assign outPC[21] = \outPC[21]~output_o ;

assign outPC[22] = \outPC[22]~output_o ;

assign outPC[23] = \outPC[23]~output_o ;

assign outPC[24] = \outPC[24]~output_o ;

assign outPC[25] = \outPC[25]~output_o ;

assign outPC[26] = \outPC[26]~output_o ;

assign outPC[27] = \outPC[27]~output_o ;

assign outPC[28] = \outPC[28]~output_o ;

assign outPC[29] = \outPC[29]~output_o ;

assign outPC[30] = \outPC[30]~output_o ;

assign outPC[31] = \outPC[31]~output_o ;

assign addrOut[0] = \addrOut[0]~output_o ;

assign addrOut[1] = \addrOut[1]~output_o ;

assign addrOut[2] = \addrOut[2]~output_o ;

assign addrOut[3] = \addrOut[3]~output_o ;

assign addrOut[4] = \addrOut[4]~output_o ;

assign addrOut[5] = \addrOut[5]~output_o ;

assign wEn = \wEn~output_o ;

assign memDataOut[0] = \memDataOut[0]~output_o ;

assign memDataOut[1] = \memDataOut[1]~output_o ;

assign memDataOut[2] = \memDataOut[2]~output_o ;

assign memDataOut[3] = \memDataOut[3]~output_o ;

assign memDataOut[4] = \memDataOut[4]~output_o ;

assign memDataOut[5] = \memDataOut[5]~output_o ;

assign memDataOut[6] = \memDataOut[6]~output_o ;

assign memDataOut[7] = \memDataOut[7]~output_o ;

assign memDataOut[8] = \memDataOut[8]~output_o ;

assign memDataOut[9] = \memDataOut[9]~output_o ;

assign memDataOut[10] = \memDataOut[10]~output_o ;

assign memDataOut[11] = \memDataOut[11]~output_o ;

assign memDataOut[12] = \memDataOut[12]~output_o ;

assign memDataOut[13] = \memDataOut[13]~output_o ;

assign memDataOut[14] = \memDataOut[14]~output_o ;

assign memDataOut[15] = \memDataOut[15]~output_o ;

assign memDataOut[16] = \memDataOut[16]~output_o ;

assign memDataOut[17] = \memDataOut[17]~output_o ;

assign memDataOut[18] = \memDataOut[18]~output_o ;

assign memDataOut[19] = \memDataOut[19]~output_o ;

assign memDataOut[20] = \memDataOut[20]~output_o ;

assign memDataOut[21] = \memDataOut[21]~output_o ;

assign memDataOut[22] = \memDataOut[22]~output_o ;

assign memDataOut[23] = \memDataOut[23]~output_o ;

assign memDataOut[24] = \memDataOut[24]~output_o ;

assign memDataOut[25] = \memDataOut[25]~output_o ;

assign memDataOut[26] = \memDataOut[26]~output_o ;

assign memDataOut[27] = \memDataOut[27]~output_o ;

assign memDataOut[28] = \memDataOut[28]~output_o ;

assign memDataOut[29] = \memDataOut[29]~output_o ;

assign memDataOut[30] = \memDataOut[30]~output_o ;

assign memDataOut[31] = \memDataOut[31]~output_o ;

assign memDataIn[0] = \memDataIn[0]~output_o ;

assign memDataIn[1] = \memDataIn[1]~output_o ;

assign memDataIn[2] = \memDataIn[2]~output_o ;

assign memDataIn[3] = \memDataIn[3]~output_o ;

assign memDataIn[4] = \memDataIn[4]~output_o ;

assign memDataIn[5] = \memDataIn[5]~output_o ;

assign memDataIn[6] = \memDataIn[6]~output_o ;

assign memDataIn[7] = \memDataIn[7]~output_o ;

assign memDataIn[8] = \memDataIn[8]~output_o ;

assign memDataIn[9] = \memDataIn[9]~output_o ;

assign memDataIn[10] = \memDataIn[10]~output_o ;

assign memDataIn[11] = \memDataIn[11]~output_o ;

assign memDataIn[12] = \memDataIn[12]~output_o ;

assign memDataIn[13] = \memDataIn[13]~output_o ;

assign memDataIn[14] = \memDataIn[14]~output_o ;

assign memDataIn[15] = \memDataIn[15]~output_o ;

assign memDataIn[16] = \memDataIn[16]~output_o ;

assign memDataIn[17] = \memDataIn[17]~output_o ;

assign memDataIn[18] = \memDataIn[18]~output_o ;

assign memDataIn[19] = \memDataIn[19]~output_o ;

assign memDataIn[20] = \memDataIn[20]~output_o ;

assign memDataIn[21] = \memDataIn[21]~output_o ;

assign memDataIn[22] = \memDataIn[22]~output_o ;

assign memDataIn[23] = \memDataIn[23]~output_o ;

assign memDataIn[24] = \memDataIn[24]~output_o ;

assign memDataIn[25] = \memDataIn[25]~output_o ;

assign memDataIn[26] = \memDataIn[26]~output_o ;

assign memDataIn[27] = \memDataIn[27]~output_o ;

assign memDataIn[28] = \memDataIn[28]~output_o ;

assign memDataIn[29] = \memDataIn[29]~output_o ;

assign memDataIn[30] = \memDataIn[30]~output_o ;

assign memDataIn[31] = \memDataIn[31]~output_o ;

assign T_Info[0] = \T_Info[0]~output_o ;

assign T_Info[1] = \T_Info[1]~output_o ;

assign T_Info[2] = \T_Info[2]~output_o ;

assign wen_mem = \wen_mem~output_o ;

assign en_mem = \en_mem~output_o ;

endmodule
