<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p116" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_116{left:96px;bottom:48px;letter-spacing:0.08px;}
#t2_116{left:590px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.11px;}
#t3_116{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_116{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_116{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t6_116{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t7_116{left:96px;bottom:982px;letter-spacing:0.14px;word-spacing:-0.52px;}
#t8_116{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t9_116{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.51px;}
#ta_116{left:96px;bottom:918px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tb_116{left:96px;bottom:896px;letter-spacing:0.15px;word-spacing:-0.53px;}
#tc_116{left:96px;bottom:861px;letter-spacing:0.13px;word-spacing:-0.42px;}
#td_116{left:247px;bottom:861px;letter-spacing:0.08px;word-spacing:-0.48px;}
#te_116{left:96px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tf_116{left:239px;bottom:840px;letter-spacing:0.11px;word-spacing:-0.64px;}
#tg_116{left:96px;bottom:818px;letter-spacing:0.1px;word-spacing:-0.96px;}
#th_116{left:96px;bottom:797px;letter-spacing:0.13px;word-spacing:-0.49px;}
#ti_116{left:96px;bottom:757px;letter-spacing:0.18px;}
#tj_116{left:147px;bottom:757px;letter-spacing:0.16px;word-spacing:-0.03px;}
#tk_116{left:96px;bottom:722px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tl_116{left:96px;bottom:701px;letter-spacing:0.12px;word-spacing:-0.53px;}
#tm_116{left:96px;bottom:679px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tn_116{left:96px;bottom:658px;letter-spacing:0.12px;word-spacing:-0.42px;}
#to_116{left:96px;bottom:636px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tp_116{left:96px;bottom:601px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tq_116{left:96px;bottom:580px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tr_116{left:96px;bottom:558px;letter-spacing:0.13px;word-spacing:-1.03px;}
#ts_116{left:96px;bottom:537px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tt_116{left:96px;bottom:516px;letter-spacing:0.14px;}
#tu_116{left:96px;bottom:481px;letter-spacing:0.11px;word-spacing:-0.39px;}
#tv_116{left:96px;bottom:459px;letter-spacing:0.13px;word-spacing:-1.07px;}
#tw_116{left:96px;bottom:438px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tx_116{left:96px;bottom:416px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ty_116{left:96px;bottom:358px;letter-spacing:0.28px;}
#tz_116{left:192px;bottom:358px;letter-spacing:0.13px;word-spacing:-0.11px;}
#t10_116{left:96px;bottom:317px;letter-spacing:0.18px;}
#t11_116{left:147px;bottom:317px;letter-spacing:0.21px;}
#t12_116{left:96px;bottom:282px;letter-spacing:0.14px;word-spacing:-0.51px;}
#t13_116{left:96px;bottom:261px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t14_116{left:96px;bottom:239px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t15_116{left:96px;bottom:218px;letter-spacing:0.11px;word-spacing:-0.39px;}
#t16_116{left:96px;bottom:196px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t17_116{left:96px;bottom:175px;letter-spacing:0.12px;word-spacing:-0.52px;}
#t18_116{left:96px;bottom:154px;letter-spacing:0.1px;word-spacing:-0.41px;}
#t19_116{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_116{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_116{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_116{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s4_116{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_116{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_116{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts116" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg116Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg116" style="-webkit-user-select: none;"><object width="935" height="1210" data="116/116.svg" type="image/svg+xml" id="pdf116" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_116" class="t s1_116">80 </span><span id="t2_116" class="t s1_116">General-Purpose Programming </span>
<span id="t3_116" class="t s1_116">AMD64 Technology </span><span id="t4_116" class="t s1_116">24592—Rev. 3.23—October 2020 </span>
<span id="t5_116" class="t s2_116">information. After the information is collected, software can select procedures that optimize </span>
<span id="t6_116" class="t s2_116">performance for a particular hardware implementation. </span>
<span id="t7_116" class="t s2_116">Support for the CPUID instruction is implementation-dependent, as determined by software’s ability </span>
<span id="t8_116" class="t s2_116">to write the RFLAGS.ID bit. After software has determined that the processor implementation </span>
<span id="t9_116" class="t s2_116">supports the CPUID instruction, software can test for support for a specific feature by loading the </span>
<span id="ta_116" class="t s2_116">appropriate function number into the EAX register and executing the CPUID instruction. Processor </span>
<span id="tb_116" class="t s2_116">feature information is returned in the EAX, EBX, ECX, and EDX registers. </span>
<span id="tc_116" class="t s2_116">See “CPUID” in the </span><span id="td_116" class="t s3_116">AMD64 Architecture Programmer’s Manual Volume 3: General Purpose and </span>
<span id="te_116" class="t s3_116">System Instructions</span><span id="tf_116" class="t s2_116">, order# 24594, for a full description of the CPUID instruction. See Appendix D of </span>
<span id="tg_116" class="t s2_116">Volume 3 for a description of processor feature flags associated with instruction support and Appendix </span>
<span id="th_116" class="t s2_116">E for an exhaustive list of all processor information accessible via the CPUID instruction. </span>
<span id="ti_116" class="t s4_116">3.6.1 </span><span id="tj_116" class="t s4_116">Feature Detection in a Virtualized Environment </span>
<span id="tk_116" class="t s2_116">Software writers must assume that their software may be executed as a guest in a virtualized </span>
<span id="tl_116" class="t s2_116">environment. A virtualized guest may be migrated between processors of differing capabilities, so the </span>
<span id="tm_116" class="t s2_116">CPUID indication of a feature's presence must be respected. Operating systems, user programs and </span>
<span id="tn_116" class="t s2_116">libraries must all ensure that the CPUID instruction indicates a feature is present before using that </span>
<span id="to_116" class="t s2_116">feature. The hypervisor is responsible for ensuring consistent CPUID values across the system. </span>
<span id="tp_116" class="t s2_116">For example, an OS, program, or library typically detects a feature during initialization and then </span>
<span id="tq_116" class="t s2_116">configures code paths or internal copies of feature indications based on the detection of that feature, </span>
<span id="tr_116" class="t s2_116">with the feature detection occurring once per initialization. In this case, the feature must be detected by </span>
<span id="ts_116" class="t s2_116">use of the CPUID instruction rather than by ignoring CPUID and testing for the presence of that </span>
<span id="tt_116" class="t s2_116">feature. </span>
<span id="tu_116" class="t s2_116">To ensure guest migration between processors across multiple generations of processors, while </span>
<span id="tv_116" class="t s2_116">allowing for features to be deprecated in future generations of processors, it is imperative that software </span>
<span id="tw_116" class="t s2_116">check the CPUID bit once per program or library initialization before using instructions that are </span>
<span id="tx_116" class="t s2_116">indicated by a CPUID bit; otherwise inconsistent behavior may result. </span>
<span id="ty_116" class="t s5_116">3.7 </span><span id="tz_116" class="t s5_116">Control Transfers </span>
<span id="t10_116" class="t s4_116">3.7.1 </span><span id="t11_116" class="t s4_116">Overview </span>
<span id="t12_116" class="t s2_116">From the application-program’s viewpoint, program-control flow is sequential—that is, instructions </span>
<span id="t13_116" class="t s2_116">are addressed and executed sequentially—except when a branch instruction (a call, return, jump, </span>
<span id="t14_116" class="t s2_116">interrupt, or return from interrupt) is encountered, in which case program flow changes to the branch </span>
<span id="t15_116" class="t s2_116">instruction’s target address. Branches are used to iterate through loops and move through conditional </span>
<span id="t16_116" class="t s2_116">program logic. Branches cause a new instruction pointer to be loaded into the rIP register, and </span>
<span id="t17_116" class="t s2_116">sometimes cause the CS register to point to a different code segment. The CS:rIP values can be </span>
<span id="t18_116" class="t s2_116">specified as part of a branch instruction, or they can be read from a register or memory. </span>
<span id="t19_116" class="t s6_116">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
