$date
	Sun Sep 17 10:50:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module p_e_o_tb $end
$var wire 1 ! oe $end
$var wire 1 " od $end
$var reg 4 # i [3:0] $end
$scope module yu $end
$var wire 4 $ i [3:0] $end
$var wire 1 " od $end
$var wire 1 ! oe $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$var wire 1 ( w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
1'
0&
0%
b0 $
b0 #
1"
0!
$end
#10
1!
0"
1%
0'
b1 #
b1 $
#20
b10 #
b10 $
#30
0!
1"
0%
1'
b11 #
b11 $
#40
1!
0"
1&
0(
b100 #
b100 $
#50
0!
1"
1%
0'
b101 #
b101 $
#60
b110 #
b110 $
#70
1!
0"
0%
1'
b111 #
b111 $
#80
b1000 #
b1000 $
#90
0!
1"
1%
0'
b1001 #
b1001 $
#100
b1010 #
b1010 $
#110
1!
0"
0%
1'
b1011 #
b1011 $
#120
0!
1"
0&
1(
b1100 #
b1100 $
#130
1!
0"
1%
0'
b1101 #
b1101 $
#140
