// Seed: 3061959805
module module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
  parameter id_2 = 1 == 1;
  logic id_3;
  ;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input  wor  id_2,
    input  wire id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd8,
    parameter id_3 = 32'd28
) (
    output supply0 _id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire _id_3
);
  bit id_5;
  nor primCall (id_2, id_5, id_6, id_7);
  logic [-1 'b0 -  id_0 : id_0] id_6;
  assign id_2 = -1;
  logic [-1 : id_3] id_7;
  ;
  always @(posedge id_6) id_5 = 1;
  module_0 modCall_1 ();
endmodule
