AArch64 CoRR+dmb.sysw4w0+q0
"Rfeq0w4 DMB.SYsRRw4w0 Frew0q0"
Cycle=Frew0q0 Rfeq0w4 DMB.SYsRRw4w0
Generator=diycross7 (version 7.52+7(dev))
Prefetch=
Com=Rf Fr
Orig=Rfeq0w4 DMB.SYsRRw4w0 Frew0q0
{
uint64_t x; uint64_t 1:X2; uint64_t 1:X0;

0:X0=0x101010101010101; 0:X1=x;
1:X1=x;
}
 P0          | P1             ;
 STR X0,[X1] | LDR W0,[X1,#4] ;
             | DMB SY         ;
             | LDR W2,[X1]    ;
exists (1:X0=0x1010101 /\ 1:X2=0x0 /\ x=0x101010101010101)
