--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml button_led_buzzer.twx button_led_buzzer.ncd -o
button_led_buzzer.twr button_led_buzzer.pcf -ucf button_led_buzzer_ucf.ucf

Design file:              button_led_buzzer.ncd
Physical constraint file: button_led_buzzer.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
row<0>      |    2.800(R)|      SLOW  |   -0.057(R)|      SLOW  |clk_BUFGP         |   0.000|
row<1>      |    3.018(R)|      SLOW  |   -0.167(R)|      FAST  |clk_BUFGP         |   0.000|
row<2>      |    2.799(R)|      SLOW  |    0.023(R)|      SLOW  |clk_BUFGP         |   0.000|
row<3>      |    2.850(R)|      SLOW  |    0.178(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
buzzer      |        11.329(R)|      SLOW  |         5.228(R)|      FAST  |clk_BUFGP         |   0.000|
col<0>      |         9.410(R)|      SLOW  |         4.112(R)|      FAST  |clk_BUFGP         |   0.000|
col<1>      |         9.687(R)|      SLOW  |         4.277(R)|      FAST  |clk_BUFGP         |   0.000|
col<2>      |         9.594(R)|      SLOW  |         4.210(R)|      FAST  |clk_BUFGP         |   0.000|
col<3>      |         9.513(R)|      SLOW  |         4.174(R)|      FAST  |clk_BUFGP         |   0.000|
led<0>      |        10.431(R)|      SLOW  |         4.725(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |        10.471(R)|      SLOW  |         4.775(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |        10.124(R)|      SLOW  |         4.556(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         9.866(R)|      SLOW  |         4.438(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         9.719(R)|      SLOW  |         4.367(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         9.652(R)|      SLOW  |         4.300(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |        10.034(R)|      SLOW  |         4.497(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |        10.340(R)|      SLOW  |         4.696(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.007|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 28 16:32:32 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



