{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510785582057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510785582058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 17:39:41 2017 " "Processing started: Wed Nov 15 17:39:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510785582058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510785582058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510785582059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1510785582806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-g07_rules_arch " "Found design unit 1: g07_rules-g07_rules_arch" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584045 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510785584045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_card_values.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_card_values.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_card_values-SYN " "Found design unit 1: add_card_values-SYN" {  } { { "add_card_values.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/add_card_values.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584052 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_card_values " "Found entity 1: add_card_values" {  } { { "add_card_values.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/add_card_values.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510785584052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modn-SYN " "Found design unit 1: modn-SYN" {  } { { "modN.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/modN.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584060 ""} { "Info" "ISGN_ENTITY_NAME" "1 modN " "Found entity 1: modN" {  } { { "modN.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/modN.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510785584060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealer_FSM-g07_dealer_FSM_arch " "Found design unit 1: g07_dealer_FSM-g07_dealer_FSM_arch" {  } { { "g07_dealer_FSM.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584070 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_FSM " "Found entity 1: g07_dealer_FSM" {  } { { "g07_dealer_FSM.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510785584070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_rules " "Elaborating entity \"g07_rules\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510785584239 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_card_suit g07_rules.vhd(29) " "Verilog HDL or VHDL warning at g07_rules.vhd(29): object \"new_card_suit\" assigned a value but never read" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510785584255 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(52) " "VHDL Process Statement warning at g07_rules.vhd(52): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584255 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(54) " "VHDL Process Statement warning at g07_rules.vhd(54): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584255 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum_int g07_rules.vhd(60) " "VHDL Process Statement warning at g07_rules.vhd(60): signal \"old_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584255 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(60) " "VHDL Process Statement warning at g07_rules.vhd(60): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584256 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(64) " "VHDL Process Statement warning at g07_rules.vhd(64): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584256 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(66) " "VHDL Process Statement warning at g07_rules.vhd(66): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584256 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "old_sum_int g07_rules.vhd(66) " "VHDL Process Statement warning at g07_rules.vhd(66): signal \"old_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584256 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(67) " "VHDL Process Statement warning at g07_rules.vhd(67): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584256 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_card_value_int g07_rules.vhd(70) " "VHDL Process Statement warning at g07_rules.vhd(70): signal \"new_card_value_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584256 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(71) " "VHDL Process Statement warning at g07_rules.vhd(71): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584257 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace g07_rules.vhd(74) " "VHDL Process Statement warning at g07_rules.vhd(74): signal \"ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584257 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(75) " "VHDL Process Statement warning at g07_rules.vhd(75): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584257 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace g07_rules.vhd(85) " "VHDL Process Statement warning at g07_rules.vhd(85): signal \"ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584257 "|g07_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_sum_int g07_rules.vhd(85) " "VHDL Process Statement warning at g07_rules.vhd(85): signal \"new_sum_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510785584257 "|g07_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_sum_int g07_rules.vhd(45) " "VHDL Process Statement warning at g07_rules.vhd(45): inferring latch(es) for signal or variable \"new_sum_int\", which holds its previous value in one or more paths through the process" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510785584257 "|g07_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_sum_int\[0\] g07_rules.vhd(45) " "Inferred latch for \"new_sum_int\[0\]\" at g07_rules.vhd(45)" {  } { { "g07_rules.vhd" "" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510785584257 "|g07_rules"}
{ "Warning" "WSGN_SEARCH_FILE" "g07_modulo_13.bdf 1 1 " "Using design file g07_modulo_13.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g07_Modulo_13 " "Found entity 1: g07_Modulo_13" {  } { { "g07_modulo_13.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584282 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510785584282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_Modulo_13 g07_Modulo_13:u1 " "Elaborating entity \"g07_Modulo_13\" for hierarchy \"g07_Modulo_13:u1\"" {  } { { "g07_rules.vhd" "u1" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510785584285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_adder.bdf 1 1 " "Using design file g07_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g07_adder " "Found entity 1: g07_adder" {  } { { "g07_adder.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510785584378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_adder g07_Modulo_13:u1\|g07_adder:inst5 " "Elaborating entity \"g07_adder\" for hierarchy \"g07_Modulo_13:u1\|g07_adder:inst5\"" {  } { { "g07_modulo_13.bdf" "inst5" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_modulo_13.bdf" { { 432 1088 1216 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510785584381 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_fulladder.bdf 1 1 " "Using design file g07_fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g07_fullAdder " "Found entity 1: g07_fullAdder" {  } { { "g07_fulladder.bdf" "" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510785584406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1510785584406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_fullAdder g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7 " "Elaborating entity \"g07_fullAdder\" for hierarchy \"g07_Modulo_13:u1\|g07_adder:inst5\|g07_fullAdder:inst7\"" {  } { { "g07_adder.bdf" "inst7" { Schematic "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_adder.bdf" { { 56 1480 1576 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510785584409 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "dataa\[0\] u1 " "Port \"dataa\[0\]\" does not exist in macrofunction \"u1\"" {  } { { "g07_rules.vhd" "u1" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 43 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510785584626 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "dataa\[1\] u1 " "Port \"dataa\[1\]\" does not exist in macrofunction \"u1\"" {  } { { "g07_rules.vhd" "u1" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 43 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510785584626 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "dataa\[2\] u1 " "Port \"dataa\[2\]\" does not exist in macrofunction \"u1\"" {  } { { "g07_rules.vhd" "u1" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 43 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510785584626 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "dataa\[3\] u1 " "Port \"dataa\[3\]\" does not exist in macrofunction \"u1\"" {  } { { "g07_rules.vhd" "u1" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 43 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510785584626 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "dataa\[4\] u1 " "Port \"dataa\[4\]\" does not exist in macrofunction \"u1\"" {  } { { "g07_rules.vhd" "u1" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 43 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510785584626 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "dataa\[5\] u1 " "Port \"dataa\[5\]\" does not exist in macrofunction \"u1\"" {  } { { "g07_rules.vhd" "u1" { Text "C:/Users/Peter/OneDrive/Documents/McGill 5/DSD/DSD-Labs/Lab4/g07_rules.vhd" 43 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510785584626 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510785585409 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 17:39:45 2017 " "Processing ended: Wed Nov 15 17:39:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510785585409 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510785585409 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510785585409 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510785585409 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 19 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 19 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510785586087 ""}
