set ::env(PROJECT_NAME) aeMB_core
set ::env(DESIGN_TOP) aeMB_core
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/aemb/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/aemb/rtl/aeMB_core.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
