[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/MacroInstanceAlignment/slpp_all/surelog.log".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:1:9: Unused macro argument "x".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:1:9: Unused macro argument "y".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:2:9: Unused macro argument "x".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:2:9: Unused macro argument "y".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:6:9: Unused macro argument "__name".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:7:9: Unused macro argument "__clk".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:7:9: Unused macro argument "__name".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:7:9: Unused macro argument "__prop".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:7:9: Unused macro argument "__rst".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:8:9: Unused macro argument "__clk".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:8:9: Unused macro argument "__enable".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:8:9: Unused macro argument "__name".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:8:9: Unused macro argument "__prop".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:8:9: Unused macro argument "__rst".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:9:9: Unused macro argument "__name".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:9:9: Unused macro argument "__prop".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:10:9: Unused macro argument "ID".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:10:9: Unused macro argument "MSG".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:10:9: Unused macro argument "VERBOSITY".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:11:9: Unused macro argument "ID".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:11:9: Unused macro argument "MSG".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:12:9: Unused macro argument "a".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:12:9: Unused macro argument "b".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:12:9: Unused macro argument "c".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:13:9: Unused macro argument "a".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:13:9: Unused macro argument "b".
[WRN:PP0113] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:13:9: Unused macro argument "c".
AST_DEBUG_BEGIN
Count: 452
LIB: work
FILE: ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
n<> u<451> t<Top_level_rule> c<1> l<15:1> el<197:1>
  n<> u<1> t<Null_rule> p<451> s<450> l<15:1> el<15:1>
  n<> u<450> t<Source_text> p<451> c<449> l<15:1> el<196:10>
    n<> u<449> t<Description> p<450> c<448> l<15:1> el<196:10>
      n<> u<448> t<Module_declaration> p<449> c<5> l<15:1> el<196:10>
        n<> u<5> t<Module_ansi_header> p<448> c<2> s<38> l<15:1> el<15:10>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<15:1> el<15:7>
          n<m> u<3> t<STRING_CONST> p<5> s<4> l<15:8> el<15:9>
          n<> u<4> t<Package_import_declaration_list> p<5> l<15:9> el<15:9>
        n<> u<38> t<Non_port_module_item> p<448> c<37> s<71> l<16:3> el<19:12>
          n<> u<37> t<Module_or_generate_item> p<38> c<36> l<16:3> el<19:12>
            n<> u<36> t<Module_common_item> p<37> c<35> l<16:3> el<19:12>
              n<> u<35> t<Continuous_assign> p<36> c<34> l<16:3> el<19:12>
                n<> u<34> t<Net_assignment_list> p<35> c<33> l<16:10> el<6:9>
                  n<> u<33> t<Net_assignment> p<34> c<10> l<16:10> el<6:9>
                    n<> u<10> t<Net_lvalue> p<33> c<7> s<32> l<16:10> el<16:14>
                      n<> u<7> t<Ps_or_hierarchical_identifier> p<10> c<6> s<9> l<16:10> el<16:14>
                        n<xyz0> u<6> t<STRING_CONST> p<7> l<16:10> el<16:14>
                      n<> u<9> t<Constant_select> p<10> c<8> l<16:15> el<16:15>
                        n<> u<8> t<Constant_bit_select> p<9> l<16:15> el<16:15>
                    n<> u<32> t<Expression> p<33> c<26> l<3:27> el<6:9>
                      n<> u<26> t<Expression> p<32> c<20> s<31> l<3:27> el<5:13>
                        n<> u<20> t<Expression> p<26> c<14> s<25> l<3:27> el<4:9>
                          n<> u<14> t<Expression> p<20> c<13> s<19> l<3:27> el<3:34>
                            n<> u<13> t<Primary> p<14> c<12> l<3:27> el<3:34>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<3:27> el<3:34>
                                n<1000000> u<11> t<INT_CONST> p<12> l<3:27> el<3:34>
                          n<> u<19> t<BinOp_Plus> p<20> s<18> l<3:35> el<3:36>
                          n<> u<18> t<Expression> p<20> c<17> l<4:3> el<4:9>
                            n<> u<17> t<Primary> p<18> c<16> l<4:3> el<4:9>
                              n<> u<16> t<Primary_literal> p<17> c<15> l<4:3> el<4:9>
                                n<500000> u<15> t<INT_CONST> p<16> l<4:3> el<4:9>
                        n<> u<25> t<BinOp_Plus> p<26> s<24> l<4:10> el<4:11>
                        n<> u<24> t<Expression> p<26> c<23> l<5:3> el<5:13>
                          n<> u<23> t<Primary> p<24> c<22> l<5:3> el<5:13>
                            n<> u<22> t<Primary_literal> p<23> c<21> l<5:3> el<5:13>
                              n<2000000000> u<21> t<INT_CONST> p<22> l<5:3> el<5:13>
                      n<> u<31> t<BinOp_Plus> p<32> s<30> l<5:14> el<5:15>
                      n<> u<30> t<Expression> p<32> c<29> l<6:3> el<6:9>
                        n<> u<29> t<Primary> p<30> c<28> l<6:3> el<6:9>
                          n<> u<28> t<Primary_literal> p<29> c<27> l<6:3> el<6:9>
                            n<100000> u<27> t<INT_CONST> p<28> l<6:3> el<6:9>
        n<> u<71> t<Non_port_module_item> p<448> c<70> s<104> l<21:3> el<24:12>
          n<> u<70> t<Module_or_generate_item> p<71> c<69> l<21:3> el<24:12>
            n<> u<69> t<Module_common_item> p<70> c<68> l<21:3> el<24:12>
              n<> u<68> t<Continuous_assign> p<69> c<67> l<21:3> el<24:12>
                n<> u<67> t<Net_assignment_list> p<68> c<66> l<21:10> el<6:9>
                  n<> u<66> t<Net_assignment> p<67> c<43> l<21:10> el<6:9>
                    n<> u<43> t<Net_lvalue> p<66> c<40> s<65> l<21:10> el<21:14>
                      n<> u<40> t<Ps_or_hierarchical_identifier> p<43> c<39> s<42> l<21:10> el<21:14>
                        n<xyz1> u<39> t<STRING_CONST> p<40> l<21:10> el<21:14>
                      n<> u<42> t<Constant_select> p<43> c<41> l<21:15> el<21:15>
                        n<> u<41> t<Constant_bit_select> p<42> l<21:15> el<21:15>
                    n<> u<65> t<Expression> p<66> c<59> l<3:27> el<6:9>
                      n<> u<59> t<Expression> p<65> c<53> s<64> l<3:27> el<5:43>
                        n<> u<53> t<Expression> p<59> c<47> s<58> l<3:27> el<4:18>
                          n<> u<47> t<Expression> p<53> c<46> s<52> l<3:27> el<3:51>
                            n<> u<46> t<Primary> p<47> c<45> l<3:27> el<3:51>
                              n<> u<45> t<Primary_literal> p<46> c<44> l<3:27> el<3:51>
                                n<100000000000000000000000> u<44> t<INT_CONST> p<45> l<3:27> el<3:51>
                          n<> u<52> t<BinOp_Plus> p<53> s<51> l<3:52> el<3:53>
                          n<> u<51> t<Expression> p<53> c<50> l<4:3> el<4:18>
                            n<> u<50> t<Primary> p<51> c<49> l<4:3> el<4:18>
                              n<> u<49> t<Primary_literal> p<50> c<48> l<4:3> el<4:18>
                                n<500000000000000> u<48> t<INT_CONST> p<49> l<4:3> el<4:18>
                        n<> u<58> t<BinOp_Plus> p<59> s<57> l<4:19> el<4:20>
                        n<> u<57> t<Expression> p<59> c<56> l<5:3> el<5:43>
                          n<> u<56> t<Primary> p<57> c<55> l<5:3> el<5:43>
                            n<> u<55> t<Primary_literal> p<56> c<54> l<5:3> el<5:43>
                              n<2000000000000000000000000000000000000000> u<54> t<INT_CONST> p<55> l<5:3> el<5:43>
                      n<> u<64> t<BinOp_Plus> p<65> s<63> l<5:44> el<5:45>
                      n<> u<63> t<Expression> p<65> c<62> l<6:3> el<6:9>
                        n<> u<62> t<Primary> p<63> c<61> l<6:3> el<6:9>
                          n<> u<61> t<Primary_literal> p<62> c<60> l<6:3> el<6:9>
                            n<100000> u<60> t<INT_CONST> p<61> l<6:3> el<6:9>
        n<> u<104> t<Non_port_module_item> p<448> c<103> s<137> l<26:3> el<29:12>
          n<> u<103> t<Module_or_generate_item> p<104> c<102> l<26:3> el<29:12>
            n<> u<102> t<Module_common_item> p<103> c<101> l<26:3> el<29:12>
              n<> u<101> t<Continuous_assign> p<102> c<100> l<26:3> el<29:12>
                n<> u<100> t<Net_assignment_list> p<101> c<99> l<26:10> el<6:9>
                  n<> u<99> t<Net_assignment> p<100> c<76> l<26:10> el<6:9>
                    n<> u<76> t<Net_lvalue> p<99> c<73> s<98> l<26:10> el<26:14>
                      n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<26:10> el<26:14>
                        n<xyz2> u<72> t<STRING_CONST> p<73> l<26:10> el<26:14>
                      n<> u<75> t<Constant_select> p<76> c<74> l<26:15> el<26:15>
                        n<> u<74> t<Constant_bit_select> p<75> l<26:15> el<26:15>
                    n<> u<98> t<Expression> p<99> c<92> l<3:27> el<6:9>
                      n<> u<92> t<Expression> p<98> c<86> s<97> l<3:27> el<5:43>
                        n<> u<86> t<Expression> p<92> c<80> s<91> l<3:27> el<4:18>
                          n<> u<80> t<Expression> p<86> c<79> s<85> l<3:27> el<3:88>
                            n<> u<79> t<Primary> p<80> c<78> l<3:27> el<3:88>
                              n<> u<78> t<Primary_literal> p<79> c<77> l<3:27> el<3:88>
                                n<1000000000000000000000000000000000000000000000000000000000000> u<77> t<INT_CONST> p<78> l<3:27> el<3:88>
                          n<> u<85> t<BinOp_Plus> p<86> s<84> l<3:89> el<3:90>
                          n<> u<84> t<Expression> p<86> c<83> l<4:3> el<4:18>
                            n<> u<83> t<Primary> p<84> c<82> l<4:3> el<4:18>
                              n<> u<82> t<Primary_literal> p<83> c<81> l<4:3> el<4:18>
                                n<500000000000000> u<81> t<INT_CONST> p<82> l<4:3> el<4:18>
                        n<> u<91> t<BinOp_Plus> p<92> s<90> l<4:19> el<4:20>
                        n<> u<90> t<Expression> p<92> c<89> l<5:3> el<5:43>
                          n<> u<89> t<Primary> p<90> c<88> l<5:3> el<5:43>
                            n<> u<88> t<Primary_literal> p<89> c<87> l<5:3> el<5:43>
                              n<2000000000000000000000000000000000000000> u<87> t<INT_CONST> p<88> l<5:3> el<5:43>
                      n<> u<97> t<BinOp_Plus> p<98> s<96> l<5:44> el<5:45>
                      n<> u<96> t<Expression> p<98> c<95> l<6:3> el<6:9>
                        n<> u<95> t<Primary> p<96> c<94> l<6:3> el<6:9>
                          n<> u<94> t<Primary_literal> p<95> c<93> l<6:3> el<6:9>
                            n<100000> u<93> t<INT_CONST> p<94> l<6:3> el<6:9>
        n<> u<137> t<Non_port_module_item> p<448> c<136> s<170> l<31:3> el<34:12>
          n<> u<136> t<Module_or_generate_item> p<137> c<135> l<31:3> el<34:12>
            n<> u<135> t<Module_common_item> p<136> c<134> l<31:3> el<34:12>
              n<> u<134> t<Continuous_assign> p<135> c<133> l<31:3> el<34:12>
                n<> u<133> t<Net_assignment_list> p<134> c<132> l<31:10> el<6:9>
                  n<> u<132> t<Net_assignment> p<133> c<109> l<31:10> el<6:9>
                    n<> u<109> t<Net_lvalue> p<132> c<106> s<131> l<31:10> el<31:14>
                      n<> u<106> t<Ps_or_hierarchical_identifier> p<109> c<105> s<108> l<31:10> el<31:14>
                        n<xyz3> u<105> t<STRING_CONST> p<106> l<31:10> el<31:14>
                      n<> u<108> t<Constant_select> p<109> c<107> l<31:15> el<31:15>
                        n<> u<107> t<Constant_bit_select> p<108> l<31:15> el<31:15>
                    n<> u<131> t<Expression> p<132> c<125> l<3:27> el<6:9>
                      n<> u<125> t<Expression> p<131> c<119> s<130> l<3:27> el<5:74>
                        n<> u<119> t<Expression> p<125> c<113> s<124> l<3:27> el<4:18>
                          n<> u<113> t<Expression> p<119> c<112> s<118> l<3:27> el<3:88>
                            n<> u<112> t<Primary> p<113> c<111> l<3:27> el<3:88>
                              n<> u<111> t<Primary_literal> p<112> c<110> l<3:27> el<3:88>
                                n<1000000000000000000000000000000000000000000000000000000000000> u<110> t<INT_CONST> p<111> l<3:27> el<3:88>
                          n<> u<118> t<BinOp_Plus> p<119> s<117> l<3:89> el<3:90>
                          n<> u<117> t<Expression> p<119> c<116> l<4:3> el<4:18>
                            n<> u<116> t<Primary> p<117> c<115> l<4:3> el<4:18>
                              n<> u<115> t<Primary_literal> p<116> c<114> l<4:3> el<4:18>
                                n<500000000000000> u<114> t<INT_CONST> p<115> l<4:3> el<4:18>
                        n<> u<124> t<BinOp_Plus> p<125> s<123> l<4:19> el<4:20>
                        n<> u<123> t<Expression> p<125> c<122> l<5:3> el<5:74>
                          n<> u<122> t<Primary> p<123> c<121> l<5:3> el<5:74>
                            n<> u<121> t<Primary_literal> p<122> c<120> l<5:3> el<5:74>
                              n<20000000000000000000000000000000000000000000000000000000000000000000000> u<120> t<INT_CONST> p<121> l<5:3> el<5:74>
                      n<> u<130> t<BinOp_Plus> p<131> s<129> l<5:75> el<5:76>
                      n<> u<129> t<Expression> p<131> c<128> l<6:3> el<6:9>
                        n<> u<128> t<Primary> p<129> c<127> l<6:3> el<6:9>
                          n<> u<127> t<Primary_literal> p<128> c<126> l<6:3> el<6:9>
                            n<100000> u<126> t<INT_CONST> p<127> l<6:3> el<6:9>
        n<> u<170> t<Non_port_module_item> p<448> c<169> s<203> l<36:3> el<39:12>
          n<> u<169> t<Module_or_generate_item> p<170> c<168> l<36:3> el<39:12>
            n<> u<168> t<Module_common_item> p<169> c<167> l<36:3> el<39:12>
              n<> u<167> t<Continuous_assign> p<168> c<166> l<36:3> el<39:12>
                n<> u<166> t<Net_assignment_list> p<167> c<165> l<36:10> el<6:9>
                  n<> u<165> t<Net_assignment> p<166> c<142> l<36:10> el<6:9>
                    n<> u<142> t<Net_lvalue> p<165> c<139> s<164> l<36:10> el<36:14>
                      n<> u<139> t<Ps_or_hierarchical_identifier> p<142> c<138> s<141> l<36:10> el<36:14>
                        n<xyz4> u<138> t<STRING_CONST> p<139> l<36:10> el<36:14>
                      n<> u<141> t<Constant_select> p<142> c<140> l<36:15> el<36:15>
                        n<> u<140> t<Constant_bit_select> p<141> l<36:15> el<36:15>
                    n<> u<164> t<Expression> p<165> c<158> l<3:27> el<6:9>
                      n<> u<158> t<Expression> p<164> c<152> s<163> l<3:27> el<5:28>
                        n<> u<152> t<Expression> p<158> c<146> s<157> l<3:27> el<4:63>
                          n<> u<146> t<Expression> p<152> c<145> s<151> l<3:27> el<3:88>
                            n<> u<145> t<Primary> p<146> c<144> l<3:27> el<3:88>
                              n<> u<144> t<Primary_literal> p<145> c<143> l<3:27> el<3:88>
                                n<1000000000000000000000000000000000000000000000000000000000000> u<143> t<INT_CONST> p<144> l<3:27> el<3:88>
                          n<> u<151> t<BinOp_Plus> p<152> s<150> l<3:89> el<3:90>
                          n<> u<150> t<Expression> p<152> c<149> l<4:3> el<4:63>
                            n<> u<149> t<Primary> p<150> c<148> l<4:3> el<4:63>
                              n<> u<148> t<Primary_literal> p<149> c<147> l<4:3> el<4:63>
                                n<500000000000000000000000000000000000000000000000000000000000> u<147> t<INT_CONST> p<148> l<4:3> el<4:63>
                        n<> u<157> t<BinOp_Plus> p<158> s<156> l<4:64> el<4:65>
                        n<> u<156> t<Expression> p<158> c<155> l<5:3> el<5:28>
                          n<> u<155> t<Primary> p<156> c<154> l<5:3> el<5:28>
                            n<> u<154> t<Primary_literal> p<155> c<153> l<5:3> el<5:28>
                              n<2000000000000000000000000> u<153> t<INT_CONST> p<154> l<5:3> el<5:28>
                      n<> u<163> t<BinOp_Plus> p<164> s<162> l<5:29> el<5:30>
                      n<> u<162> t<Expression> p<164> c<161> l<6:3> el<6:9>
                        n<> u<161> t<Primary> p<162> c<160> l<6:3> el<6:9>
                          n<> u<160> t<Primary_literal> p<161> c<159> l<6:3> el<6:9>
                            n<100000> u<159> t<INT_CONST> p<160> l<6:3> el<6:9>
        n<> u<203> t<Non_port_module_item> p<448> c<202> s<236> l<41:3> el<44:12>
          n<> u<202> t<Module_or_generate_item> p<203> c<201> l<41:3> el<44:12>
            n<> u<201> t<Module_common_item> p<202> c<200> l<41:3> el<44:12>
              n<> u<200> t<Continuous_assign> p<201> c<199> l<41:3> el<44:12>
                n<> u<199> t<Net_assignment_list> p<200> c<198> l<41:10> el<6:9>
                  n<> u<198> t<Net_assignment> p<199> c<175> l<41:10> el<6:9>
                    n<> u<175> t<Net_lvalue> p<198> c<172> s<197> l<41:10> el<41:14>
                      n<> u<172> t<Ps_or_hierarchical_identifier> p<175> c<171> s<174> l<41:10> el<41:14>
                        n<xyz5> u<171> t<STRING_CONST> p<172> l<41:10> el<41:14>
                      n<> u<174> t<Constant_select> p<175> c<173> l<41:15> el<41:15>
                        n<> u<173> t<Constant_bit_select> p<174> l<41:15> el<41:15>
                    n<> u<197> t<Expression> p<198> c<191> l<3:27> el<6:9>
                      n<> u<191> t<Expression> p<197> c<185> s<196> l<3:27> el<5:13>
                        n<> u<185> t<Expression> p<191> c<179> s<190> l<3:27> el<4:9>
                          n<> u<179> t<Expression> p<185> c<178> s<184> l<3:27> el<3:34>
                            n<> u<178> t<Primary> p<179> c<177> l<3:27> el<3:34>
                              n<> u<177> t<Primary_literal> p<178> c<176> l<3:27> el<3:34>
                                n<1000000> u<176> t<INT_CONST> p<177> l<3:27> el<3:34>
                          n<> u<184> t<BinOp_Plus> p<185> s<183> l<3:35> el<3:36>
                          n<> u<183> t<Expression> p<185> c<182> l<4:3> el<4:9>
                            n<> u<182> t<Primary> p<183> c<181> l<4:3> el<4:9>
                              n<> u<181> t<Primary_literal> p<182> c<180> l<4:3> el<4:9>
                                n<500000> u<180> t<INT_CONST> p<181> l<4:3> el<4:9>
                        n<> u<190> t<BinOp_Plus> p<191> s<189> l<4:10> el<4:11>
                        n<> u<189> t<Expression> p<191> c<188> l<5:3> el<5:13>
                          n<> u<188> t<Primary> p<189> c<187> l<5:3> el<5:13>
                            n<> u<187> t<Primary_literal> p<188> c<186> l<5:3> el<5:13>
                              n<2000000000> u<186> t<INT_CONST> p<187> l<5:3> el<5:13>
                      n<> u<196> t<BinOp_Plus> p<197> s<195> l<5:14> el<5:15>
                      n<> u<195> t<Expression> p<197> c<194> l<6:3> el<6:9>
                        n<> u<194> t<Primary> p<195> c<193> l<6:3> el<6:9>
                          n<> u<193> t<Primary_literal> p<194> c<192> l<6:3> el<6:9>
                            n<100000> u<192> t<INT_CONST> p<193> l<6:3> el<6:9>
        n<> u<236> t<Non_port_module_item> p<448> c<235> s<269> l<46:3> el<49:12>
          n<> u<235> t<Module_or_generate_item> p<236> c<234> l<46:3> el<49:12>
            n<> u<234> t<Module_common_item> p<235> c<233> l<46:3> el<49:12>
              n<> u<233> t<Continuous_assign> p<234> c<232> l<46:3> el<49:12>
                n<> u<232> t<Net_assignment_list> p<233> c<231> l<46:10> el<6:9>
                  n<> u<231> t<Net_assignment> p<232> c<208> l<46:10> el<6:9>
                    n<> u<208> t<Net_lvalue> p<231> c<205> s<230> l<46:10> el<46:14>
                      n<> u<205> t<Ps_or_hierarchical_identifier> p<208> c<204> s<207> l<46:10> el<46:14>
                        n<xyz6> u<204> t<STRING_CONST> p<205> l<46:10> el<46:14>
                      n<> u<207> t<Constant_select> p<208> c<206> l<46:15> el<46:15>
                        n<> u<206> t<Constant_bit_select> p<207> l<46:15> el<46:15>
                    n<> u<230> t<Expression> p<231> c<224> l<3:27> el<6:9>
                      n<> u<224> t<Expression> p<230> c<218> s<229> l<3:27> el<5:13>
                        n<> u<218> t<Expression> p<224> c<212> s<223> l<3:27> el<4:9>
                          n<> u<212> t<Expression> p<218> c<211> s<217> l<3:27> el<3:34>
                            n<> u<211> t<Primary> p<212> c<210> l<3:27> el<3:34>
                              n<> u<210> t<Primary_literal> p<211> c<209> l<3:27> el<3:34>
                                n<1000000> u<209> t<INT_CONST> p<210> l<3:27> el<3:34>
                          n<> u<217> t<BinOp_Plus> p<218> s<216> l<3:35> el<3:36>
                          n<> u<216> t<Expression> p<218> c<215> l<4:3> el<4:9>
                            n<> u<215> t<Primary> p<216> c<214> l<4:3> el<4:9>
                              n<> u<214> t<Primary_literal> p<215> c<213> l<4:3> el<4:9>
                                n<500000> u<213> t<INT_CONST> p<214> l<4:3> el<4:9>
                        n<> u<223> t<BinOp_Plus> p<224> s<222> l<4:10> el<4:11>
                        n<> u<222> t<Expression> p<224> c<221> l<5:3> el<5:13>
                          n<> u<221> t<Primary> p<222> c<220> l<5:3> el<5:13>
                            n<> u<220> t<Primary_literal> p<221> c<219> l<5:3> el<5:13>
                              n<2000000000> u<219> t<INT_CONST> p<220> l<5:3> el<5:13>
                      n<> u<229> t<BinOp_Plus> p<230> s<228> l<5:14> el<5:15>
                      n<> u<228> t<Expression> p<230> c<227> l<6:3> el<6:9>
                        n<> u<227> t<Primary> p<228> c<226> l<6:3> el<6:9>
                          n<> u<226> t<Primary_literal> p<227> c<225> l<6:3> el<6:9>
                            n<100000> u<225> t<INT_CONST> p<226> l<6:3> el<6:9>
        n<> u<269> t<Non_port_module_item> p<448> c<268> s<302> l<51:3> el<54:12>
          n<> u<268> t<Module_or_generate_item> p<269> c<267> l<51:3> el<54:12>
            n<> u<267> t<Module_common_item> p<268> c<266> l<51:3> el<54:12>
              n<> u<266> t<Continuous_assign> p<267> c<265> l<51:3> el<54:12>
                n<> u<265> t<Net_assignment_list> p<266> c<264> l<51:10> el<6:9>
                  n<> u<264> t<Net_assignment> p<265> c<241> l<51:10> el<6:9>
                    n<> u<241> t<Net_lvalue> p<264> c<238> s<263> l<51:10> el<51:14>
                      n<> u<238> t<Ps_or_hierarchical_identifier> p<241> c<237> s<240> l<51:10> el<51:14>
                        n<xyz7> u<237> t<STRING_CONST> p<238> l<51:10> el<51:14>
                      n<> u<240> t<Constant_select> p<241> c<239> l<51:15> el<51:15>
                        n<> u<239> t<Constant_bit_select> p<240> l<51:15> el<51:15>
                    n<> u<263> t<Expression> p<264> c<257> l<3:27> el<6:9>
                      n<> u<257> t<Expression> p<263> c<251> s<262> l<3:27> el<5:13>
                        n<> u<251> t<Expression> p<257> c<245> s<256> l<3:27> el<4:9>
                          n<> u<245> t<Expression> p<251> c<244> s<250> l<3:27> el<3:34>
                            n<> u<244> t<Primary> p<245> c<243> l<3:27> el<3:34>
                              n<> u<243> t<Primary_literal> p<244> c<242> l<3:27> el<3:34>
                                n<1000000> u<242> t<INT_CONST> p<243> l<3:27> el<3:34>
                          n<> u<250> t<BinOp_Plus> p<251> s<249> l<3:35> el<3:36>
                          n<> u<249> t<Expression> p<251> c<248> l<4:3> el<4:9>
                            n<> u<248> t<Primary> p<249> c<247> l<4:3> el<4:9>
                              n<> u<247> t<Primary_literal> p<248> c<246> l<4:3> el<4:9>
                                n<500000> u<246> t<INT_CONST> p<247> l<4:3> el<4:9>
                        n<> u<256> t<BinOp_Plus> p<257> s<255> l<4:10> el<4:11>
                        n<> u<255> t<Expression> p<257> c<254> l<5:3> el<5:13>
                          n<> u<254> t<Primary> p<255> c<253> l<5:3> el<5:13>
                            n<> u<253> t<Primary_literal> p<254> c<252> l<5:3> el<5:13>
                              n<2000000000> u<252> t<INT_CONST> p<253> l<5:3> el<5:13>
                      n<> u<262> t<BinOp_Plus> p<263> s<261> l<5:14> el<5:15>
                      n<> u<261> t<Expression> p<263> c<260> l<6:3> el<6:9>
                        n<> u<260> t<Primary> p<261> c<259> l<6:3> el<6:9>
                          n<> u<259> t<Primary_literal> p<260> c<258> l<6:3> el<6:9>
                            n<100000> u<258> t<INT_CONST> p<259> l<6:3> el<6:9>
        n<> u<302> t<Non_port_module_item> p<448> c<301> s<335> l<56:3> el<59:13>
          n<> u<301> t<Module_or_generate_item> p<302> c<300> l<56:3> el<59:13>
            n<> u<300> t<Module_common_item> p<301> c<299> l<56:3> el<59:13>
              n<> u<299> t<Continuous_assign> p<300> c<298> l<56:3> el<59:13>
                n<> u<298> t<Net_assignment_list> p<299> c<297> l<56:10> el<6:12>
                  n<> u<297> t<Net_assignment> p<298> c<274> l<56:10> el<6:12>
                    n<> u<274> t<Net_lvalue> p<297> c<271> s<296> l<56:10> el<56:14>
                      n<> u<271> t<Ps_or_hierarchical_identifier> p<274> c<270> s<273> l<56:10> el<56:14>
                        n<xyz8> u<270> t<STRING_CONST> p<271> l<56:10> el<56:14>
                      n<> u<273> t<Constant_select> p<274> c<272> l<56:15> el<56:15>
                        n<> u<272> t<Constant_bit_select> p<273> l<56:15> el<56:15>
                    n<> u<296> t<Expression> p<297> c<290> l<3:27> el<6:12>
                      n<> u<290> t<Expression> p<296> c<284> s<295> l<3:27> el<5:16>
                        n<> u<284> t<Expression> p<290> c<278> s<289> l<3:27> el<4:12>
                          n<> u<278> t<Expression> p<284> c<277> s<283> l<3:27> el<3:34>
                            n<> u<277> t<Primary> p<278> c<276> l<3:27> el<3:34>
                              n<> u<276> t<Primary_literal> p<277> c<275> l<3:27> el<3:34>
                                n<1000000> u<275> t<INT_CONST> p<276> l<3:27> el<3:34>
                          n<> u<283> t<BinOp_Plus> p<284> s<282> l<4:4> el<4:5>
                          n<> u<282> t<Expression> p<284> c<281> l<4:6> el<4:12>
                            n<> u<281> t<Primary> p<282> c<280> l<4:6> el<4:12>
                              n<> u<280> t<Primary_literal> p<281> c<279> l<4:6> el<4:12>
                                n<500000> u<279> t<INT_CONST> p<280> l<4:6> el<4:12>
                        n<> u<289> t<BinOp_Plus> p<290> s<288> l<5:4> el<5:5>
                        n<> u<288> t<Expression> p<290> c<287> l<5:6> el<5:16>
                          n<> u<287> t<Primary> p<288> c<286> l<5:6> el<5:16>
                            n<> u<286> t<Primary_literal> p<287> c<285> l<5:6> el<5:16>
                              n<2000000000> u<285> t<INT_CONST> p<286> l<5:6> el<5:16>
                      n<> u<295> t<BinOp_Plus> p<296> s<294> l<6:4> el<6:5>
                      n<> u<294> t<Expression> p<296> c<293> l<6:6> el<6:12>
                        n<> u<293> t<Primary> p<294> c<292> l<6:6> el<6:12>
                          n<> u<292> t<Primary_literal> p<293> c<291> l<6:6> el<6:12>
                            n<100000> u<291> t<INT_CONST> p<292> l<6:6> el<6:12>
        n<> u<335> t<Non_port_module_item> p<448> c<334> s<368> l<61:3> el<66:12>
          n<> u<334> t<Module_or_generate_item> p<335> c<333> l<61:3> el<66:12>
            n<> u<333> t<Module_common_item> p<334> c<332> l<61:3> el<66:12>
              n<> u<332> t<Continuous_assign> p<333> c<331> l<61:3> el<66:12>
                n<> u<331> t<Net_assignment_list> p<332> c<330> l<61:10> el<8:9>
                  n<> u<330> t<Net_assignment> p<331> c<307> l<61:10> el<8:9>
                    n<> u<307> t<Net_lvalue> p<330> c<304> s<329> l<61:10> el<61:14>
                      n<> u<304> t<Ps_or_hierarchical_identifier> p<307> c<303> s<306> l<61:10> el<61:14>
                        n<xyz9> u<303> t<STRING_CONST> p<304> l<61:10> el<61:14>
                      n<> u<306> t<Constant_select> p<307> c<305> l<61:15> el<61:15>
                        n<> u<305> t<Constant_bit_select> p<306> l<61:15> el<61:15>
                    n<> u<329> t<Expression> p<330> c<323> l<3:27> el<8:9>
                      n<> u<323> t<Expression> p<329> c<317> s<328> l<3:27> el<6:13>
                        n<> u<317> t<Expression> p<323> c<311> s<322> l<3:27> el<4:9>
                          n<> u<311> t<Expression> p<317> c<310> s<316> l<3:27> el<3:34>
                            n<> u<310> t<Primary> p<311> c<309> l<3:27> el<3:34>
                              n<> u<309> t<Primary_literal> p<310> c<308> l<3:27> el<3:34>
                                n<1000000> u<308> t<INT_CONST> p<309> l<3:27> el<3:34>
                          n<> u<316> t<BinOp_Plus> p<317> s<315> l<3:35> el<3:36>
                          n<> u<315> t<Expression> p<317> c<314> l<4:3> el<4:9>
                            n<> u<314> t<Primary> p<315> c<313> l<4:3> el<4:9>
                              n<> u<313> t<Primary_literal> p<314> c<312> l<4:3> el<4:9>
                                n<500000> u<312> t<INT_CONST> p<313> l<4:3> el<4:9>
                        n<> u<322> t<BinOp_Plus> p<323> s<321> l<4:10> el<4:11>
                        n<> u<321> t<Expression> p<323> c<320> l<6:3> el<6:13>
                          n<> u<320> t<Primary> p<321> c<319> l<6:3> el<6:13>
                            n<> u<319> t<Primary_literal> p<320> c<318> l<6:3> el<6:13>
                              n<2000000000> u<318> t<INT_CONST> p<319> l<6:3> el<6:13>
                      n<> u<328> t<BinOp_Plus> p<329> s<327> l<6:14> el<6:15>
                      n<> u<327> t<Expression> p<329> c<326> l<8:3> el<8:9>
                        n<> u<326> t<Primary> p<327> c<325> l<8:3> el<8:9>
                          n<> u<325> t<Primary_literal> p<326> c<324> l<8:3> el<8:9>
                            n<100000> u<324> t<INT_CONST> p<325> l<8:3> el<8:9>
        n<> u<368> t<Non_port_module_item> p<448> c<367> s<401> l<68:3> el<72:12>
          n<> u<367> t<Module_or_generate_item> p<368> c<366> l<68:3> el<72:12>
            n<> u<366> t<Module_common_item> p<367> c<365> l<68:3> el<72:12>
              n<> u<365> t<Continuous_assign> p<366> c<364> l<68:3> el<72:12>
                n<> u<364> t<Net_assignment_list> p<365> c<363> l<68:10> el<7:9>
                  n<> u<363> t<Net_assignment> p<364> c<340> l<68:10> el<7:9>
                    n<> u<340> t<Net_lvalue> p<363> c<337> s<362> l<68:10> el<68:15>
                      n<> u<337> t<Ps_or_hierarchical_identifier> p<340> c<336> s<339> l<68:10> el<68:15>
                        n<xyz10> u<336> t<STRING_CONST> p<337> l<68:10> el<68:15>
                      n<> u<339> t<Constant_select> p<340> c<338> l<68:16> el<68:16>
                        n<> u<338> t<Constant_bit_select> p<339> l<68:16> el<68:16>
                    n<> u<362> t<Expression> p<363> c<356> l<3:27> el<7:9>
                      n<> u<356> t<Expression> p<362> c<350> s<361> l<3:27> el<5:76>
                        n<> u<350> t<Expression> p<356> c<344> s<355> l<3:27> el<4:9>
                          n<> u<344> t<Expression> p<350> c<343> s<349> l<3:27> el<3:34>
                            n<> u<343> t<Primary> p<344> c<342> l<3:27> el<3:34>
                              n<> u<342> t<Primary_literal> p<343> c<341> l<3:27> el<3:34>
                                n<1000000> u<341> t<INT_CONST> p<342> l<3:27> el<3:34>
                          n<> u<349> t<BinOp_Plus> p<350> s<348> l<3:35> el<3:36>
                          n<> u<348> t<Expression> p<350> c<347> l<4:3> el<4:9>
                            n<> u<347> t<Primary> p<348> c<346> l<4:3> el<4:9>
                              n<> u<346> t<Primary_literal> p<347> c<345> l<4:3> el<4:9>
                                n<500000> u<345> t<INT_CONST> p<346> l<4:3> el<4:9>
                        n<> u<355> t<BinOp_Plus> p<356> s<354> l<4:10> el<4:11>
                        n<> u<354> t<Expression> p<356> c<353> l<5:3> el<5:76>
                          n<> u<353> t<Primary> p<354> c<352> l<5:3> el<5:76>
                            n<> u<352> t<Primary_literal> p<353> c<351> l<5:3> el<5:76>
                              n<2000000000000000000000000000000000000000000000000000000000000000000000000> u<351> t<INT_CONST> p<352> l<5:3> el<5:76>
                      n<> u<361> t<BinOp_Plus> p<362> s<360> l<5:77> el<5:78>
                      n<> u<360> t<Expression> p<362> c<359> l<7:3> el<7:9>
                        n<> u<359> t<Primary> p<360> c<358> l<7:3> el<7:9>
                          n<> u<358> t<Primary_literal> p<359> c<357> l<7:3> el<7:9>
                            n<100000> u<357> t<INT_CONST> p<358> l<7:3> el<7:9>
        n<> u<401> t<Non_port_module_item> p<448> c<400> s<446> l<74:3> el<78:12>
          n<> u<400> t<Module_or_generate_item> p<401> c<399> l<74:3> el<78:12>
            n<> u<399> t<Module_common_item> p<400> c<398> l<74:3> el<78:12>
              n<> u<398> t<Continuous_assign> p<399> c<397> l<74:3> el<78:12>
                n<> u<397> t<Net_assignment_list> p<398> c<396> l<74:10> el<7:9>
                  n<> u<396> t<Net_assignment> p<397> c<373> l<74:10> el<7:9>
                    n<> u<373> t<Net_lvalue> p<396> c<370> s<395> l<74:10> el<74:15>
                      n<> u<370> t<Ps_or_hierarchical_identifier> p<373> c<369> s<372> l<74:10> el<74:15>
                        n<xyz11> u<369> t<STRING_CONST> p<370> l<74:10> el<74:15>
                      n<> u<372> t<Constant_select> p<373> c<371> l<74:16> el<74:16>
                        n<> u<371> t<Constant_bit_select> p<372> l<74:16> el<74:16>
                    n<> u<395> t<Expression> p<396> c<389> l<3:27> el<7:9>
                      n<> u<389> t<Expression> p<395> c<383> s<394> l<3:27> el<5:103>
                        n<> u<383> t<Expression> p<389> c<377> s<388> l<3:27> el<4:9>
                          n<> u<377> t<Expression> p<383> c<376> s<382> l<3:27> el<3:34>
                            n<> u<376> t<Primary> p<377> c<375> l<3:27> el<3:34>
                              n<> u<375> t<Primary_literal> p<376> c<374> l<3:27> el<3:34>
                                n<1000000> u<374> t<INT_CONST> p<375> l<3:27> el<3:34>
                          n<> u<382> t<BinOp_Plus> p<383> s<381> l<3:35> el<3:36>
                          n<> u<381> t<Expression> p<383> c<380> l<4:3> el<4:9>
                            n<> u<380> t<Primary> p<381> c<379> l<4:3> el<4:9>
                              n<> u<379> t<Primary_literal> p<380> c<378> l<4:3> el<4:9>
                                n<500000> u<378> t<INT_CONST> p<379> l<4:3> el<4:9>
                        n<> u<388> t<BinOp_Plus> p<389> s<387> l<4:10> el<4:11>
                        n<> u<387> t<Expression> p<389> c<386> l<5:3> el<5:103>
                          n<> u<386> t<Primary> p<387> c<385> l<5:3> el<5:103>
                            n<> u<385> t<Primary_literal> p<386> c<384> l<5:3> el<5:103>
                              n<"This is a very long argument which should cause the macro instance to not be formatted as expected"> u<384> t<STRING_LITERAL> p<385> l<5:3> el<5:103>
                      n<> u<394> t<BinOp_Plus> p<395> s<393> l<5:104> el<5:105>
                      n<> u<393> t<Expression> p<395> c<392> l<7:3> el<7:9>
                        n<> u<392> t<Primary> p<393> c<391> l<7:3> el<7:9>
                          n<> u<391> t<Primary_literal> p<392> c<390> l<7:3> el<7:9>
                            n<100000> u<390> t<INT_CONST> p<391> l<7:3> el<7:9>
        n<> u<446> t<Non_port_module_item> p<448> c<445> s<447> l<80:3> el<85:12>
          n<> u<445> t<Module_or_generate_item> p<446> c<444> l<80:3> el<85:12>
            n<> u<444> t<Module_common_item> p<445> c<443> l<80:3> el<85:12>
              n<> u<443> t<Continuous_assign> p<444> c<442> l<80:3> el<85:12>
                n<> u<442> t<Net_assignment_list> p<443> c<441> l<80:10> el<8:9>
                  n<> u<441> t<Net_assignment> p<442> c<406> l<80:10> el<8:9>
                    n<> u<406> t<Net_lvalue> p<441> c<403> s<440> l<80:10> el<80:15>
                      n<> u<403> t<Ps_or_hierarchical_identifier> p<406> c<402> s<405> l<80:10> el<80:15>
                        n<xyz12> u<402> t<STRING_CONST> p<403> l<80:10> el<80:15>
                      n<> u<405> t<Constant_select> p<406> c<404> l<80:16> el<80:16>
                        n<> u<404> t<Constant_bit_select> p<405> l<80:16> el<80:16>
                    n<> u<440> t<Expression> p<441> c<434> l<3:27> el<8:9>
                      n<> u<434> t<Expression> p<440> c<428> s<439> l<3:27> el<7:5>
                        n<> u<428> t<Expression> p<434> c<422> s<433> l<3:27> el<6:30>
                          n<> u<422> t<Expression> p<428> c<416> s<427> l<3:27> el<5:17>
                            n<> u<416> t<Expression> p<422> c<410> s<421> l<3:27> el<4:9>
                              n<> u<410> t<Expression> p<416> c<409> s<415> l<3:27> el<3:34>
                                n<> u<409> t<Primary> p<410> c<408> l<3:27> el<3:34>
                                  n<> u<408> t<Primary_literal> p<409> c<407> l<3:27> el<3:34>
                                    n<1000000> u<407> t<INT_CONST> p<408> l<3:27> el<3:34>
                              n<> u<415> t<BinOp_Plus> p<416> s<414> l<3:35> el<3:36>
                              n<> u<414> t<Expression> p<416> c<413> l<4:3> el<4:9>
                                n<> u<413> t<Primary> p<414> c<412> l<4:3> el<4:9>
                                  n<> u<412> t<Primary_literal> p<413> c<411> l<4:3> el<4:9>
                                    n<500000> u<411> t<INT_CONST> p<412> l<4:3> el<4:9>
                            n<> u<421> t<BinOp_Plus> p<422> s<420> l<4:10> el<4:11>
                            n<> u<420> t<Expression> p<422> c<419> l<5:5> el<5:17>
                              n<> u<419> t<Primary> p<420> c<418> l<5:5> el<5:17>
                                n<> u<418> t<Primary_literal> p<419> c<417> l<5:5> el<5:17>
                                  n<100000000000> u<417> t<INT_CONST> p<418> l<5:5> el<5:17>
                          n<> u<427> t<BinOp_Plus> p<428> s<426> l<5:18> el<5:19>
                          n<> u<426> t<Expression> p<428> c<425> l<6:13> el<6:30>
                            n<> u<425> t<Primary> p<426> c<424> l<6:13> el<6:30>
                              n<> u<424> t<Primary_literal> p<425> c<423> l<6:13> el<6:30>
                                n<20000000000000000> u<423> t<INT_CONST> p<424> l<6:13> el<6:30>
                        n<> u<433> t<BinOp_Plus> p<434> s<432> l<6:31> el<6:32>
                        n<> u<432> t<Expression> p<434> c<431> l<7:3> el<7:5>
                          n<> u<431> t<Primary> p<432> c<430> l<7:3> el<7:5>
                            n<> u<430> t<Primary_literal> p<431> c<429> l<7:3> el<7:5>
                              n<10> u<429> t<INT_CONST> p<430> l<7:3> el<7:5>
                      n<> u<439> t<BinOp_Plus> p<440> s<438> l<7:6> el<7:7>
                      n<> u<438> t<Expression> p<440> c<437> l<8:3> el<8:9>
                        n<> u<437> t<Primary> p<438> c<436> l<8:3> el<8:9>
                          n<> u<436> t<Primary_literal> p<437> c<435> l<8:3> el<8:9>
                            n<100000> u<435> t<INT_CONST> p<436> l<8:3> el<8:9>
        n<> u<447> t<ENDMODULE> p<448> l<196:1> el<196:10>
AST_DEBUG_END
[WRN:PA0215] Invalid VObject location.
[WRN:PA0205] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:15:1: No timescale set for "m".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv:15:1: Compile module "work@m".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              54
ContAssign                                            13
Design                                                 1
Identifier                                             1
Module                                                 1
ModuleTypespec                                         1
Operation                                             41
PreprocMacroDefinition                                13
PreprocMacroInstance                                  28
RefObj                                                13
SourceFile                                             1
------------------------------------------------------------
Total:                                               167
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/MacroInstanceAlignment/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (MIN), line:1:1, endln:2:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:MIN
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:18
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (MAX), line:2:1, endln:3:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:MAX
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:18
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:25
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (ASSERT_DEFAULT_CLK), line:4:1, endln:4:33
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_DEFAULT_CLK
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:28
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (ASSERT_DEFAULT_RST), line:5:1, endln:5:35
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_DEFAULT_RST
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:28
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (ASSERT_ERROR), line:6:1, endln:7:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_ERROR
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:29
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (ASSERT), line:7:1, endln:8:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:89
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (ASSERT_IF), line:8:1, endln:9:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_IF
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:102
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (ASSERT_STATIC_IN_PACKAGE), line:9:1, endln:10:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_STATIC_IN_PACKAGE
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:49
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (uvm_info), line:10:1, endln:11:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:uvm_info
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:37
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (uvm_fatal), line:11:1, endln:12:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:uvm_fatal
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:27
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (DV_CHECK_RANDOMIZE_WITH_FATAL), line:12:1, endln:13:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:DV_CHECK_RANDOMIZE_WITH_FATAL
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:50
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (DV_CHECK_STD_RANDOMIZE_WITH_FATAL), line:13:1, endln:14:1
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:DV_CHECK_STD_RANDOMIZE_WITH_FATAL
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:54
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:16:17, endln:19:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:16
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:19
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:34
      |vpiParent:
      \_Operation: , line:3:27, endln:4:9
      |vpiDecompile:1000000
      |vpiSize:64
      |UINT:1000000
      |vpiConstType:9
    |vpiObject:
    \_Operation: , line:3:27, endln:4:9
      |vpiParent:
      \_Operation: , line:3:27, endln:5:13
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:34
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:9
        |vpiParent:
        \_Operation: , line:3:27, endln:4:9
        |vpiDecompile:500000
        |vpiSize:64
        |UINT:500000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:9
    |vpiObject:
    \_Operation: , line:3:27, endln:5:13
      |vpiParent:
      \_Operation: , line:3:27, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:9
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:13
        |vpiParent:
        \_Operation: , line:3:27, endln:5:13
        |vpiDecompile:2000000000
        |vpiSize:64
        |UINT:2000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:5:3, endln:5:13
    |vpiObject:
    \_Operation: , line:3:27, endln:6:9
      |vpiParent:
      \_ContAssign: , line:16:10, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:13
      |vpiOperand:
      \_Constant: , line:6:3, endln:6:9
        |vpiParent:
        \_Operation: , line:3:27, endln:6:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:3, endln:6:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:21:17, endln:24:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:21
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:24
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:51
      |vpiParent:
      \_Operation: , line:3:27, endln:4:18
      |vpiDecompile:100000000000000000000000
      |vpiSize:-1
      |DEC:100000000000000000000000
      |vpiConstType:1
    |vpiObject:
    \_Operation: , line:3:27, endln:4:18
      |vpiParent:
      \_Operation: , line:3:27, endln:5:43
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:51
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:18
        |vpiParent:
        \_Operation: , line:3:27, endln:4:18
        |vpiDecompile:500000000000000
        |vpiSize:64
        |UINT:500000000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:18
    |vpiObject:
    \_Operation: , line:3:27, endln:5:43
      |vpiParent:
      \_Operation: , line:3:27, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:18
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:43
        |vpiParent:
        \_Operation: , line:3:27, endln:5:43
        |vpiDecompile:2000000000000000000000000000000000000000
        |vpiSize:-1
        |DEC:2000000000000000000000000000000000000000
        |vpiConstType:1
    |vpiObject:
    \_Constant: , line:5:3, endln:5:43
    |vpiObject:
    \_Operation: , line:3:27, endln:6:9
      |vpiParent:
      \_ContAssign: , line:21:10, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:43
      |vpiOperand:
      \_Constant: , line:6:3, endln:6:9
        |vpiParent:
        \_Operation: , line:3:27, endln:6:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:3, endln:6:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:26:17, endln:29:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:26
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:29
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:88
      |vpiParent:
      \_Operation: , line:3:27, endln:4:18
      |vpiDecompile:1000000000000000000000000000000000000000000000000000000000000
      |vpiSize:-1
      |DEC:1000000000000000000000000000000000000000000000000000000000000
      |vpiConstType:1
    |vpiObject:
    \_Operation: , line:3:27, endln:4:18
      |vpiParent:
      \_Operation: , line:3:27, endln:5:43
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:88
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:18
        |vpiParent:
        \_Operation: , line:3:27, endln:4:18
        |vpiDecompile:500000000000000
        |vpiSize:64
        |UINT:500000000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:18
    |vpiObject:
    \_Operation: , line:3:27, endln:5:43
      |vpiParent:
      \_Operation: , line:3:27, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:18
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:43
        |vpiParent:
        \_Operation: , line:3:27, endln:5:43
        |vpiDecompile:2000000000000000000000000000000000000000
        |vpiSize:-1
        |DEC:2000000000000000000000000000000000000000
        |vpiConstType:1
    |vpiObject:
    \_Constant: , line:5:3, endln:5:43
    |vpiObject:
    \_Operation: , line:3:27, endln:6:9
      |vpiParent:
      \_ContAssign: , line:26:10, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:43
      |vpiOperand:
      \_Constant: , line:6:3, endln:6:9
        |vpiParent:
        \_Operation: , line:3:27, endln:6:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:3, endln:6:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:31:17, endln:34:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:31
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:34
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:88
      |vpiParent:
      \_Operation: , line:3:27, endln:4:18
      |vpiDecompile:1000000000000000000000000000000000000000000000000000000000000
      |vpiSize:-1
      |DEC:1000000000000000000000000000000000000000000000000000000000000
      |vpiConstType:1
    |vpiObject:
    \_Operation: , line:3:27, endln:4:18
      |vpiParent:
      \_Operation: , line:3:27, endln:5:74
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:88
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:18
        |vpiParent:
        \_Operation: , line:3:27, endln:4:18
        |vpiDecompile:500000000000000
        |vpiSize:64
        |UINT:500000000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:18
    |vpiObject:
    \_Operation: , line:3:27, endln:5:74
      |vpiParent:
      \_Operation: , line:3:27, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:18
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:74
        |vpiParent:
        \_Operation: , line:3:27, endln:5:74
        |vpiDecompile:20000000000000000000000000000000000000000000000000000000000000000000000
        |vpiSize:-1
        |DEC:20000000000000000000000000000000000000000000000000000000000000000000000
        |vpiConstType:1
    |vpiObject:
    \_Constant: , line:5:3, endln:5:74
    |vpiObject:
    \_Operation: , line:3:27, endln:6:9
      |vpiParent:
      \_ContAssign: , line:31:10, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:74
      |vpiOperand:
      \_Constant: , line:6:3, endln:6:9
        |vpiParent:
        \_Operation: , line:3:27, endln:6:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:3, endln:6:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:36:17, endln:39:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:36
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:39
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:88
      |vpiParent:
      \_Operation: , line:3:27, endln:4:63
      |vpiDecompile:1000000000000000000000000000000000000000000000000000000000000
      |vpiSize:-1
      |DEC:1000000000000000000000000000000000000000000000000000000000000
      |vpiConstType:1
    |vpiObject:
    \_Operation: , line:3:27, endln:4:63
      |vpiParent:
      \_Operation: , line:3:27, endln:5:28
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:88
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:63
        |vpiParent:
        \_Operation: , line:3:27, endln:4:63
        |vpiDecompile:500000000000000000000000000000000000000000000000000000000000
        |vpiSize:-1
        |DEC:500000000000000000000000000000000000000000000000000000000000
        |vpiConstType:1
    |vpiObject:
    \_Constant: , line:4:3, endln:4:63
    |vpiObject:
    \_Operation: , line:3:27, endln:5:28
      |vpiParent:
      \_Operation: , line:3:27, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:63
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:28
        |vpiParent:
        \_Operation: , line:3:27, endln:5:28
        |vpiDecompile:2000000000000000000000000
        |vpiSize:-1
        |DEC:2000000000000000000000000
        |vpiConstType:1
    |vpiObject:
    \_Constant: , line:5:3, endln:5:28
    |vpiObject:
    \_Operation: , line:3:27, endln:6:9
      |vpiParent:
      \_ContAssign: , line:36:10, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:28
      |vpiOperand:
      \_Constant: , line:6:3, endln:6:9
        |vpiParent:
        \_Operation: , line:3:27, endln:6:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:3, endln:6:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:41:17, endln:44:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:41
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:44
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:34
      |vpiParent:
      \_Operation: , line:3:27, endln:4:9
      |vpiDecompile:1000000
      |vpiSize:64
      |UINT:1000000
      |vpiConstType:9
    |vpiObject:
    \_Operation: , line:3:27, endln:4:9
      |vpiParent:
      \_Operation: , line:3:27, endln:5:13
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:34
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:9
        |vpiParent:
        \_Operation: , line:3:27, endln:4:9
        |vpiDecompile:500000
        |vpiSize:64
        |UINT:500000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:9
    |vpiObject:
    \_Operation: , line:3:27, endln:5:13
      |vpiParent:
      \_Operation: , line:3:27, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:9
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:13
        |vpiParent:
        \_Operation: , line:3:27, endln:5:13
        |vpiDecompile:2000000000
        |vpiSize:64
        |UINT:2000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:5:3, endln:5:13
    |vpiObject:
    \_Operation: , line:3:27, endln:6:9
      |vpiParent:
      \_ContAssign: , line:41:10, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:13
      |vpiOperand:
      \_Constant: , line:6:3, endln:6:9
        |vpiParent:
        \_Operation: , line:3:27, endln:6:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:3, endln:6:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:46:17, endln:49:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:46
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:49
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:34
      |vpiParent:
      \_Operation: , line:3:27, endln:4:9
      |vpiDecompile:1000000
      |vpiSize:64
      |UINT:1000000
      |vpiConstType:9
    |vpiObject:
    \_Operation: , line:3:27, endln:4:9
      |vpiParent:
      \_Operation: , line:3:27, endln:5:13
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:34
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:9
        |vpiParent:
        \_Operation: , line:3:27, endln:4:9
        |vpiDecompile:500000
        |vpiSize:64
        |UINT:500000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:9
    |vpiObject:
    \_Operation: , line:3:27, endln:5:13
      |vpiParent:
      \_Operation: , line:3:27, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:9
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:13
        |vpiParent:
        \_Operation: , line:3:27, endln:5:13
        |vpiDecompile:2000000000
        |vpiSize:64
        |UINT:2000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:5:3, endln:5:13
    |vpiObject:
    \_Operation: , line:3:27, endln:6:9
      |vpiParent:
      \_ContAssign: , line:46:10, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:13
      |vpiOperand:
      \_Constant: , line:6:3, endln:6:9
        |vpiParent:
        \_Operation: , line:3:27, endln:6:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:3, endln:6:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:51:17, endln:54:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:51
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:54
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:34
      |vpiParent:
      \_Operation: , line:3:27, endln:4:9
      |vpiDecompile:1000000
      |vpiSize:64
      |UINT:1000000
      |vpiConstType:9
    |vpiObject:
    \_Operation: , line:3:27, endln:4:9
      |vpiParent:
      \_Operation: , line:3:27, endln:5:13
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:34
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:9
        |vpiParent:
        \_Operation: , line:3:27, endln:4:9
        |vpiDecompile:500000
        |vpiSize:64
        |UINT:500000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:9
    |vpiObject:
    \_Operation: , line:3:27, endln:5:13
      |vpiParent:
      \_Operation: , line:3:27, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:9
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:13
        |vpiParent:
        \_Operation: , line:3:27, endln:5:13
        |vpiDecompile:2000000000
        |vpiSize:64
        |UINT:2000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:5:3, endln:5:13
    |vpiObject:
    \_Operation: , line:3:27, endln:6:9
      |vpiParent:
      \_ContAssign: , line:51:10, endln:6:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:13
      |vpiOperand:
      \_Constant: , line:6:3, endln:6:9
        |vpiParent:
        \_Operation: , line:3:27, endln:6:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:3, endln:6:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:56:17, endln:59:12
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:13
    |vpiSourceStartLine:56
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:59
    |vpiSourceEndColumn:13
    |vpiObject:
    \_Constant: , line:3:27, endln:3:34
      |vpiParent:
      \_Operation: , line:3:27, endln:4:12
      |vpiDecompile:1000000
      |vpiSize:64
      |UINT:1000000
      |vpiConstType:9
    |vpiObject:
    \_Operation: , line:3:27, endln:4:12
      |vpiParent:
      \_Operation: , line:3:27, endln:5:16
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:34
      |vpiOperand:
      \_Constant: , line:4:6, endln:4:12
        |vpiParent:
        \_Operation: , line:3:27, endln:4:12
        |vpiDecompile:500000
        |vpiSize:64
        |UINT:500000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:6, endln:4:12
    |vpiObject:
    \_Operation: , line:3:27, endln:5:16
      |vpiParent:
      \_Operation: , line:3:27, endln:6:12
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:12
      |vpiOperand:
      \_Constant: , line:5:6, endln:5:16
        |vpiParent:
        \_Operation: , line:3:27, endln:5:16
        |vpiDecompile:2000000000
        |vpiSize:64
        |UINT:2000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:5:6, endln:5:16
    |vpiObject:
    \_Operation: , line:3:27, endln:6:12
      |vpiParent:
      \_ContAssign: , line:56:10, endln:6:12
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:16
      |vpiOperand:
      \_Constant: , line:6:6, endln:6:12
        |vpiParent:
        \_Operation: , line:3:27, endln:6:12
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:6, endln:6:12
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:61:17, endln:66:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:61
    |vpiSourceStartColumn:17
    |vpiSourceEndLine:66
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:34
      |vpiParent:
      \_Operation: , line:3:27, endln:4:9
      |vpiDecompile:1000000
      |vpiSize:64
      |UINT:1000000
      |vpiConstType:9
    |vpiObject:
    \_Operation: , line:3:27, endln:4:9
      |vpiParent:
      \_Operation: , line:3:27, endln:6:13
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:34
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:9
        |vpiParent:
        \_Operation: , line:3:27, endln:4:9
        |vpiDecompile:500000
        |vpiSize:64
        |UINT:500000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:9
    |vpiObject:
    \_Operation: , line:3:27, endln:6:13
      |vpiParent:
      \_Operation: , line:3:27, endln:8:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:9
      |vpiOperand:
      \_Constant: , line:6:3, endln:6:13
        |vpiParent:
        \_Operation: , line:3:27, endln:6:13
        |vpiDecompile:2000000000
        |vpiSize:64
        |UINT:2000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:3, endln:6:13
    |vpiObject:
    \_Operation: , line:3:27, endln:8:9
      |vpiParent:
      \_ContAssign: , line:61:10, endln:8:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:6:13
      |vpiOperand:
      \_Constant: , line:8:3, endln:8:9
        |vpiParent:
        \_Operation: , line:3:27, endln:8:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:8:3, endln:8:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:68:18, endln:72:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:68
    |vpiSourceStartColumn:18
    |vpiSourceEndLine:72
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:34
      |vpiParent:
      \_Operation: , line:3:27, endln:4:9
      |vpiDecompile:1000000
      |vpiSize:64
      |UINT:1000000
      |vpiConstType:9
    |vpiObject:
    \_Operation: , line:3:27, endln:4:9
      |vpiParent:
      \_Operation: , line:3:27, endln:5:76
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:34
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:9
        |vpiParent:
        \_Operation: , line:3:27, endln:4:9
        |vpiDecompile:500000
        |vpiSize:64
        |UINT:500000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:9
    |vpiObject:
    \_Operation: , line:3:27, endln:5:76
      |vpiParent:
      \_Operation: , line:3:27, endln:7:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:9
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:76
        |vpiParent:
        \_Operation: , line:3:27, endln:5:76
        |vpiDecompile:2000000000000000000000000000000000000000000000000000000000000000000000000
        |vpiSize:-1
        |DEC:2000000000000000000000000000000000000000000000000000000000000000000000000
        |vpiConstType:1
    |vpiObject:
    \_Constant: , line:5:3, endln:5:76
    |vpiObject:
    \_Operation: , line:3:27, endln:7:9
      |vpiParent:
      \_ContAssign: , line:68:10, endln:7:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:76
      |vpiOperand:
      \_Constant: , line:7:3, endln:7:9
        |vpiParent:
        \_Operation: , line:3:27, endln:7:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:7:3, endln:7:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:74:18, endln:78:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:74
    |vpiSourceStartColumn:18
    |vpiSourceEndLine:78
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:34
      |vpiParent:
      \_Operation: , line:3:27, endln:4:9
      |vpiDecompile:1000000
      |vpiSize:64
      |UINT:1000000
      |vpiConstType:9
    |vpiObject:
    \_Operation: , line:3:27, endln:4:9
      |vpiParent:
      \_Operation: , line:3:27, endln:5:103
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:34
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:9
        |vpiParent:
        \_Operation: , line:3:27, endln:4:9
        |vpiDecompile:500000
        |vpiSize:64
        |UINT:500000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:9
    |vpiObject:
    \_Operation: , line:3:27, endln:5:103
      |vpiParent:
      \_Operation: , line:3:27, endln:7:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:9
      |vpiOperand:
      \_Constant: , line:5:3, endln:5:103
        |vpiParent:
        \_Operation: , line:3:27, endln:5:103
        |vpiDecompile:"This is a very long argument which should cause the macro instance to not be formatted as expected"
        |vpiSize:784
        |STRING:This is a very long argument which should cause the macro instance to not be formatted as expected
        |vpiConstType:6
    |vpiObject:
    \_Constant: , line:5:3, endln:5:103
    |vpiObject:
    \_Operation: , line:3:27, endln:7:9
      |vpiParent:
      \_ContAssign: , line:74:10, endln:7:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:103
      |vpiOperand:
      \_Constant: , line:7:3, endln:7:9
        |vpiParent:
        \_Operation: , line:3:27, endln:7:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:7:3, endln:7:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ADD), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:80:18, endln:85:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ADD
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ADD), line:3:1, endln:3:38
    |vpiSectionStartLine:3
    |vpiSectionStartColumn:25
    |vpiSectionEndLine:3
    |vpiSectionEndColumn:10
    |vpiSourceStartLine:80
    |vpiSourceStartColumn:18
    |vpiSourceEndLine:85
    |vpiSourceEndColumn:10
    |vpiObject:
    \_Constant: , line:3:27, endln:3:34
      |vpiParent:
      \_Operation: , line:3:27, endln:4:9
      |vpiDecompile:1000000
      |vpiSize:64
      |UINT:1000000
      |vpiConstType:9
    |vpiObject:
    \_Operation: , line:3:27, endln:4:9
      |vpiParent:
      \_Operation: , line:3:27, endln:5:17
      |vpiOpType:24
      |vpiOperand:
      \_Constant: , line:3:27, endln:3:34
      |vpiOperand:
      \_Constant: , line:4:3, endln:4:9
        |vpiParent:
        \_Operation: , line:3:27, endln:4:9
        |vpiDecompile:500000
        |vpiSize:64
        |UINT:500000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:4:3, endln:4:9
    |vpiObject:
    \_Operation: , line:3:27, endln:5:17
      |vpiParent:
      \_Operation: , line:3:27, endln:6:30
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:4:9
      |vpiOperand:
      \_Constant: , line:5:5, endln:5:17
        |vpiParent:
        \_Operation: , line:3:27, endln:5:17
        |vpiDecompile:100000000000
        |vpiSize:64
        |UINT:100000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:5:5, endln:5:17
    |vpiObject:
    \_Operation: , line:3:27, endln:6:30
      |vpiParent:
      \_Operation: , line:3:27, endln:7:5
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:5:17
      |vpiOperand:
      \_Constant: , line:6:13, endln:6:30
        |vpiParent:
        \_Operation: , line:3:27, endln:6:30
        |vpiDecompile:20000000000000000
        |vpiSize:64
        |UINT:20000000000000000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:6:13, endln:6:30
    |vpiObject:
    \_Operation: , line:3:27, endln:7:5
      |vpiParent:
      \_Operation: , line:3:27, endln:8:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:6:30
      |vpiOperand:
      \_Constant: , line:7:3, endln:7:5
        |vpiParent:
        \_Operation: , line:3:27, endln:7:5
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:7:3, endln:7:5
    |vpiObject:
    \_Operation: , line:3:27, endln:8:9
      |vpiParent:
      \_ContAssign: , line:80:10, endln:8:9
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:3:27, endln:7:5
      |vpiOperand:
      \_Constant: , line:8:3, endln:8:9
        |vpiParent:
        \_Operation: , line:3:27, endln:8:9
        |vpiDecompile:100000
        |vpiSize:64
        |UINT:100000
        |vpiConstType:9
    |vpiObject:
    \_Constant: , line:8:3, endln:8:9
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:87:3, endln:88:33
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT), line:7:1, endln:8:1
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:89
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:89
    |vpiSourceStartLine:87
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:87
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:90:3, endln:91:35
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT), line:7:1, endln:8:1
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:89
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:89
    |vpiSourceStartLine:90
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:90
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:93:3, endln:94:35
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT), line:7:1, endln:8:1
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:89
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:89
    |vpiSourceStartLine:93
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:93
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:96:3, endln:98:48
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT), line:7:1, endln:8:1
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:89
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:89
    |vpiSourceStartLine:96
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:96
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:100:3, endln:101:35
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT), line:7:1, endln:8:1
    |vpiSectionStartLine:7
    |vpiSectionStartColumn:89
    |vpiSectionEndLine:8
    |vpiSectionEndColumn:89
    |vpiSourceStartLine:100
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:100
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT_IF), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:103:3, endln:110:49
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_IF
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT_IF), line:8:1, endln:9:1
    |vpiSectionStartLine:8
    |vpiSectionStartColumn:102
    |vpiSectionEndLine:9
    |vpiSectionEndColumn:102
    |vpiSourceStartLine:103
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:103
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT_STATIC_IN_PACKAGE), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:112:3, endln:112:92
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_STATIC_IN_PACKAGE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT_STATIC_IN_PACKAGE), line:9:1, endln:10:1
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:49
    |vpiSectionEndLine:10
    |vpiSectionEndColumn:49
    |vpiSourceStartLine:112
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:112
    |vpiSourceEndColumn:3
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT_STATIC_IN_PACKAGE), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:114:3, endln:114:85
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_STATIC_IN_PACKAGE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT_STATIC_IN_PACKAGE), line:9:1, endln:10:1
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:49
    |vpiSectionEndLine:10
    |vpiSectionEndColumn:49
    |vpiSourceStartLine:114
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:114
    |vpiSourceEndColumn:3
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT_STATIC_IN_PACKAGE), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:116:3, endln:116:115
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_STATIC_IN_PACKAGE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT_STATIC_IN_PACKAGE), line:9:1, endln:10:1
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:49
    |vpiSectionEndLine:10
    |vpiSectionEndColumn:49
    |vpiSourceStartLine:116
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:116
    |vpiSourceEndColumn:3
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (ASSERT_STATIC_IN_PACKAGE), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:118:3, endln:120:69
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:ASSERT_STATIC_IN_PACKAGE
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (ASSERT_STATIC_IN_PACKAGE), line:9:1, endln:10:1
    |vpiSectionStartLine:9
    |vpiSectionStartColumn:49
    |vpiSectionEndLine:10
    |vpiSectionEndColumn:49
    |vpiSourceStartLine:118
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:118
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DV_CHECK_STD_RANDOMIZE_WITH_FATAL), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:122:3, endln:126:44
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:DV_CHECK_STD_RANDOMIZE_WITH_FATAL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DV_CHECK_STD_RANDOMIZE_WITH_FATAL), line:13:1, endln:14:1
    |vpiSectionStartLine:13
    |vpiSectionStartColumn:54
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:54
    |vpiSourceStartLine:122
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:122
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (uvm_info), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:128:3, endln:129:72
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:uvm_info
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (uvm_info), line:10:1, endln:11:1
    |vpiSectionStartLine:10
    |vpiSectionStartColumn:37
    |vpiSectionEndLine:11
    |vpiSectionEndColumn:37
    |vpiSourceStartLine:128
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:128
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DV_CHECK_STD_RANDOMIZE_WITH_FATAL), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:131:3, endln:132:73
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:DV_CHECK_STD_RANDOMIZE_WITH_FATAL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DV_CHECK_STD_RANDOMIZE_WITH_FATAL), line:13:1, endln:14:1
    |vpiSectionStartLine:13
    |vpiSectionStartColumn:54
    |vpiSectionEndLine:14
    |vpiSectionEndColumn:54
    |vpiSourceStartLine:131
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:131
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DV_CHECK_RANDOMIZE_WITH_FATAL), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:134:3, endln:135:86
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:DV_CHECK_RANDOMIZE_WITH_FATAL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DV_CHECK_RANDOMIZE_WITH_FATAL), line:12:1, endln:13:1
    |vpiSectionStartLine:12
    |vpiSectionStartColumn:50
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:50
    |vpiSourceStartLine:134
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:134
    |vpiSourceEndColumn:1
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (DV_CHECK_RANDOMIZE_WITH_FATAL), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:137:3, endln:155:4
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv
    |vpiName:DV_CHECK_RANDOMIZE_WITH_FATAL
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (DV_CHECK_RANDOMIZE_WITH_FATAL), line:12:1, endln:13:1
    |vpiSectionStartLine:12
    |vpiSectionStartColumn:50
    |vpiSectionEndLine:13
    |vpiSectionEndColumn:50
    |vpiSourceStartLine:137
    |vpiSourceStartColumn:3
    |vpiSourceEndLine:137
    |vpiSourceEndColumn:1
|vpiAllModules:
\_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@m)
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:work@m
  |vpiImportTypespec:
  \_Net: (work@m.xyz0), line:16:10, endln:16:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz0
    |vpiFullName:work@m.xyz0
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz1), line:21:10, endln:21:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz1
    |vpiFullName:work@m.xyz1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz2), line:26:10, endln:26:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz2
    |vpiFullName:work@m.xyz2
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz3), line:31:10, endln:31:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz3
    |vpiFullName:work@m.xyz3
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz4), line:36:10, endln:36:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz4
    |vpiFullName:work@m.xyz4
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz5), line:41:10, endln:41:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz5
    |vpiFullName:work@m.xyz5
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz6), line:46:10, endln:46:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz6
    |vpiFullName:work@m.xyz6
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz7), line:51:10, endln:51:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz7
    |vpiFullName:work@m.xyz7
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz8), line:56:10, endln:56:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz8
    |vpiFullName:work@m.xyz8
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz9), line:61:10, endln:61:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz9
    |vpiFullName:work@m.xyz9
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz10), line:68:10, endln:68:15
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz10
    |vpiFullName:work@m.xyz10
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz11), line:74:10, endln:74:15
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz11
    |vpiFullName:work@m.xyz11
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.xyz12), line:80:10, endln:80:15
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiName:xyz12
    |vpiFullName:work@m.xyz12
    |vpiNetType:1
  |vpiDefName:work@m
  |vpiNet:
  \_Net: (work@m.xyz0), line:16:10, endln:16:14
  |vpiNet:
  \_Net: (work@m.xyz1), line:21:10, endln:21:14
  |vpiNet:
  \_Net: (work@m.xyz2), line:26:10, endln:26:14
  |vpiNet:
  \_Net: (work@m.xyz3), line:31:10, endln:31:14
  |vpiNet:
  \_Net: (work@m.xyz4), line:36:10, endln:36:14
  |vpiNet:
  \_Net: (work@m.xyz5), line:41:10, endln:41:14
  |vpiNet:
  \_Net: (work@m.xyz6), line:46:10, endln:46:14
  |vpiNet:
  \_Net: (work@m.xyz7), line:51:10, endln:51:14
  |vpiNet:
  \_Net: (work@m.xyz8), line:56:10, endln:56:14
  |vpiNet:
  \_Net: (work@m.xyz9), line:61:10, endln:61:14
  |vpiNet:
  \_Net: (work@m.xyz10), line:68:10, endln:68:15
  |vpiNet:
  \_Net: (work@m.xyz11), line:74:10, endln:74:15
  |vpiNet:
  \_Net: (work@m.xyz12), line:80:10, endln:80:15
  |vpiContAssign:
  \_ContAssign: , line:16:10, endln:6:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:6:9
    |vpiLhs:
    \_RefObj: (work@m.xyz0), line:16:10, endln:16:14
      |vpiParent:
      \_ContAssign: , line:16:10, endln:6:9
      |vpiName:xyz0
      |vpiFullName:work@m.xyz0
      |vpiActual:
      \_Net: (work@m.xyz0), line:16:10, endln:16:14
  |vpiContAssign:
  \_ContAssign: , line:21:10, endln:6:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:6:9
    |vpiLhs:
    \_RefObj: (work@m.xyz1), line:21:10, endln:21:14
      |vpiParent:
      \_ContAssign: , line:21:10, endln:6:9
      |vpiName:xyz1
      |vpiFullName:work@m.xyz1
      |vpiActual:
      \_Net: (work@m.xyz1), line:21:10, endln:21:14
  |vpiContAssign:
  \_ContAssign: , line:26:10, endln:6:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:6:9
    |vpiLhs:
    \_RefObj: (work@m.xyz2), line:26:10, endln:26:14
      |vpiParent:
      \_ContAssign: , line:26:10, endln:6:9
      |vpiName:xyz2
      |vpiFullName:work@m.xyz2
      |vpiActual:
      \_Net: (work@m.xyz2), line:26:10, endln:26:14
  |vpiContAssign:
  \_ContAssign: , line:31:10, endln:6:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:6:9
    |vpiLhs:
    \_RefObj: (work@m.xyz3), line:31:10, endln:31:14
      |vpiParent:
      \_ContAssign: , line:31:10, endln:6:9
      |vpiName:xyz3
      |vpiFullName:work@m.xyz3
      |vpiActual:
      \_Net: (work@m.xyz3), line:31:10, endln:31:14
  |vpiContAssign:
  \_ContAssign: , line:36:10, endln:6:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:6:9
    |vpiLhs:
    \_RefObj: (work@m.xyz4), line:36:10, endln:36:14
      |vpiParent:
      \_ContAssign: , line:36:10, endln:6:9
      |vpiName:xyz4
      |vpiFullName:work@m.xyz4
      |vpiActual:
      \_Net: (work@m.xyz4), line:36:10, endln:36:14
  |vpiContAssign:
  \_ContAssign: , line:41:10, endln:6:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:6:9
    |vpiLhs:
    \_RefObj: (work@m.xyz5), line:41:10, endln:41:14
      |vpiParent:
      \_ContAssign: , line:41:10, endln:6:9
      |vpiName:xyz5
      |vpiFullName:work@m.xyz5
      |vpiActual:
      \_Net: (work@m.xyz5), line:41:10, endln:41:14
  |vpiContAssign:
  \_ContAssign: , line:46:10, endln:6:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:6:9
    |vpiLhs:
    \_RefObj: (work@m.xyz6), line:46:10, endln:46:14
      |vpiParent:
      \_ContAssign: , line:46:10, endln:6:9
      |vpiName:xyz6
      |vpiFullName:work@m.xyz6
      |vpiActual:
      \_Net: (work@m.xyz6), line:46:10, endln:46:14
  |vpiContAssign:
  \_ContAssign: , line:51:10, endln:6:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:6:9
    |vpiLhs:
    \_RefObj: (work@m.xyz7), line:51:10, endln:51:14
      |vpiParent:
      \_ContAssign: , line:51:10, endln:6:9
      |vpiName:xyz7
      |vpiFullName:work@m.xyz7
      |vpiActual:
      \_Net: (work@m.xyz7), line:51:10, endln:51:14
  |vpiContAssign:
  \_ContAssign: , line:56:10, endln:6:12
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:6:12
    |vpiLhs:
    \_RefObj: (work@m.xyz8), line:56:10, endln:56:14
      |vpiParent:
      \_ContAssign: , line:56:10, endln:6:12
      |vpiName:xyz8
      |vpiFullName:work@m.xyz8
      |vpiActual:
      \_Net: (work@m.xyz8), line:56:10, endln:56:14
  |vpiContAssign:
  \_ContAssign: , line:61:10, endln:8:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:8:9
    |vpiLhs:
    \_RefObj: (work@m.xyz9), line:61:10, endln:61:14
      |vpiParent:
      \_ContAssign: , line:61:10, endln:8:9
      |vpiName:xyz9
      |vpiFullName:work@m.xyz9
      |vpiActual:
      \_Net: (work@m.xyz9), line:61:10, endln:61:14
  |vpiContAssign:
  \_ContAssign: , line:68:10, endln:7:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:7:9
    |vpiLhs:
    \_RefObj: (work@m.xyz10), line:68:10, endln:68:15
      |vpiParent:
      \_ContAssign: , line:68:10, endln:7:9
      |vpiName:xyz10
      |vpiFullName:work@m.xyz10
      |vpiActual:
      \_Net: (work@m.xyz10), line:68:10, endln:68:15
  |vpiContAssign:
  \_ContAssign: , line:74:10, endln:7:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:7:9
    |vpiLhs:
    \_RefObj: (work@m.xyz11), line:74:10, endln:74:15
      |vpiParent:
      \_ContAssign: , line:74:10, endln:7:9
      |vpiName:xyz11
      |vpiFullName:work@m.xyz11
      |vpiActual:
      \_Net: (work@m.xyz11), line:74:10, endln:74:15
  |vpiContAssign:
  \_ContAssign: , line:80:10, endln:8:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
    |vpiRhs:
    \_Operation: , line:3:27, endln:8:9
    |vpiLhs:
    \_RefObj: (work@m.xyz12), line:80:10, endln:80:15
      |vpiParent:
      \_ContAssign: , line:80:10, endln:8:9
      |vpiName:xyz12
      |vpiFullName:work@m.xyz12
      |vpiActual:
      \_Net: (work@m.xyz12), line:80:10, endln:80:15
|vpiTypedef:
\_ModuleTypespec: (m)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:m
  |vpiModule:
  \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/MacroInstanceAlignment/dut.sv, line:15:1, endln:196:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 29
[   NOTE] : 0
