/home/kavinraj/workspace/learnVLSI/sys_verilog_p/IC2021/src/rtl/adders/full_adder.sv
/home/kavinraj/workspace/learnVLSI/sys_verilog_p/IC2021/src/rtl/adders/ripple_carry_adder.sv
