

================================================================
== Vitis HLS Report for 'recv_data_burst'
================================================================
* Date:           Sat Nov 19 15:17:00 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16386|    16386|  0.164 ms|  0.164 ms|  16386|  16386|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_39_1  |    16384|    16384|         2|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 5 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reg_id = alloca i32 1"   --->   Operation 6 'alloca' 'reg_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 7 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_8_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_8_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_9_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_9_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_10_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_10_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_11_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_11_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_12_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_12_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_13_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_13_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_14_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_14_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_15_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_15_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_20, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln39 = store i15 0, i15 %idx" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 42 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 0, i32 %j_3" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 43 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 0, i32 %reg_id" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 44 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 0, i32 %i_4" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 45 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 46 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%reg_id_5 = load i32 %reg_id" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 47 'load' 'reg_id_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%j_5 = load i32 %j_3" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 48 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%idx_2 = load i15 %idx" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 49 'load' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.07ns)   --->   "%icmp_ln39 = icmp_eq  i15 %idx_2, i15 16384" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 50 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%add_ln39 = add i15 %idx_2, i15 1" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 52 'add' 'add_ln39' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.body.split, void %for.end" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 53 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_4_load = load i32 %i_4" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 54 'load' 'i_4_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i15 %idx_2" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 55 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %j_5" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 56 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr i64 %data_in, i64 0, i64 %zext_ln39" [center-reduced-max-throughput/src/correlation.cpp:43]   --->   Operation 57 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%val_V = load i14 %data_in_addr" [center-reduced-max-throughput/src/correlation.cpp:43]   --->   Operation 58 'load' 'val_V' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16384> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %i_4_load" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 59 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i32 %j_5" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 60 'trunc' 'trunc_ln11_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %reg_id_5" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 61 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.44ns)   --->   "%switch_ln46 = switch i4 %trunc_ln46, void %arrayidx531.case.15, i4 0, void %arrayidx531.case.0, i4 1, void %arrayidx531.case.1, i4 2, void %arrayidx531.case.2, i4 3, void %arrayidx531.case.3, i4 4, void %arrayidx531.case.4, i4 5, void %arrayidx531.case.5, i4 6, void %arrayidx531.case.6, i4 7, void %arrayidx531.case.7, i4 8, void %arrayidx531.case.8, i4 9, void %arrayidx531.case.9, i4 10, void %arrayidx531.case.10, i4 11, void %arrayidx531.case.11, i4 12, void %arrayidx531.case.12, i4 13, void %arrayidx531.case.13, i4 14, void %arrayidx531.case.14" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 62 'switch' 'switch_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.44>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.061, void %arrayidx531.case.162" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 63 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 14)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1254, void %arrayidx2084.case.0253" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 64 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 14)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 65 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 14)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.057, void %arrayidx531.case.158" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 66 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 13)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1250, void %arrayidx2084.case.0249" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 67 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 13)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 68 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 13)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.053, void %arrayidx531.case.154" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 69 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 12)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1246, void %arrayidx2084.case.0245" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 70 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 12)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 71 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 12)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.049, void %arrayidx531.case.150" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 72 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 11)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1242, void %arrayidx2084.case.0241" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 73 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 11)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 74 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 11)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.045, void %arrayidx531.case.146" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 75 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1238, void %arrayidx2084.case.0237" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 76 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 77 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 10)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.041, void %arrayidx531.case.142" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 78 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 9)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1234, void %arrayidx2084.case.0233" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 79 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 9)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 80 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 9)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.037, void %arrayidx531.case.138" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 81 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1230, void %arrayidx2084.case.0229" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 82 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 8)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 83 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.033, void %arrayidx531.case.134" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 84 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1226, void %arrayidx2084.case.0225" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 85 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 86 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.029, void %arrayidx531.case.130" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 87 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1222, void %arrayidx2084.case.0221" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 88 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 89 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.025, void %arrayidx531.case.126" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 90 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1218, void %arrayidx2084.case.0217" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 91 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 92 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.021, void %arrayidx531.case.122" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 93 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1214, void %arrayidx2084.case.0213" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 94 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 95 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.017, void %arrayidx531.case.118" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 96 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1210, void %arrayidx2084.case.0209" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 97 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 98 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.013, void %arrayidx531.case.114" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 99 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1206, void %arrayidx2084.case.0205" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 100 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 101 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.09, void %arrayidx531.case.110" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 102 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1202, void %arrayidx2084.case.0201" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 103 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 104 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.03, void %arrayidx531.case.16" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 105 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1198, void %arrayidx2084.case.0197" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 106 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 107 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.065, void %arrayidx531.case.166" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 108 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 15)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1258, void %arrayidx2084.case.0257" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 109 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 15)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 110 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 15)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%i_4_load_1 = load i32 %i_4" [center-reduced-max-throughput/src/correlation.cpp:64]   --->   Operation 111 'load' 'i_4_load_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.01ns)   --->   "%j = add i32 %j_5, i32 4" [center-reduced-max-throughput/src/correlation.cpp:61]   --->   Operation 112 'add' 'j' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.99ns)   --->   "%icmp_ln62 = icmp_eq  i32 %j, i32 64" [center-reduced-max-throughput/src/correlation.cpp:62]   --->   Operation 113 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.01ns)   --->   "%i = add i32 %i_4_load_1, i32 1" [center-reduced-max-throughput/src/correlation.cpp:64]   --->   Operation 114 'add' 'i' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.99ns)   --->   "%icmp_ln65 = icmp_eq  i32 %i, i32 64" [center-reduced-max-throughput/src/correlation.cpp:65]   --->   Operation 115 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (1.01ns)   --->   "%add_ln67 = add i32 %reg_id_5, i32 1" [center-reduced-max-throughput/src/correlation.cpp:67]   --->   Operation 116 'add' 'add_ln67' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node i_6)   --->   "%i_5 = select i1 %icmp_ln65, i32 0, i32 %i" [center-reduced-max-throughput/src/correlation.cpp:65]   --->   Operation 117 'select' 'i_5' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node reg_id_7)   --->   "%reg_id_6 = select i1 %icmp_ln65, i32 %add_ln67, i32 %reg_id_5" [center-reduced-max-throughput/src/correlation.cpp:65]   --->   Operation 118 'select' 'reg_id_6' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.44ns) (out node of the LUT)   --->   "%i_6 = select i1 %icmp_ln62, i32 %i_5, i32 %i_4_load_1" [center-reduced-max-throughput/src/correlation.cpp:62]   --->   Operation 119 'select' 'i_6' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.44ns) (out node of the LUT)   --->   "%reg_id_7 = select i1 %icmp_ln62, i32 %reg_id_6, i32 %reg_id_5" [center-reduced-max-throughput/src/correlation.cpp:62]   --->   Operation 120 'select' 'reg_id_7' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.44ns)   --->   "%j_6 = select i1 %icmp_ln62, i32 0, i32 %j" [center-reduced-max-throughput/src/correlation.cpp:62]   --->   Operation 121 'select' 'j_6' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln39 = store i15 %add_ln39, i15 %idx" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 122 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %j_6, i32 %j_3" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 123 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %reg_id_7, i32 %reg_id" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 124 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %i_6, i32 %i_4" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 125 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body" [center-reduced-max-throughput/src/correlation.cpp:39]   --->   Operation 126 'br' 'br_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [center-reduced-max-throughput/src/correlation.cpp:71]   --->   Operation 471 'ret' 'ret_ln71' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [center-reduced-max-throughput/src/correlation.cpp:40]   --->   Operation 127 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [center-reduced-max-throughput/src/correlation.cpp:31]   --->   Operation 128 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/2] (1.23ns)   --->   "%val_V = load i14 %data_in_addr" [center-reduced-max-throughput/src/correlation.cpp:43]   --->   Operation 129 'load' 'val_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16384> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln11, i6 0" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 130 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.80ns)   --->   "%addr = add i12 %shl_ln, i12 %trunc_ln39" [center-reduced-max-throughput/src/correlation.cpp:11]   --->   Operation 131 'add' 'addr' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %val_V" [center-reduced-max-throughput/src/correlation.cpp:16]   --->   Operation 132 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i16 %trunc_ln16" [center-reduced-max-throughput/src/correlation.cpp:16]   --->   Operation 133 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %addr, i32 1, i32 11" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 134 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %lshr_ln" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 135 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 136 'getelementptr' 'reg_file_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 137 'getelementptr' 'reg_file_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 138 'getelementptr' 'reg_file_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 139 'getelementptr' 'reg_file_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 140 'getelementptr' 'reg_file_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 141 'getelementptr' 'reg_file_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 142 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 143 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 144 'getelementptr' 'reg_file_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 145 'getelementptr' 'reg_file_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 146 'getelementptr' 'reg_file_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 147 'getelementptr' 'reg_file_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 148 'getelementptr' 'reg_file_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 149 'getelementptr' 'reg_file_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 150 'getelementptr' 'reg_file_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 151 'getelementptr' 'reg_file_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%reg_file_8_0_addr = getelementptr i16 %reg_file_8_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 152 'getelementptr' 'reg_file_8_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%reg_file_8_1_addr = getelementptr i16 %reg_file_8_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 153 'getelementptr' 'reg_file_8_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%reg_file_9_0_addr = getelementptr i16 %reg_file_9_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 154 'getelementptr' 'reg_file_9_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%reg_file_9_1_addr = getelementptr i16 %reg_file_9_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 155 'getelementptr' 'reg_file_9_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%reg_file_10_0_addr = getelementptr i16 %reg_file_10_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 156 'getelementptr' 'reg_file_10_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%reg_file_10_1_addr = getelementptr i16 %reg_file_10_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 157 'getelementptr' 'reg_file_10_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%reg_file_11_0_addr = getelementptr i16 %reg_file_11_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 158 'getelementptr' 'reg_file_11_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%reg_file_11_1_addr = getelementptr i16 %reg_file_11_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 159 'getelementptr' 'reg_file_11_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%reg_file_12_0_addr = getelementptr i16 %reg_file_12_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 160 'getelementptr' 'reg_file_12_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%reg_file_12_1_addr = getelementptr i16 %reg_file_12_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 161 'getelementptr' 'reg_file_12_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%reg_file_13_0_addr = getelementptr i16 %reg_file_13_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 162 'getelementptr' 'reg_file_13_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%reg_file_13_1_addr = getelementptr i16 %reg_file_13_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 163 'getelementptr' 'reg_file_13_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%reg_file_14_0_addr = getelementptr i16 %reg_file_14_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 164 'getelementptr' 'reg_file_14_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%reg_file_14_1_addr = getelementptr i16 %reg_file_14_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 165 'getelementptr' 'reg_file_14_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%reg_file_15_0_addr = getelementptr i16 %reg_file_15_0, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 166 'getelementptr' 'reg_file_15_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%reg_file_15_1_addr = getelementptr i16 %reg_file_15_1, i64 0, i64 %zext_ln46" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 167 'getelementptr' 'reg_file_15_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 16, i32 31" [center-reduced-max-throughput/src/correlation.cpp:16]   --->   Operation 168 'partselect' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i16 %trunc_ln16_1" [center-reduced-max-throughput/src/correlation.cpp:16]   --->   Operation 169 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.80ns)   --->   "%add_ln47 = add i12 %addr, i12 1" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 170 'add' 'add_ln47' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln47, i32 1, i32 11" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 171 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i11 %lshr_ln4"   --->   Operation 172 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 32, i32 47" [center-reduced-max-throughput/src/correlation.cpp:16]   --->   Operation 173 'partselect' 'trunc_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln16_2 = bitcast i16 %trunc_ln16_2" [center-reduced-max-throughput/src/correlation.cpp:16]   --->   Operation 174 'bitcast' 'bitcast_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.80ns)   --->   "%add_ln48 = add i12 %addr, i12 2" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 175 'add' 'add_ln48' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln48, i32 1, i32 11" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 176 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1669_1 = zext i11 %lshr_ln5"   --->   Operation 177 'zext' 'zext_ln1669_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln16_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 48, i32 63" [center-reduced-max-throughput/src/correlation.cpp:16]   --->   Operation 178 'partselect' 'trunc_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln16_3 = bitcast i16 %trunc_ln16_3" [center-reduced-max-throughput/src/correlation.cpp:16]   --->   Operation 179 'bitcast' 'bitcast_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.80ns)   --->   "%add_ln49 = add i12 %addr, i12 3" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 180 'add' 'add_ln49' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln49, i32 1, i32 11" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 181 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i11 %lshr_ln6" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 182 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_14_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 183 'store' 'store_ln46' <Predicate = (trunc_ln46 == 14 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.14" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 184 'br' 'br_ln46' <Predicate = (trunc_ln46 == 14 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_14_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 185 'store' 'store_ln46' <Predicate = (trunc_ln46 == 14 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.14" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 186 'br' 'br_ln46' <Predicate = (trunc_ln46 == 14 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%reg_file_14_0_addr_4 = getelementptr i16 %reg_file_14_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 187 'getelementptr' 'reg_file_14_0_addr_4' <Predicate = (trunc_ln46 == 14)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%reg_file_14_1_addr_4 = getelementptr i16 %reg_file_14_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 188 'getelementptr' 'reg_file_14_1_addr_4' <Predicate = (trunc_ln46 == 14)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%reg_file_14_0_addr_5 = getelementptr i16 %reg_file_14_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 189 'getelementptr' 'reg_file_14_0_addr_5' <Predicate = (trunc_ln46 == 14)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%reg_file_14_1_addr_5 = getelementptr i16 %reg_file_14_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 190 'getelementptr' 'reg_file_14_1_addr_5' <Predicate = (trunc_ln46 == 14)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_14_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 191 'store' 'store_ln47' <Predicate = (trunc_ln46 == 14 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 192 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_14_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 192 'store' 'store_ln48' <Predicate = (trunc_ln46 == 14 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 193 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_14_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 193 'store' 'store_ln49' <Predicate = (trunc_ln46 == 14 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit252" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 194 'br' 'br_ln49' <Predicate = (trunc_ln46 == 14 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_14_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 195 'store' 'store_ln47' <Predicate = (trunc_ln46 == 14 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%reg_file_14_1_addr_6 = getelementptr i16 %reg_file_14_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 196 'getelementptr' 'reg_file_14_1_addr_6' <Predicate = (trunc_ln46 == 14 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_14_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 197 'store' 'store_ln48' <Predicate = (trunc_ln46 == 14 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%reg_file_14_0_addr_6 = getelementptr i16 %reg_file_14_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 198 'getelementptr' 'reg_file_14_0_addr_6' <Predicate = (trunc_ln46 == 14 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_14_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 199 'store' 'store_ln49' <Predicate = (trunc_ln46 == 14 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit252" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 200 'br' 'br_ln49' <Predicate = (trunc_ln46 == 14 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_13_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 201 'store' 'store_ln46' <Predicate = (trunc_ln46 == 13 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.13" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 202 'br' 'br_ln46' <Predicate = (trunc_ln46 == 13 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_13_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 203 'store' 'store_ln46' <Predicate = (trunc_ln46 == 13 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.13" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 204 'br' 'br_ln46' <Predicate = (trunc_ln46 == 13 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%reg_file_13_0_addr_4 = getelementptr i16 %reg_file_13_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 205 'getelementptr' 'reg_file_13_0_addr_4' <Predicate = (trunc_ln46 == 13)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%reg_file_13_1_addr_4 = getelementptr i16 %reg_file_13_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 206 'getelementptr' 'reg_file_13_1_addr_4' <Predicate = (trunc_ln46 == 13)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%reg_file_13_0_addr_5 = getelementptr i16 %reg_file_13_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 207 'getelementptr' 'reg_file_13_0_addr_5' <Predicate = (trunc_ln46 == 13)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%reg_file_13_1_addr_5 = getelementptr i16 %reg_file_13_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 208 'getelementptr' 'reg_file_13_1_addr_5' <Predicate = (trunc_ln46 == 13)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_13_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 209 'store' 'store_ln47' <Predicate = (trunc_ln46 == 13 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 210 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_13_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 210 'store' 'store_ln48' <Predicate = (trunc_ln46 == 13 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_13_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 211 'store' 'store_ln49' <Predicate = (trunc_ln46 == 13 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit248" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 212 'br' 'br_ln49' <Predicate = (trunc_ln46 == 13 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_13_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 213 'store' 'store_ln47' <Predicate = (trunc_ln46 == 13 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%reg_file_13_1_addr_6 = getelementptr i16 %reg_file_13_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 214 'getelementptr' 'reg_file_13_1_addr_6' <Predicate = (trunc_ln46 == 13 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_13_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 215 'store' 'store_ln48' <Predicate = (trunc_ln46 == 13 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%reg_file_13_0_addr_6 = getelementptr i16 %reg_file_13_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 216 'getelementptr' 'reg_file_13_0_addr_6' <Predicate = (trunc_ln46 == 13 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_13_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 217 'store' 'store_ln49' <Predicate = (trunc_ln46 == 13 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit248" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 218 'br' 'br_ln49' <Predicate = (trunc_ln46 == 13 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_12_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 219 'store' 'store_ln46' <Predicate = (trunc_ln46 == 12 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.12" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 220 'br' 'br_ln46' <Predicate = (trunc_ln46 == 12 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_12_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 221 'store' 'store_ln46' <Predicate = (trunc_ln46 == 12 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.12" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 222 'br' 'br_ln46' <Predicate = (trunc_ln46 == 12 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%reg_file_12_0_addr_4 = getelementptr i16 %reg_file_12_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 223 'getelementptr' 'reg_file_12_0_addr_4' <Predicate = (trunc_ln46 == 12)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%reg_file_12_1_addr_4 = getelementptr i16 %reg_file_12_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 224 'getelementptr' 'reg_file_12_1_addr_4' <Predicate = (trunc_ln46 == 12)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%reg_file_12_0_addr_5 = getelementptr i16 %reg_file_12_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 225 'getelementptr' 'reg_file_12_0_addr_5' <Predicate = (trunc_ln46 == 12)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%reg_file_12_1_addr_5 = getelementptr i16 %reg_file_12_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 226 'getelementptr' 'reg_file_12_1_addr_5' <Predicate = (trunc_ln46 == 12)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_12_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 227 'store' 'store_ln47' <Predicate = (trunc_ln46 == 12 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 228 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_12_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 228 'store' 'store_ln48' <Predicate = (trunc_ln46 == 12 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_12_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 229 'store' 'store_ln49' <Predicate = (trunc_ln46 == 12 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit244" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 230 'br' 'br_ln49' <Predicate = (trunc_ln46 == 12 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_12_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 231 'store' 'store_ln47' <Predicate = (trunc_ln46 == 12 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%reg_file_12_1_addr_6 = getelementptr i16 %reg_file_12_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 232 'getelementptr' 'reg_file_12_1_addr_6' <Predicate = (trunc_ln46 == 12 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_12_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 233 'store' 'store_ln48' <Predicate = (trunc_ln46 == 12 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%reg_file_12_0_addr_6 = getelementptr i16 %reg_file_12_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 234 'getelementptr' 'reg_file_12_0_addr_6' <Predicate = (trunc_ln46 == 12 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_12_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 235 'store' 'store_ln49' <Predicate = (trunc_ln46 == 12 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit244" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 236 'br' 'br_ln49' <Predicate = (trunc_ln46 == 12 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_11_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 237 'store' 'store_ln46' <Predicate = (trunc_ln46 == 11 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.11" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 238 'br' 'br_ln46' <Predicate = (trunc_ln46 == 11 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_11_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 239 'store' 'store_ln46' <Predicate = (trunc_ln46 == 11 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.11" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 240 'br' 'br_ln46' <Predicate = (trunc_ln46 == 11 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%reg_file_11_0_addr_4 = getelementptr i16 %reg_file_11_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 241 'getelementptr' 'reg_file_11_0_addr_4' <Predicate = (trunc_ln46 == 11)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%reg_file_11_1_addr_4 = getelementptr i16 %reg_file_11_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 242 'getelementptr' 'reg_file_11_1_addr_4' <Predicate = (trunc_ln46 == 11)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%reg_file_11_0_addr_5 = getelementptr i16 %reg_file_11_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 243 'getelementptr' 'reg_file_11_0_addr_5' <Predicate = (trunc_ln46 == 11)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%reg_file_11_1_addr_5 = getelementptr i16 %reg_file_11_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 244 'getelementptr' 'reg_file_11_1_addr_5' <Predicate = (trunc_ln46 == 11)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_11_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 245 'store' 'store_ln47' <Predicate = (trunc_ln46 == 11 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 246 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_11_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 246 'store' 'store_ln48' <Predicate = (trunc_ln46 == 11 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_11_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 247 'store' 'store_ln49' <Predicate = (trunc_ln46 == 11 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit240" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 248 'br' 'br_ln49' <Predicate = (trunc_ln46 == 11 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_11_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 249 'store' 'store_ln47' <Predicate = (trunc_ln46 == 11 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%reg_file_11_1_addr_6 = getelementptr i16 %reg_file_11_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 250 'getelementptr' 'reg_file_11_1_addr_6' <Predicate = (trunc_ln46 == 11 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_11_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 251 'store' 'store_ln48' <Predicate = (trunc_ln46 == 11 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%reg_file_11_0_addr_6 = getelementptr i16 %reg_file_11_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 252 'getelementptr' 'reg_file_11_0_addr_6' <Predicate = (trunc_ln46 == 11 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_11_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 253 'store' 'store_ln49' <Predicate = (trunc_ln46 == 11 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit240" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 254 'br' 'br_ln49' <Predicate = (trunc_ln46 == 11 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_10_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 255 'store' 'store_ln46' <Predicate = (trunc_ln46 == 10 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.10" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 256 'br' 'br_ln46' <Predicate = (trunc_ln46 == 10 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_10_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 257 'store' 'store_ln46' <Predicate = (trunc_ln46 == 10 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.10" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 258 'br' 'br_ln46' <Predicate = (trunc_ln46 == 10 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%reg_file_10_0_addr_4 = getelementptr i16 %reg_file_10_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 259 'getelementptr' 'reg_file_10_0_addr_4' <Predicate = (trunc_ln46 == 10)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%reg_file_10_1_addr_4 = getelementptr i16 %reg_file_10_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 260 'getelementptr' 'reg_file_10_1_addr_4' <Predicate = (trunc_ln46 == 10)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%reg_file_10_0_addr_5 = getelementptr i16 %reg_file_10_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 261 'getelementptr' 'reg_file_10_0_addr_5' <Predicate = (trunc_ln46 == 10)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%reg_file_10_1_addr_5 = getelementptr i16 %reg_file_10_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 262 'getelementptr' 'reg_file_10_1_addr_5' <Predicate = (trunc_ln46 == 10)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_10_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 263 'store' 'store_ln47' <Predicate = (trunc_ln46 == 10 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 264 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_10_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 264 'store' 'store_ln48' <Predicate = (trunc_ln46 == 10 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_10_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 265 'store' 'store_ln49' <Predicate = (trunc_ln46 == 10 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit236" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 266 'br' 'br_ln49' <Predicate = (trunc_ln46 == 10 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_10_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 267 'store' 'store_ln47' <Predicate = (trunc_ln46 == 10 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%reg_file_10_1_addr_6 = getelementptr i16 %reg_file_10_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 268 'getelementptr' 'reg_file_10_1_addr_6' <Predicate = (trunc_ln46 == 10 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_10_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 269 'store' 'store_ln48' <Predicate = (trunc_ln46 == 10 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%reg_file_10_0_addr_6 = getelementptr i16 %reg_file_10_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 270 'getelementptr' 'reg_file_10_0_addr_6' <Predicate = (trunc_ln46 == 10 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_10_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 271 'store' 'store_ln49' <Predicate = (trunc_ln46 == 10 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit236" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 272 'br' 'br_ln49' <Predicate = (trunc_ln46 == 10 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_9_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 273 'store' 'store_ln46' <Predicate = (trunc_ln46 == 9 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.9" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 274 'br' 'br_ln46' <Predicate = (trunc_ln46 == 9 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_9_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 275 'store' 'store_ln46' <Predicate = (trunc_ln46 == 9 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.9" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 276 'br' 'br_ln46' <Predicate = (trunc_ln46 == 9 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%reg_file_9_0_addr_4 = getelementptr i16 %reg_file_9_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 277 'getelementptr' 'reg_file_9_0_addr_4' <Predicate = (trunc_ln46 == 9)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%reg_file_9_1_addr_4 = getelementptr i16 %reg_file_9_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 278 'getelementptr' 'reg_file_9_1_addr_4' <Predicate = (trunc_ln46 == 9)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%reg_file_9_0_addr_5 = getelementptr i16 %reg_file_9_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 279 'getelementptr' 'reg_file_9_0_addr_5' <Predicate = (trunc_ln46 == 9)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%reg_file_9_1_addr_5 = getelementptr i16 %reg_file_9_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 280 'getelementptr' 'reg_file_9_1_addr_5' <Predicate = (trunc_ln46 == 9)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_9_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 281 'store' 'store_ln47' <Predicate = (trunc_ln46 == 9 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 282 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_9_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 282 'store' 'store_ln48' <Predicate = (trunc_ln46 == 9 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 283 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_9_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 283 'store' 'store_ln49' <Predicate = (trunc_ln46 == 9 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit232" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 284 'br' 'br_ln49' <Predicate = (trunc_ln46 == 9 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_9_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 285 'store' 'store_ln47' <Predicate = (trunc_ln46 == 9 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%reg_file_9_1_addr_6 = getelementptr i16 %reg_file_9_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 286 'getelementptr' 'reg_file_9_1_addr_6' <Predicate = (trunc_ln46 == 9 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_9_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 287 'store' 'store_ln48' <Predicate = (trunc_ln46 == 9 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%reg_file_9_0_addr_6 = getelementptr i16 %reg_file_9_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 288 'getelementptr' 'reg_file_9_0_addr_6' <Predicate = (trunc_ln46 == 9 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_9_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 289 'store' 'store_ln49' <Predicate = (trunc_ln46 == 9 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit232" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 290 'br' 'br_ln49' <Predicate = (trunc_ln46 == 9 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_8_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 291 'store' 'store_ln46' <Predicate = (trunc_ln46 == 8 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.8" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 292 'br' 'br_ln46' <Predicate = (trunc_ln46 == 8 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_8_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 293 'store' 'store_ln46' <Predicate = (trunc_ln46 == 8 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.8" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 294 'br' 'br_ln46' <Predicate = (trunc_ln46 == 8 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%reg_file_8_0_addr_4 = getelementptr i16 %reg_file_8_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 295 'getelementptr' 'reg_file_8_0_addr_4' <Predicate = (trunc_ln46 == 8)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%reg_file_8_1_addr_4 = getelementptr i16 %reg_file_8_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 296 'getelementptr' 'reg_file_8_1_addr_4' <Predicate = (trunc_ln46 == 8)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%reg_file_8_0_addr_5 = getelementptr i16 %reg_file_8_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 297 'getelementptr' 'reg_file_8_0_addr_5' <Predicate = (trunc_ln46 == 8)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%reg_file_8_1_addr_5 = getelementptr i16 %reg_file_8_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 298 'getelementptr' 'reg_file_8_1_addr_5' <Predicate = (trunc_ln46 == 8)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_8_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 299 'store' 'store_ln47' <Predicate = (trunc_ln46 == 8 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 300 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_8_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 300 'store' 'store_ln48' <Predicate = (trunc_ln46 == 8 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 301 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_8_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 301 'store' 'store_ln49' <Predicate = (trunc_ln46 == 8 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit228" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 302 'br' 'br_ln49' <Predicate = (trunc_ln46 == 8 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_8_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 303 'store' 'store_ln47' <Predicate = (trunc_ln46 == 8 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%reg_file_8_1_addr_6 = getelementptr i16 %reg_file_8_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 304 'getelementptr' 'reg_file_8_1_addr_6' <Predicate = (trunc_ln46 == 8 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_8_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 305 'store' 'store_ln48' <Predicate = (trunc_ln46 == 8 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%reg_file_8_0_addr_6 = getelementptr i16 %reg_file_8_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 306 'getelementptr' 'reg_file_8_0_addr_6' <Predicate = (trunc_ln46 == 8 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_8_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 307 'store' 'store_ln49' <Predicate = (trunc_ln46 == 8 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit228" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 308 'br' 'br_ln49' <Predicate = (trunc_ln46 == 8 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_7_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 309 'store' 'store_ln46' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.7" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 310 'br' 'br_ln46' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_7_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 311 'store' 'store_ln46' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.7" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 312 'br' 'br_ln46' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_4 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 313 'getelementptr' 'reg_file_7_0_addr_4' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_4 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 314 'getelementptr' 'reg_file_7_1_addr_4' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_5 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 315 'getelementptr' 'reg_file_7_0_addr_5' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_5 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 316 'getelementptr' 'reg_file_7_1_addr_5' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_7_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 317 'store' 'store_ln47' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 318 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_7_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 318 'store' 'store_ln48' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 319 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_7_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 319 'store' 'store_ln49' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit224" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 320 'br' 'br_ln49' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_7_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 321 'store' 'store_ln47' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_6 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 322 'getelementptr' 'reg_file_7_1_addr_6' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_7_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 323 'store' 'store_ln48' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_6 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 324 'getelementptr' 'reg_file_7_0_addr_6' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_7_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 325 'store' 'store_ln49' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit224" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 326 'br' 'br_ln49' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_6_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 327 'store' 'store_ln46' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.6" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 328 'br' 'br_ln46' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_6_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 329 'store' 'store_ln46' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.6" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 330 'br' 'br_ln46' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_4 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 331 'getelementptr' 'reg_file_6_0_addr_4' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_4 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 332 'getelementptr' 'reg_file_6_1_addr_4' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_5 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 333 'getelementptr' 'reg_file_6_0_addr_5' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_5 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 334 'getelementptr' 'reg_file_6_1_addr_5' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_6_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 335 'store' 'store_ln47' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 336 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_6_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 336 'store' 'store_ln48' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 337 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_6_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 337 'store' 'store_ln49' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit220" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 338 'br' 'br_ln49' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_6_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 339 'store' 'store_ln47' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_6 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 340 'getelementptr' 'reg_file_6_1_addr_6' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_6_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 341 'store' 'store_ln48' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_6 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 342 'getelementptr' 'reg_file_6_0_addr_6' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_6_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 343 'store' 'store_ln49' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit220" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 344 'br' 'br_ln49' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_5_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 345 'store' 'store_ln46' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.5" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 346 'br' 'br_ln46' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_5_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 347 'store' 'store_ln46' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.5" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 348 'br' 'br_ln46' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_4 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 349 'getelementptr' 'reg_file_5_0_addr_4' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_4 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 350 'getelementptr' 'reg_file_5_1_addr_4' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_5 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 351 'getelementptr' 'reg_file_5_0_addr_5' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_5 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 352 'getelementptr' 'reg_file_5_1_addr_5' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_5_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 353 'store' 'store_ln47' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 354 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_5_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 354 'store' 'store_ln48' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 355 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_5_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 355 'store' 'store_ln49' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit216" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 356 'br' 'br_ln49' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_5_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 357 'store' 'store_ln47' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_6 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 358 'getelementptr' 'reg_file_5_1_addr_6' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_5_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 359 'store' 'store_ln48' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_6 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 360 'getelementptr' 'reg_file_5_0_addr_6' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_5_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 361 'store' 'store_ln49' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit216" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 362 'br' 'br_ln49' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_4_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 363 'store' 'store_ln46' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.4" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 364 'br' 'br_ln46' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_4_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 365 'store' 'store_ln46' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.4" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 366 'br' 'br_ln46' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_4 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 367 'getelementptr' 'reg_file_4_0_addr_4' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_4 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 368 'getelementptr' 'reg_file_4_1_addr_4' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_5 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 369 'getelementptr' 'reg_file_4_0_addr_5' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_5 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 370 'getelementptr' 'reg_file_4_1_addr_5' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_4_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 371 'store' 'store_ln47' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 372 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_4_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 372 'store' 'store_ln48' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 373 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_4_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 373 'store' 'store_ln49' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit212" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 374 'br' 'br_ln49' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_4_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 375 'store' 'store_ln47' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_6 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 376 'getelementptr' 'reg_file_4_1_addr_6' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_4_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 377 'store' 'store_ln48' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_6 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 378 'getelementptr' 'reg_file_4_0_addr_6' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_4_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 379 'store' 'store_ln49' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit212" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 380 'br' 'br_ln49' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_3_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 381 'store' 'store_ln46' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.3" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 382 'br' 'br_ln46' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_3_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 383 'store' 'store_ln46' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.3" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 384 'br' 'br_ln46' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_4 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 385 'getelementptr' 'reg_file_3_0_addr_4' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_4 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 386 'getelementptr' 'reg_file_3_1_addr_4' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_5 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 387 'getelementptr' 'reg_file_3_0_addr_5' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_5 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 388 'getelementptr' 'reg_file_3_1_addr_5' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_3_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 389 'store' 'store_ln47' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 390 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_3_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 390 'store' 'store_ln48' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 391 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_3_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 391 'store' 'store_ln49' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit208" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 392 'br' 'br_ln49' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_3_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 393 'store' 'store_ln47' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_6 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 394 'getelementptr' 'reg_file_3_1_addr_6' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_3_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 395 'store' 'store_ln48' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_6 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 396 'getelementptr' 'reg_file_3_0_addr_6' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_3_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 397 'store' 'store_ln49' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit208" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 398 'br' 'br_ln49' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_2_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 399 'store' 'store_ln46' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.2" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 400 'br' 'br_ln46' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_2_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 401 'store' 'store_ln46' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.2" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 402 'br' 'br_ln46' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_4 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 403 'getelementptr' 'reg_file_2_0_addr_4' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_4 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 404 'getelementptr' 'reg_file_2_1_addr_4' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_5 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 405 'getelementptr' 'reg_file_2_0_addr_5' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_5 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 406 'getelementptr' 'reg_file_2_1_addr_5' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_2_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 407 'store' 'store_ln47' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 408 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_2_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 408 'store' 'store_ln48' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 409 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_2_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 409 'store' 'store_ln49' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit204" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 410 'br' 'br_ln49' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_2_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 411 'store' 'store_ln47' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_6 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 412 'getelementptr' 'reg_file_2_1_addr_6' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_2_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 413 'store' 'store_ln48' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_6 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 414 'getelementptr' 'reg_file_2_0_addr_6' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_2_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 415 'store' 'store_ln49' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit204" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 416 'br' 'br_ln49' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_1_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 417 'store' 'store_ln46' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.1" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 418 'br' 'br_ln46' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_1_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 419 'store' 'store_ln46' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.1" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 420 'br' 'br_ln46' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_4 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 421 'getelementptr' 'reg_file_1_0_addr_4' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_4 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 422 'getelementptr' 'reg_file_1_1_addr_4' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_5 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 423 'getelementptr' 'reg_file_1_0_addr_5' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_5 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 424 'getelementptr' 'reg_file_1_1_addr_5' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_1_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 425 'store' 'store_ln47' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 426 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_1_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 426 'store' 'store_ln48' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 427 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_1_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 427 'store' 'store_ln49' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit200" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 428 'br' 'br_ln49' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_1_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 429 'store' 'store_ln47' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_6 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 430 'getelementptr' 'reg_file_1_1_addr_6' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_1_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 431 'store' 'store_ln48' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_6 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 432 'getelementptr' 'reg_file_1_0_addr_6' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_1_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 433 'store' 'store_ln49' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit200" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 434 'br' 'br_ln49' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_0_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 435 'store' 'store_ln46' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.0" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 436 'br' 'br_ln46' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_0_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 437 'store' 'store_ln46' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.0" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 438 'br' 'br_ln46' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_4 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 439 'getelementptr' 'reg_file_0_0_addr_4' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_4 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 440 'getelementptr' 'reg_file_0_1_addr_4' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_5 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 441 'getelementptr' 'reg_file_0_0_addr_5' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_5 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 442 'getelementptr' 'reg_file_0_1_addr_5' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_0_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 443 'store' 'store_ln47' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 444 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_0_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 444 'store' 'store_ln48' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 445 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_0_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 445 'store' 'store_ln49' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit196" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 446 'br' 'br_ln49' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_0_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 447 'store' 'store_ln47' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_6 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 448 'getelementptr' 'reg_file_0_1_addr_6' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_0_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 449 'store' 'store_ln48' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_6 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 450 'getelementptr' 'reg_file_0_0_addr_6' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_0_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 451 'store' 'store_ln49' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit196" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 452 'br' 'br_ln49' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_15_0_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 453 'store' 'store_ln46' <Predicate = (trunc_ln46 == 15 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.15" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 454 'br' 'br_ln46' <Predicate = (trunc_ln46 == 15 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_15_1_addr" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 455 'store' 'store_ln46' <Predicate = (trunc_ln46 == 15 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.15" [center-reduced-max-throughput/src/correlation.cpp:46]   --->   Operation 456 'br' 'br_ln46' <Predicate = (trunc_ln46 == 15 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%reg_file_15_0_addr_4 = getelementptr i16 %reg_file_15_0, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 457 'getelementptr' 'reg_file_15_0_addr_4' <Predicate = (trunc_ln46 == 15)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%reg_file_15_1_addr_4 = getelementptr i16 %reg_file_15_1, i64 0, i64 %zext_ln1669" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 458 'getelementptr' 'reg_file_15_1_addr_4' <Predicate = (trunc_ln46 == 15)> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%reg_file_15_0_addr_5 = getelementptr i16 %reg_file_15_0, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 459 'getelementptr' 'reg_file_15_0_addr_5' <Predicate = (trunc_ln46 == 15)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%reg_file_15_1_addr_5 = getelementptr i16 %reg_file_15_1, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 460 'getelementptr' 'reg_file_15_1_addr_5' <Predicate = (trunc_ln46 == 15)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_15_1_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 461 'store' 'store_ln47' <Predicate = (trunc_ln46 == 15 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 462 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_15_0_addr_5" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 462 'store' 'store_ln48' <Predicate = (trunc_ln46 == 15 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 463 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_15_1_addr_5" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 463 'store' 'store_ln49' <Predicate = (trunc_ln46 == 15 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit256" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 464 'br' 'br_ln49' <Predicate = (trunc_ln46 == 15 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_15_0_addr_4" [center-reduced-max-throughput/src/correlation.cpp:47]   --->   Operation 465 'store' 'store_ln47' <Predicate = (trunc_ln46 == 15 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%reg_file_15_1_addr_6 = getelementptr i16 %reg_file_15_1, i64 0, i64 %zext_ln1669_1" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 466 'getelementptr' 'reg_file_15_1_addr_6' <Predicate = (trunc_ln46 == 15 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_15_1_addr_6" [center-reduced-max-throughput/src/correlation.cpp:48]   --->   Operation 467 'store' 'store_ln48' <Predicate = (trunc_ln46 == 15 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%reg_file_15_0_addr_6 = getelementptr i16 %reg_file_15_0, i64 0, i64 %zext_ln46_1" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 468 'getelementptr' 'reg_file_15_0_addr_6' <Predicate = (trunc_ln46 == 15 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_15_0_addr_6" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 469 'store' 'store_ln49' <Predicate = (trunc_ln46 == 15 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit256" [center-reduced-max-throughput/src/correlation.cpp:49]   --->   Operation 470 'br' 'br_ln49' <Predicate = (trunc_ln46 == 15 & trunc_ln11_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('idx') [37]  (0 ns)
	'store' operation ('store_ln39', center-reduced-max-throughput/src/correlation.cpp:39) of constant 0 on local variable 'idx' [71]  (0.427 ns)

 <State 2>: 2.88ns
The critical path consists of the following:
	'load' operation ('j', center-reduced-max-throughput/src/correlation.cpp:11) on local variable 'j' [78]  (0 ns)
	'add' operation ('j', center-reduced-max-throughput/src/correlation.cpp:61) [599]  (1.02 ns)
	'icmp' operation ('icmp_ln62', center-reduced-max-throughput/src/correlation.cpp:62) [600]  (0.991 ns)
	'select' operation ('j', center-reduced-max-throughput/src/correlation.cpp:62) [608]  (0.449 ns)
	'store' operation ('store_ln39', center-reduced-max-throughput/src/correlation.cpp:39) of variable 'j', center-reduced-max-throughput/src/correlation.cpp:62 on local variable 'j' [610]  (0.427 ns)

 <State 3>: 2.85ns
The critical path consists of the following:
	'add' operation ('addr', center-reduced-max-throughput/src/correlation.cpp:11) [95]  (0.809 ns)
	'add' operation ('add_ln47', center-reduced-max-throughput/src/correlation.cpp:47) [135]  (0.809 ns)
	'getelementptr' operation ('reg_file_13_1_addr_4', center-reduced-max-throughput/src/correlation.cpp:47) [187]  (0 ns)
	'store' operation ('store_ln47', center-reduced-max-throughput/src/correlation.cpp:47) of variable 'bitcast_ln16_1', center-reduced-max-throughput/src/correlation.cpp:16 on array 'reg_file_13_1' [192]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
